[01/09 09:23:12      0s] 
[01/09 09:23:12      0s] Cadence Voltus(TM) IC Power Integrity Solution.
[01/09 09:23:12      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/09 09:23:12      0s] 
[01/09 09:23:12      0s] Version:	v22.13-s090_1, built Thu Aug 17 17:02:36 PDT 2023
[01/09 09:23:12      0s] Options:	-init scr/do_voltusfunc_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static.tcl -log logs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static.log 
[01/09 09:23:12      0s] Date:		Fri Jan  9 09:23:12 2026
[01/09 09:23:12      0s] Host:		nfdpc283 (x86_64 w/Linux 3.10.0-693.el7.x86_64) (20cores*40cpus*Intel(R) Xeon(R) Gold 6242R CPU @ 3.10GHz 36608KB)
[01/09 09:23:12      0s] OS:		Red Hat Enterprise Linux Workstation 7.4 (Maipo)
[01/09 09:23:12      0s] LSF:		Interactive job 2582087 in cluster "nflsfdpc01" and queue "pd" on 4 cpus with -R " select[OSREL==EE70 || OSREL==EE80] span[hosts=1]".
[01/09 09:23:12      0s] 
[01/09 09:23:12      0s] License:
[01/09 09:23:12      0s] 		[09:23:12.123790] Configured Lic search path (21.01-s002): 5280@noidpclic-lb1:5280@noidpclic02:5280@noidpclic04:5281@noidpclic-lb1:5281@noidpclic02:5281@noidpclic04

[01/09 09:23:12      0s] 		vtsxl	Voltus Power Integrity Solution XL	22.1	checkout succeeded
[01/09 09:23:12      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[01/09 09:23:29     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Voltus IC Power Integrity Solution v22.13-s090_1 (64bit) 08/17/2023 17:02 (Linux 3.10.0-693.el7.x86_64)
[01/09 09:23:36     22s] @(#)CDS: NanoRoute 22.13-s090_1 NR230808-0153/22_13-UB (database version 18.20.615) {superthreading v2.20}
[01/09 09:23:36     22s] @(#)CDS: AAE 22.13-s029 (64bit) 08/17/2023 (Linux 3.10.0-693.el7.x86_64)
[01/09 09:23:36     22s] @(#)CDS: CTE 22.13-s029_1 () Aug 16 2023 08:52:01 ( )
[01/09 09:23:36     22s] @(#)CDS: SYNTECH 22.13-e014_1 () Jul 26 2023 01:34:55 ( )
[01/09 09:23:36     22s] @(#)CDS: CPE v22.13-s081
[01/09 09:23:36     22s] @(#)CDS: OA 22.60-p088 Tue Mar 21 03:05:14 2023
[01/09 09:23:36     22s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[01/09 09:23:36     22s] @(#)CDS: RCDB 11.15.0
[01/09 09:23:36     22s] @(#)CDS: STYLUS 22.11-s006_1 (04/03/2023 03:37 PDT)
[01/09 09:23:36     22s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[01/09 09:23:36     22s] **INFO: (TMPDIR-1001): The environment variable TMPDIR is not set.
Create and set the environment variable TMPDIR to '/tmp/ssv_tmpdir_144021_2ikYzS'.
environment variable TMPDIR is '/tmp/ssv_tmpdir_144021_2ikYzS'.
[01/09 09:23:38     23s] #@ Processing -files option
[01/09 09:23:38     23s] Sourcing tcl/tk file 'scr/do_voltusfunc_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static.tcl' ...
[01/09 09:23:38     23s] <CMD> set_library_unit -time 1ns -cap 1pf
[01/09 09:23:38     23s] <CMD> set_design_mode -process 4
[01/09 09:23:38     23s] ##  Process: 4             (User Set)               
[01/09 09:23:38     23s] ##     Node: (not set)                           
[01/09 09:23:38     23s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/09 09:23:38     23s] <CMD> set_multi_cpu_usage -localCpu 16
[01/09 09:23:38     23s] <CMD> set_message -id VOLTUS_SCHD-0075 -severity error
[01/09 09:23:38     23s] <CMD> set_message -id IMPVAC-116 -severity error
[01/09 09:23:38     23s] <CMD> read_lib -lef {/process/tsmcN4/data/stdcell/n4gp/TSMC/PRTF_Innovus_4nm_014_Cad_V10b/PRTF/PRTF_Innovus_4nm_014_Cad_V10b/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N4P_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_M0ROUTE_SHDMIM.10b.tlef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvt.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvt_par.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lef/tcbn04p_bwph210l6p51cnod_base_svt.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lef/tcbn04p_bwph210l6p51cnod_base_svt_par.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvt.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvt_par.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_elvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_elvt.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_elvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_elvt_par.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvtll.lef /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvtll_par.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_10w8s.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_1w2s.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_1w3s.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_2w1s.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_2w2s.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_2w3s.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/customcell/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base.antenna.lef /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.8R_N4_SC_r600_v1p2.20250707/lef/cdns_ddr900_h.lef}
[01/09 09:23:38     23s] <CMD> read_view_definition /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/scr/cdns_lp5x_x32_ew_phy_ds_top_func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static_viewdefinition.tcl
[01/09 09:23:38     23s] <CMD> read_verilog dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.enc.dat/cdns_lp5x_x32_ew_phy_ds_top.v.gz
[01/09 09:23:39     24s] <CMD> set_top_module cdns_lp5x_x32_ew_phy_ds_top
[01/09 09:23:39     24s] #% Begin Load MMMC data ... (date=01/09 09:23:39, mem=1059.3M)
[01/09 09:23:39     24s] Number of views requested 1 are allowed with the current licenses... continuing with set_analysis_view.
[01/09 09:23:39     24s] #% End Load MMMC data ... (date=01/09 09:23:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1060.0M, current mem=1060.0M)
[01/09 09:23:39     24s] 
[01/09 09:23:39     24s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/PRTF_Innovus_4nm_014_Cad_V10b/PRTF/PRTF_Innovus_4nm_014_Cad_V10b/PR_tech/Cadence/LefHeader/Standard/VHV/PRTF_Innovus_N4P_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2Z_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76_M8P76_M9P76_M10P76_M11P76_H210_M0ROUTE_SHDMIM.10b.tlef ...
[01/09 09:23:39     24s] 
[01/09 09:23:39     24s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvt.lef ...
[01/09 09:23:39     24s] Set DBUPerIGU to M2 pitch 68.
[01/09 09:23:40     24s] 
[01/09 09:23:40     24s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvt_par.lef ...
[01/09 09:23:40     24s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvt_par.lef at line 248.
[01/09 09:23:40     24s] 
[01/09 09:23:40     24s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll.lef ...
[01/09 09:23:40     25s] 
[01/09 09:23:40     25s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef ...
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_0D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_1D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_2D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_3D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_4D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_5D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_6D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_7D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_8D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_9D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_10D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_11D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_12D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_13D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_14D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_15D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_0D5' and 'NW_16D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_1D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_2D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NW_1D5' and 'NW_3D5' is already defined. It will be overwritten by the new definition in LEF file '/process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef'.
[01/09 09:23:40     25s] If it's defined multiple times for the same pair of types, only the last one
[01/09 09:23:40     25s] will be kept. Check all definitions in all LEF files to remove any duplicated
[01/09 09:23:40     25s] definitions to avoid this warning message.
[01/09 09:23:40     25s] **WARN: (EMS-62):	Message <IMPLF-378> has exceeded the default message display limit of 20.
[01/09 09:23:40     25s] To avoid this warning, increase the display limit per unique message by
[01/09 09:23:40     25s] using the set_message -limit <number> command.
[01/09 09:23:40     25s] The message limit can be removed by using the set_message -no_limit command.
[01/09 09:23:40     25s] Note that setting a very large number using the set_message -limit command
[01/09 09:23:40     25s] or removing the message limit using the set_message -no_limit command can
[01/09 09:23:40     25s] significantly increase the log file size.
[01/09 09:23:40     25s] To suppress a message, use the set_message -suppress command.
[01/09 09:23:40     25s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_lvtll_par.lef at line 248.
[01/09 09:23:40     25s] 
[01/09 09:23:40     25s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lef/tcbn04p_bwph210l6p51cnod_base_svt.lef ...
[01/09 09:23:40     25s] 
[01/09 09:23:40     25s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lef/tcbn04p_bwph210l6p51cnod_base_svt_par.lef ...
[01/09 09:23:40     25s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lef/tcbn04p_bwph210l6p51cnod_base_svt_par.lef at line 248.
[01/09 09:23:40     25s] 
[01/09 09:23:40     25s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvt.lef ...
[01/09 09:23:40     25s] 
[01/09 09:23:40     25s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvt_par.lef ...
[01/09 09:23:40     25s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvt_par.lef at line 248.
[01/09 09:23:40     25s] 
[01/09 09:23:40     25s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_elvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_elvt.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_elvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_elvt_par.lef ...
[01/09 09:23:41     26s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_elvt_100b/lef/tcbn04p_bwph210l6p51cnod_base_elvt_par.lef at line 248.
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvtll.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvtll_par.lef ...
[01/09 09:23:41     26s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvtll_100b/lef/tcbn04p_bwph210l6p51cnod_base_ulvtll_par.lef at line 248.
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_10w8s.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_1w2s.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_1w3s.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_2w1s.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_2w2s.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ndr/ndr_2w3s.lef ...
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/customcell/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base.antenna.lef ...
[01/09 09:23:41     26s] **ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[4]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'SB[4]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[0]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'I'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'I'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[3]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[1]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**ERROR: (IMPLF-388):	LEF58_MUSTJOINALLPORTS property is specified in pin 'S[2]'
in macro 'cdns_ddr_da_tcbn05_bwph210l6p51cnod_base_lvt' but the pin only has one port. This property will have no effect.
**WARN: (EMS-62):	Message <IMPLF-388> has exceeded the default message display limit of 20.
[01/09 09:23:41     26s] To avoid this warning, increase the display limit per unique message by
[01/09 09:23:41     26s] using the set_message -limit <number> command.
[01/09 09:23:41     26s] The message limit can be removed by using the set_message -no_limit command.
[01/09 09:23:41     26s] Note that setting a very large number using the set_message -limit command
[01/09 09:23:41     26s] or removing the message limit using the set_message -no_limit command can
[01/09 09:23:41     26s] significantly increase the log file size.
[01/09 09:23:41     26s] To suppress a message, use the set_message -suppress command.
[01/09 09:23:41     26s] 
[01/09 09:23:41     26s] Loading LEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.8R_N4_SC_r600_v1p2.20250707/lef/cdns_ddr900_h.lef ...
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ3_rx_sub_ui_fine_hf_bit_delay_F' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ5_rx_sub_ui_fine_hf_bit_delay_F' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'MCT_cal_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'MCT_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'M_cal_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'RDQS_RG_slave_ddl_ngl_updt_mode_b' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'RDQS_RG_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DS_rx_base_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DMI_rx_sub_ui_fine_hf_bit_delay_R' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ7_tx_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DMI_tx_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'WCK_tx_base_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'WCK_tx_ddl_ngl_updt_mode_b' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'RDQS_RG_samp1_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'RDQS_RG_samp3_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ1_rx_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ3_rx_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ5_rx_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ7_rx_sub_ui_fine_hf_bit_delay' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-200):	Pin 'DQ1_rx_sub_ui_fine_hf_bit_delay_R' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (EMS-62):	Message <IMPLF-200> has exceeded the default message display limit of 20.
[01/09 09:23:41     26s] To avoid this warning, increase the display limit per unique message by
[01/09 09:23:41     26s] using the set_message -limit <number> command.
[01/09 09:23:41     26s] The message limit can be removed by using the set_message -no_limit command.
[01/09 09:23:41     26s] Note that setting a very large number using the set_message -limit command
[01/09 09:23:41     26s] or removing the message limit using the set_message -no_limit command can
[01/09 09:23:41     26s] significantly increase the log file size.
[01/09 09:23:41     26s] To suppress a message, use the set_message -suppress command.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ7_dcc_dm_Z' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ6_dcc_dm_Z' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[3]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[4]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[5]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[22]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[21]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[20]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[19]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[18]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[17]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[16]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[15]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[14]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[13]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[12]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[11]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[10]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[9]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (IMPLF-201):	Pin 'DQ5_rx_h_data[8]' in macro 'cdns_ddr900_custom_dataslice_h' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/09 09:23:41     26s] **WARN: (EMS-62):	Message <IMPLF-201> has exceeded the default message display limit of 20.
[01/09 09:23:41     26s] To avoid this warning, increase the display limit per unique message by
[01/09 09:23:41     26s] using the set_message -limit <number> command.
[01/09 09:23:41     26s] The message limit can be removed by using the set_message -no_limit command.
[01/09 09:23:41     26s] Note that setting a very large number using the set_message -limit command
[01/09 09:23:41     26s] or removing the message limit using the set_message -no_limit command can
[01/09 09:23:41     26s] significantly increase the log file size.
[01/09 09:23:41     26s] To suppress a message, use the set_message -suppress command.
[01/09 09:23:41     26s] ##  Process: 4             (User Set)               
[01/09 09:23:41     26s] ##     Node: N5            (AutoDetect)         
[01/09 09:23:41     26s] 
##  Check design process and node:  
##  Process 4 is inconsistent with process 5 of current tech node: N5
##  User set process 4 is inconsistent with auto detected process: 5

[01/09 09:23:41     26s] Loading view definition file from /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/scr/cdns_lp5x_x32_ew_phy_ds_top_func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static_viewdefinition.tcl
[01/09 09:23:42     27s] Starting library reading in 'Multi-threaded flow' (with '16' threads)
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_lvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
[01/09 09:23:57    303s] Read 1124 cells in library tcbn04p_bwph210l6p51cnod_base_lvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_lvtll_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_lvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
[01/09 09:23:57    303s] Read 1124 cells in library tcbn04p_bwph210l6p51cnod_base_lvtllssgnp_0p675v_125c_cworst_CCworst_T_ccs.
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLFIN6VPPVSSMZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLFIN6VPPVBBMZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLFIN6MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLVPPVSSMZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLVPPVBBMZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLMZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL8MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL8MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL64MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL64MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL4MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL4MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL3MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL3MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL32MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL32MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL2MZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL2MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL1NOBCMMZBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL1MSBWP210H6P51CNODSVT'. The cell will only be used for analysis. (File /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_svt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz)
[01/09 09:23:57    303s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[01/09 09:23:57    303s] Read 1124 cells in library tcbn04p_bwph210l6p51cnod_base_svtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_ulvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
[01/09 09:23:57    303s] Read 1114 cells in library tcbn04p_bwph210l6p51cnod_base_ulvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_elvt_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_elvtssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
[01/09 09:23:57    303s] Read 1068 cells in library tcbn04p_bwph210l6p51cnod_base_elvtssgnp_0p675v_125c_cworst_CCworst_T_ccs.
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN4/data/stdcell/n4gp/TSMC/tcbn04p_bwph210l6p51cnod_base_ulvtll_100b/lvf/ccs/tcbn04p_bwph210l6p51cnod_base_ulvtllssgnp_0p675v_125c_cworst_CCworst_T_hm_lvf_p_ccs.lib.gz.
[01/09 09:23:57    303s] Read 1114 cells in library tcbn04p_bwph210l6p51cnod_base_ulvtllssgnp_0p675v_125c_cworst_CCworst_T_ccs.
[01/09 09:23:57    303s] Reading   timing library /process/tsmcN5/data/stdcell/n5/CDNS/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_t5g_15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2Z_r200.20250611/lib/t4g_spectre_v1d0_2p2/lib_dfly/cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_ssgnp_cworst_CCworst_T_0p675v_125c.lib.
[01/09 09:23:57    303s] Read 3 cells in library cdns_ddr_custom_dig_cells_tcbn05_bwph210l6p51cnod_base_ssgnp_cworst_CCworst_T_0p675v_125c.
[01/09 09:23:57    303s] Reading   timing library /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.8R_N4_SC_r600_v1p2.20250707/lib/cdns_ddr900_h_lpddr5x_ss_0p675v_0p470v_125c.lib.
[01/09 09:23:57    303s] **WARN: (TECHLIB-1177):	'index_1' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.8R_N4_SC_r600_v1p2.20250707/lib/cdns_ddr900_h_lpddr5x_ss_0p675v_0p470v_125c.lib, Line 5056)
[01/09 09:23:57    303s] Read 4 cells in library cdns_ddr900_h_lpddr5x_ss_0p675v_0p470v_125c.
[01/09 09:24:00    309s] Library reading multithread flow ended.
[01/09 09:24:04    324s] Ending "PreSetAnalysisView" (total cpu=0:04:58, real=0:00:23.0, peak res=6211.9M, current mem=1852.3M)
[01/09 09:24:04    324s] *** End library_loading (cpu=4.96min, real=0.38min, mem=1141.1M, fe_cpu=5.40min, fe_real=0.87min, fe_mem=2425.5M) ***
[01/09 09:24:04    324s] #% Begin Load netlist data ... (date=01/09 09:24:04, mem=1852.3M)
[01/09 09:24:04    324s] *** Begin netlist parsing (mem=2425.5M) ***
[01/09 09:24:05    325s] Reading verilog netlist 'dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.enc.dat/cdns_lp5x_x32_ew_phy_ds_top.v.gz'
[01/09 09:24:07    327s] 
[01/09 09:24:07    327s] *** Memory Usage v#1 (Current mem = 2623.527M, initial mem = 607.008M) ***
[01/09 09:24:07    327s] *** End netlist parsing (cpu=0:00:02.5, real=0:00:03.0, mem=2623.5M) ***
[01/09 09:24:07    327s] #% End Load netlist data ... (date=01/09 09:24:07, total cpu=0:00:03.0, real=0:00:03.0, peak res=2201.2M, current mem=2201.2M)
[01/09 09:24:07    327s] Set top cell to cdns_lp5x_x32_ew_phy_ds_top.
[01/09 09:24:08    328s] Ending "BindLib:" (total cpu=0:00:01.0, real=0:00:01.0, peak res=2777.1M, current mem=2777.1M)
[01/09 09:24:08    328s] Building hierarchical netlist for Cell cdns_lp5x_x32_ew_phy_ds_top ...
[01/09 09:24:08    328s] ***** UseNewTieNetMode *****.
[01/09 09:24:08    329s] *** Netlist is unique.
[01/09 09:24:08    329s] Set DBUPerIGU to techSite core width 102.
[01/09 09:24:08    329s] Setting Std. cell height to 420 DBU (smallest netlist inst).
[01/09 09:24:08    329s] ** info: there are 12901 modules.
[01/09 09:24:08    329s] ** info: there are 214180 stdCell insts.
[01/09 09:24:08    329s] ** info: there are 1 macros.
[01/09 09:24:08    329s] ** info: there are 4389 multi-height stdCell insts (39 stdCells)
[01/09 09:24:09    329s] 
[01/09 09:24:09    329s] *** Memory Usage v#1 (Current mem = 3060.059M, initial mem = 607.008M) ***
[01/09 09:24:09    329s] **WARN: (IMPFP-3961):	The techSite 'bcoreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/09 09:24:09    329s] **WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/09 09:24:09    329s] 
[01/09 09:24:09    329s] Honor LEF defined pitches for advanced node
[01/09 09:24:09    329s] Start create_tracks
[01/09 09:24:09    329s] Set Default Input Pin Transition as 0.1 ps.
[01/09 09:24:10    330s] Extraction setup Started 
[01/09 09:24:10    330s] eee: Trim Metal Layers: { 0 }
[01/09 09:24:10    330s] Summary of Active RC-Corners : 
[01/09 09:24:10    330s]  
[01/09 09:24:10    330s]  Analysis View: func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup
[01/09 09:24:10    330s]     RC-Corner Name        : cworst_CCworst_T_125c
[01/09 09:24:10    330s]     RC-Corner Index       : 0
[01/09 09:24:10    330s]     RC-Corner Temperature : 125 Celsius
[01/09 09:24:10    330s]     RC-Corner Cap Table   : ''
[01/09 09:24:10    330s]     RC-Corner PostRoute Res Factor        : 1
[01/09 09:24:10    330s]     RC-Corner PostRoute Cap Factor        : 1
[01/09 09:24:10    330s]     RC-Corner PostRoute XCap Factor       : 1
[01/09 09:24:10    330s]     RC-Corner Technology file: '/process/tsmcN4/data/gp/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/v1d0p1a//cworst/Tech/cworst_CCworst_T/qrcTechFile'
[01/09 09:24:10    330s] eee: Trim Metal Layers: { 0 }
[01/09 09:24:10    330s] eee: RC Grid Memory allocated=4171596
[01/09 09:24:10    330s] eee: LayerId=1 widthSet size=1
[01/09 09:24:10    330s] eee: LayerId=2 widthSet size=1
[01/09 09:24:10    330s] eee: LayerId=3 widthSet size=1
[01/09 09:24:10    330s] eee: LayerId=4 widthSet size=1
[01/09 09:24:10    330s] eee: LayerId=5 widthSet size=2
[01/09 09:24:10    330s] eee: LayerId=6 widthSet size=2
[01/09 09:24:10    330s] eee: LayerId=7 widthSet size=2
[01/09 09:24:10    330s] eee: LayerId=8 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=9 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=10 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=11 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=12 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=13 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=14 widthSet size=3
[01/09 09:24:10    330s] eee: LayerId=15 widthSet size=1
[01/09 09:24:10    330s] eee: LayerId=16 widthSet size=1
[01/09 09:24:10    330s] eee: LayerId=17 widthSet size=1
[01/09 09:24:10    330s] eee: Total RC Grid memory=4171596
[01/09 09:24:10    330s] eee: Metal Layers Info:
[01/09 09:24:10    330s] eee: L: M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10 M11 M12 M13 M14 M15 AP
[01/09 09:24:10    330s] eee: W: 0.014000 0.020000 0.020000 0.020000 0.020000 0.038000 0.038000 0.038000 0.038000 0.038000 0.038000 0.038000 0.062000 0.062000 0.360000 0.360000 1.800000
[01/09 09:24:10    330s] eee: S: 0.014000 0.014000 0.015000 0.022000 0.022000 0.038000 0.038000 0.038000 0.038000 0.038000 0.038000 0.038000 0.064000 0.064000 0.360000 0.360000 1.800000
[01/09 09:24:10    330s] eee: pegSigSF=1.070000
[01/09 09:24:10    330s] Initializing multi-corner resistance tables ...
[01/09 09:24:10    330s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=12 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=13 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=14 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=15 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=16 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: l=17 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[01/09 09:24:10    330s] eee: LAM-FP: thresh=1 ; dimX=21161.946429 ; dimY=21150.000000 ; multX=1.000000 ; multY=1.000000 ; minP=56 ; fpMult=1.000000 ;
[01/09 09:24:10    330s] eee: LAM: n=5 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.732300 newSi=0.000000 wHLS=1.830800 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[01/09 09:24:10    330s] eee: NetCapCache creation started. (Current Mem: 3285.918M) 
[01/09 09:24:10    330s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3285.918M) 
[01/09 09:24:11    331s] Ending "SetAnalysisView" (total cpu=0:00:01.3, real=0:00:01.0, peak res=2777.1M, current mem=2429.9M)
[01/09 09:24:12    332s] Total CPU(s) requested: 16
[01/09 09:24:12    332s] Total CPU(s) enabled with current License(s): 8
[01/09 09:24:12    332s] Current free CPU(s): 8
[01/09 09:24:12    332s] Additional license(s) checked out: 1 Voltus_Power_Integrity_MP license(s) for 8 CPU(s)
[01/09 09:24:12    332s] [09:24:12.259282] Periodic Lic check successful
[09:24:12.259298] Feature usage summary:
[09:24:12.259299] Voltus_Power_Integrity_XL
[09:24:12.259299] Voltus_Power_Integrity_MP

[01/09 09:24:12    332s] Total CPU(s) now enabled: 16
[01/09 09:24:12    332s] Multithreaded Timing Analysis is initialized with 16 threads
[01/09 09:24:12    332s] 
[01/09 09:24:12    332s] Reading timing constraints file '/dev/null' ...
[01/09 09:24:12    332s] Current (total cpu=0:05:33, real=0:01:00.0, peak res=6211.9M, current mem=3196.0M)
[01/09 09:24:12    332s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/09 09:24:12    332s] 
[01/09 09:24:12    332s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[01/09 09:24:12    333s] Summary for sequential cells identification: 
[01/09 09:24:12    333s]   Identified SBFF number: 840
[01/09 09:24:12    333s]   Identified MBFF number: 0
[01/09 09:24:12    333s]   Identified SB Latch number: 0
[01/09 09:24:12    333s]   Identified MB Latch number: 0
[01/09 09:24:12    333s]   Not identified SBFF number: 0
[01/09 09:24:12    333s]   Not identified MBFF number: 0
[01/09 09:24:12    333s]   Not identified SB Latch number: 0
[01/09 09:24:12    333s]   Not identified MB Latch number: 0
[01/09 09:24:12    333s]   Number of sequential cells which are not FFs: 390
[01/09 09:24:12    333s] Total number of combinational cells: 4883
[01/09 09:24:12    333s] Total number of sequential cells: 1230
[01/09 09:24:12    333s] Total number of tristate cells: 42
[01/09 09:24:12    333s] Total number of level shifter cells: 0
[01/09 09:24:12    333s] Total number of power gating cells: 0
[01/09 09:24:12    333s] Total number of isolation cells: 0
[01/09 09:24:12    333s] Total number of power switch cells: 0
[01/09 09:24:12    333s] Total number of pulse generator cells: 0
[01/09 09:24:12    333s] Total number of always on buffers: 0
[01/09 09:24:12    333s] Total number of retention cells: 0
[01/09 09:24:12    333s] Total number of physical cells: 516
[01/09 09:24:12    333s] List of usable buffers: BUFFUPDAMZD1BWP210H6P51CNODULVTLL BUFFMZD1BWP210H6P51CNODULVTLL BUFFMZD2BWP210H6P51CNODULVTLL BUFFMZD3BWP210H6P51CNODULVTLL BUFFMZD4BWP210H6P51CNODULVTLL BUFFMVPMZD10BWP210H6P51CNODULVTLL BUFFMVPMZD12BWP210H6P51CNODULVTLL BUFFMVPMZD14BWP210H6P51CNODULVTLL BUFFMVPMZD16BWP210H6P51CNODULVTLL BUFFMVPMZD18BWP210H6P51CNODULVTLL BUFFMVPMZD5BWP210H6P51CNODULVTLL BUFFMVPMZD6BWP210H6P51CNODULVTLL BUFFMVPMZD8BWP210H6P51CNODULVTLL BUFFSKFMZD2BWP210H6P51CNODULVTLL BUFFSKFMZD3BWP210H6P51CNODULVTLL BUFFSKFMZD4BWP210H6P51CNODULVTLL BUFFSKFMVPMZD10BWP210H6P51CNODULVTLL BUFFSKFMVPMZD12BWP210H6P51CNODULVTLL BUFFSKFMVPMZD14BWP210H6P51CNODULVTLL BUFFSKFMVPMZD16BWP210H6P51CNODULVTLL BUFFSKFMVPMZD18BWP210H6P51CNODULVTLL BUFFSKFMVPMZD5BWP210H6P51CNODULVTLL BUFFSKFMVPMZD6BWP210H6P51CNODULVTLL BUFFSKFMVPMZD8BWP210H6P51CNODULVTLL BUFFSKRMZD2BWP210H6P51CNODULVTLL BUFFSKRMZD3BWP210H6P51CNODULVTLL BUFFSKRMZD4BWP210H6P51CNODULVTLL BUFFSKRMVPMZD10BWP210H6P51CNODULVTLL BUFFSKRMVPMZD12BWP210H6P51CNODULVTLL BUFFSKRMVPMZD14BWP210H6P51CNODULVTLL BUFFSKRMVPMZD16BWP210H6P51CNODULVTLL BUFFSKRMVPMZD18BWP210H6P51CNODULVTLL BUFFSKRMVPMZD5BWP210H6P51CNODULVTLL BUFFSKRMVPMZD6BWP210H6P51CNODULVTLL BUFFSKRMVPMZD8BWP210H6P51CNODULVTLL CKBMVPMZD10BWP210H6P51CNODULVTLL CKBMVPMZD12BWP210H6P51CNODULVTLL CKBMVPMZD14BWP210H6P51CNODULVTLL CKBMVPMZD16BWP210H6P51CNODULVTLL CKBMVPMZD18BWP210H6P51CNODULVTLL CKBMVPMZD5BWP210H6P51CNODULVTLL CKBMVPMZD6BWP210H6P51CNODULVTLL CKBMVPMZD8BWP210H6P51CNODULVTLL CKBMZD1BWP210H6P51CNODULVTLL CKBMZD2BWP210H6P51CNODULVTLL CKBMZD3BWP210H6P51CNODULVTLL CKBMZD4BWP210H6P51CNODULVTLL DCCKBMVPMZD10BWP210H6P51CNODULVTLL DCCKBMVPMZD12BWP210H6P51CNODULVTLL DCCKBMVPMZD14BWP210H6P51CNODULVTLL DCCKBMVPMZD16BWP210H6P51CNODULVTLL DCCKBMVPMZD18BWP210H6P51CNODULVTLL DCCKBMVPMZD5BWP210H6P51CNODULVTLL DCCKBMVPMZD6BWP210H6P51CNODULVTLL DCCKBMVPMZD8BWP210H6P51CNODULVTLL DCCKBMZD4BWP210H6P51CNODULVTLL DELAMZD1BWP210H6P51CNODULVTLL BUFFUPDAMZD1BWP210H6P51CNODELVT BUFFMZD1BWP210H6P51CNODELVT BUFFMZD2BWP210H6P51CNODELVT BUFFMZD3BWP210H6P51CNODELVT BUFFMZD4BWP210H6P51CNODELVT BUFFMVPMZD10BWP210H6P51CNODELVT BUFFMVPMZD12BWP210H6P51CNODELVT BUFFMVPMZD14BWP210H6P51CNODELVT BUFFMVPMZD16BWP210H6P51CNODELVT BUFFMVPMZD18BWP210H6P51CNODELVT BUFFMVPMZD5BWP210H6P51CNODELVT BUFFMVPMZD6BWP210H6P51CNODELVT BUFFMVPMZD8BWP210H6P51CNODELVT BUFFSKFMZD2BWP210H6P51CNODELVT BUFFSKFMZD3BWP210H6P51CNODELVT BUFFSKFMZD4BWP210H6P51CNODELVT BUFFSKFMVPMZD10BWP210H6P51CNODELVT BUFFSKFMVPMZD12BWP210H6P51CNODELVT BUFFSKFMVPMZD14BWP210H6P51CNODELVT BUFFSKFMVPMZD16BWP210H6P51CNODELVT BUFFSKFMVPMZD18BWP210H6P51CNODELVT BUFFSKFMVPMZD5BWP210H6P51CNODELVT BUFFSKFMVPMZD6BWP210H6P51CNODELVT BUFFSKFMVPMZD8BWP210H6P51CNODELVT BUFFSKRMZD2BWP210H6P51CNODELVT BUFFSKRMZD3BWP210H6P51CNODELVT BUFFSKRMZD4BWP210H6P51CNODELVT BUFFSKRMVPMZD10BWP210H6P51CNODELVT BUFFSKRMVPMZD12BWP210H6P51CNODELVT BUFFSKRMVPMZD14BWP210H6P51CNODELVT BUFFSKRMVPMZD16BWP210H6P51CNODELVT BUFFSKRMVPMZD18BWP210H6P51CNODELVT BUFFSKRMVPMZD5BWP210H6P51CNODELVT BUFFSKRMVPMZD6BWP210H6P51CNODELVT BUFFSKRMVPMZD8BWP210H6P51CNODELVT CKBMVPMZD10BWP210H6P51CNODELVT CKBMVPMZD12BWP210H6P51CNODELVT CKBMVPMZD14BWP210H6P51CNODELVT CKBMVPMZD16BWP210H6P51CNODELVT CKBMVPMZD18BWP210H6P51CNODELVT CKBMVPMZD5BWP210H6P51CNODELVT CKBMVPMZD6BWP210H6P51CNODELVT CKBMVPMZD8BWP210H6P51CNODELVT CKBMZD1BWP210H6P51CNODELVT CKBMZD2BWP210H6P51CNODELVT CKBMZD3BWP210H6P51CNODELVT CKBMZD4BWP210H6P51CNODELVT DCCKBMVPMZD10BWP210H6P51CNODELVT DCCKBMVPMZD12BWP210H6P51CNODELVT DCCKBMVPMZD14BWP210H6P51CNODELVT DCCKBMVPMZD16BWP210H6P51CNODELVT DCCKBMVPMZD18BWP210H6P51CNODELVT DCCKBMVPMZD5BWP210H6P51CNODELVT DCCKBMVPMZD6BWP210H6P51CNODELVT DCCKBMVPMZD8BWP210H6P51CNODELVT DCCKBMZD4BWP210H6P51CNODELVT DELAMZD1BWP210H6P51CNODELVT BUFFUPDAMZD1BWP210H6P51CNODULVT BUFFMZD1BWP210H6P51CNODULVT BUFFMZD2BWP210H6P51CNODULVT BUFFMZD3BWP210H6P51CNODULVT BUFFMZD4BWP210H6P51CNODULVT BUFFMVPMZD10BWP210H6P51CNODULVT BUFFMVPMZD12BWP210H6P51CNODULVT BUFFMVPMZD14BWP210H6P51CNODULVT BUFFMVPMZD16BWP210H6P51CNODULVT BUFFMVPMZD18BWP210H6P51CNODULVT BUFFMVPMZD5BWP210H6P51CNODULVT BUFFMVPMZD6BWP210H6P51CNODULVT BUFFMVPMZD8BWP210H6P51CNODULVT BUFFSKFMZD2BWP210H6P51CNODULVT BUFFSKFMZD3BWP210H6P51CNODULVT BUFFSKFMZD4BWP210H6P51CNODULVT BUFFSKFMVPMZD10BWP210H6P51CNODULVT BUFFSKFMVPMZD12BWP210H6P51CNODULVT BUFFSKFMVPMZD14BWP210H6P51CNODULVT BUFFSKFMVPMZD16BWP210H6P51CNODULVT BUFFSKFMVPMZD18BWP210H6P51CNODULVT BUFFSKFMVPMZD5BWP210H6P51CNODULVT BUFFSKFMVPMZD6BWP210H6P51CNODULVT BUFFSKFMVPMZD8BWP210H6P51CNODULVT BUFFSKRMZD2BWP210H6P51CNODULVT BUFFSKRMZD3BWP210H6P51CNODULVT BUFFSKRMZD4BWP210H6P51CNODULVT BUFFSKRMVPMZD10BWP210H6P51CNODULVT BUFFSKRMVPMZD12BWP210H6P51CNODULVT BUFFSKRMVPMZD14BWP210H6P51CNODULVT BUFFSKRMVPMZD16BWP210H6P51CNODULVT BUFFSKRMVPMZD18BWP210H6P51CNODULVT BUFFSKRMVPMZD5BWP210H6P51CNODULVT BUFFSKRMVPMZD6BWP210H6P51CNODULVT BUFFSKRMVPMZD8BWP210H6P51CNODULVT CKBMVPMZD10BWP210H6P51CNODULVT CKBMVPMZD12BWP210H6P51CNODULVT CKBMVPMZD14BWP210H6P51CNODULVT CKBMVPMZD16BWP210H6P51CNODULVT CKBMVPMZD18BWP210H6P51CNODULVT CKBMVPMZD5BWP210H6P51CNODULVT CKBMVPMZD6BWP210H6P51CNODULVT CKBMVPMZD8BWP210H6P51CNODULVT CKBMZD1BWP210H6P51CNODULVT CKBMZD2BWP210H6P51CNODULVT CKBMZD3BWP210H6P51CNODULVT CKBMZD4BWP210H6P51CNODULVT DCCKBMVPMZD10BWP210H6P51CNODULVT DCCKBMVPMZD12BWP210H6P51CNODULVT DCCKBMVPMZD14BWP210H6P51CNODULVT DCCKBMVPMZD16BWP210H6P51CNODULVT DCCKBMVPMZD18BWP210H6P51CNODULVT DCCKBMVPMZD5BWP210H6P51CNODULVT DCCKBMVPMZD6BWP210H6P51CNODULVT DCCKBMVPMZD8BWP210H6P51CNODULVT DCCKBMZD4BWP210H6P51CNODULVT DELAMZD1BWP210H6P51CNODULVT BUFFUPDAMZD1BWP210H6P51CNODSVT BUFFMZD1BWP210H6P51CNODSVT BUFFMZD2BWP210H6P51CNODSVT BUFFMVPMZD10BWP210H6P51CNODSVT BUFFMVPMZD12BWP210H6P51CNODSVT BUFFMVPMZD14BWP210H6P51CNODSVT BUFFMVPMZD5BWP210H6P51CNODSVT BUFFMVPMZD6BWP210H6P51CNODSVT BUFFMVPMZD8BWP210H6P51CNODSVT BUFFSKFMZD2BWP210H6P51CNODSVT BUFFSKFMZD3BWP210H6P51CNODSVT BUFFSKFMVPMZD10BWP210H6P51CNODSVT BUFFSKFMVPMZD12BWP210H6P51CNODSVT BUFFSKFMVPMZD14BWP210H6P51CNODSVT BUFFSKFMVPMZD5BWP210H6P51CNODSVT BUFFSKFMVPMZD6BWP210H6P51CNODSVT BUFFSKFMVPMZD8BWP210H6P51CNODSVT BUFFSKRMZD2BWP210H6P51CNODSVT BUFFSKRMZD3BWP210H6P51CNODSVT BUFFSKRMVPMZD10BWP210H6P51CNODSVT BUFFSKRMVPMZD14BWP210H6P51CNODSVT BUFFSKRMVPMZD5BWP210H6P51CNODSVT BUFFSKRMVPMZD6BWP210H6P51CNODSVT BUFFSKRMVPMZD8BWP210H6P51CNODSVT CKBMVPMZD10BWP210H6P51CNODSVT CKBMVPMZD12BWP210H6P51CNODSVT CKBMVPMZD14BWP210H6P51CNODSVT CKBMVPMZD5BWP210H6P51CNODSVT CKBMVPMZD6BWP210H6P51CNODSVT CKBMVPMZD8BWP210H6P51CNODSVT CKBMZD1BWP210H6P51CNODSVT CKBMZD2BWP210H6P51CNODSVT CKBMZD3BWP210H6P51CNODSVT DCCKBMVPMZD10BWP210H6P51CNODSVT DCCKBMVPMZD12BWP210H6P51CNODSVT DCCKBMVPMZD14BWP210H6P51CNODSVT DCCKBMVPMZD5BWP210H6P51CNODSVT DCCKBMVPMZD6BWP210H6P51CNODSVT DCCKBMVPMZD8BWP210H6P51CNODSVT BUFFUPDAMZD1BWP210H6P51CNODLVTLL BUFFMZD1BWP210H6P51CNODLVTLL BUFFMZD2BWP210H6P51CNODLVTLL BUFFMZD3BWP210H6P51CNODLVTLL BUFFMZD4BWP210H6P51CNODLVTLL BUFFMVPMZD10BWP210H6P51CNODLVTLL BUFFMVPMZD12BWP210H6P51CNODLVTLL BUFFMVPMZD14BWP210H6P51CNODLVTLL BUFFMVPMZD16BWP210H6P51CNODLVTLL BUFFMVPMZD18BWP210H6P51CNODLVTLL BUFFMVPMZD5BWP210H6P51CNODLVTLL BUFFMVPMZD6BWP210H6P51CNODLVTLL BUFFMVPMZD8BWP210H6P51CNODLVTLL BUFFSKFMZD2BWP210H6P51CNODLVTLL BUFFSKFMZD3BWP210H6P51CNODLVTLL BUFFSKFMZD4BWP210H6P51CNODLVTLL BUFFSKFMVPMZD10BWP210H6P51CNODLVTLL BUFFSKFMVPMZD12BWP210H6P51CNODLVTLL BUFFSKFMVPMZD14BWP210H6P51CNODLVTLL BUFFSKFMVPMZD16BWP210H6P51CNODLVTLL BUFFSKFMVPMZD18BWP210H6P51CNODLVTLL BUFFSKFMVPMZD5BWP210H6P51CNODLVTLL BUFFSKFMVPMZD6BWP210H6P51CNODLVTLL BUFFSKFMVPMZD8BWP210H6P51CNODLVTLL BUFFSKRMZD2BWP210H6P51CNODLVTLL BUFFSKRMZD3BWP210H6P51CNODLVTLL BUFFSKRMZD4BWP210H6P51CNODLVTLL BUFFSKRMVPMZD10BWP210H6P51CNODLVTLL BUFFSKRMVPMZD12BWP210H6P51CNODLVTLL BUFFSKRMVPMZD14BWP210H6P51CNODLVTLL BUFFSKRMVPMZD16BWP210H6P51CNODLVTLL BUFFSKRMVPMZD18BWP210H6P51CNODLVTLL BUFFSKRMVPMZD5BWP210H6P51CNODLVTLL BUFFSKRMVPMZD6BWP210H6P51CNODLVTLL BUFFSKRMVPMZD8BWP210H6P51CNODLVTLL CKBMVPMZD10BWP210H6P51CNODLVTLL CKBMVPMZD12BWP210H6P51CNODLVTLL CKBMVPMZD14BWP210H6P51CNODLVTLL CKBMVPMZD16BWP210H6P51CNODLVTLL CKBMVPMZD18BWP210H6P51CNODLVTLL CKBMVPMZD5BWP210H6P51CNODLVTLL CKBMVPMZD6BWP210H6P51CNODLVTLL CKBMVPMZD8BWP210H6P51CNODLVTLL CKBMZD1BWP210H6P51CNODLVTLL CKBMZD2BWP210H6P51CNODLVTLL CKBMZD3BWP210H6P51CNODLVTLL CKBMZD4BWP210H6P51CNODLVTLL DCCKBMVPMZD10BWP210H6P51CNODLVTLL DCCKBMVPMZD12BWP210H6P51CNODLVTLL DCCKBMVPMZD14BWP210H6P51CNODLVTLL DCCKBMVPMZD16BWP210H6P51CNODLVTLL DCCKBMVPMZD18BWP210H6P51CNODLVTLL DCCKBMVPMZD5BWP210H6P51CNODLVTLL DCCKBMVPMZD6BWP210H6P51CNODLVTLL DCCKBMVPMZD8BWP210H6P51CNODLVTLL DCCKBMZD4BWP210H6P51CNODLVTLL BUFFUPDAMZD1BWP210H6P51CNODLVT BUFFMZD1BWP210H6P51CNODLVT BUFFMZD2BWP210H6P51CNODLVT BUFFMZD3BWP210H6P51CNODLVT BUFFMZD4BWP210H6P51CNODLVT BUFFMVPMZD10BWP210H6P51CNODLVT BUFFMVPMZD12BWP210H6P51CNODLVT BUFFMVPMZD14BWP210H6P51CNODLVT BUFFMVPMZD16BWP210H6P51CNODLVT BUFFMVPMZD18BWP210H6P51CNODLVT BUFFMVPMZD5BWP210H6P51CNODLVT BUFFMVPMZD6BWP210H6P51CNODLVT BUFFMVPMZD8BWP210H6P51CNODLVT BUFFSKFMZD2BWP210H6P51CNODLVT BUFFSKFMZD3BWP210H6P51CNODLVT BUFFSKFMZD4BWP210H6P51CNODLVT BUFFSKFMVPMZD10BWP210H6P51CNODLVT BUFFSKFMVPMZD12BWP210H6P51CNODLVT BUFFSKFMVPMZD14BWP210H6P51CNODLVT BUFFSKFMVPMZD16BWP210H6P51CNODLVT BUFFSKFMVPMZD18BWP210H6P51CNODLVT BUFFSKFMVPMZD5BWP210H6P51CNODLVT BUFFSKFMVPMZD6BWP210H6P51CNODLVT BUFFSKFMVPMZD8BWP210H6P51CNODLVT BUFFSKRMZD2BWP210H6P51CNODLVT BUFFSKRMZD3BWP210H6P51CNODLVT BUFFSKRMZD4BWP210H6P51CNODLVT BUFFSKRMVPMZD10BWP210H6P51CNODLVT BUFFSKRMVPMZD12BWP210H6P51CNODLVT BUFFSKRMVPMZD14BWP210H6P51CNODLVT BUFFSKRMVPMZD16BWP210H6P51CNODLVT BUFFSKRMVPMZD18BWP210H6P51CNODLVT BUFFSKRMVPMZD5BWP210H6P51CNODLVT BUFFSKRMVPMZD6BWP210H6P51CNODLVT BUFFSKRMVPMZD8BWP210H6P51CNODLVT CKBMVPMZD10BWP210H6P51CNODLVT CKBMVPMZD12BWP210H6P51CNODLVT CKBMVPMZD14BWP210H6P51CNODLVT CKBMVPMZD16BWP210H6P51CNODLVT CKBMVPMZD18BWP210H6P51CNODLVT CKBMVPMZD5BWP210H6P51CNODLVT CKBMVPMZD6BWP210H6P51CNODLVT CKBMVPMZD8BWP210H6P51CNODLVT CKBMZD1BWP210H6P51CNODLVT CKBMZD2BWP210H6P51CNODLVT CKBMZD3BWP210H6P51CNODLVT CKBMZD4BWP210H6P51CNODLVT DCCKBMVPMZD10BWP210H6P51CNODLVT DCCKBMVPMZD12BWP210H6P51CNODLVT DCCKBMVPMZD14BWP210H6P51CNODLVT DCCKBMVPMZD16BWP210H6P51CNODLVT DCCKBMVPMZD18BWP210H6P51CNODLVT DCCKBMVPMZD5BWP210H6P51CNODLVT DCCKBMVPMZD6BWP210H6P51CNODLVT DCCKBMVPMZD8BWP210H6P51CNODLVT DCCKBMZD4BWP210H6P51CNODLVT
[01/09 09:24:12    333s] Total number of usable buffers: 322
[01/09 09:24:12    333s] List of unusable buffers: BUFFMVPMZD20BWP210H6P51CNODULVTLL BUFFMVPMZD24BWP210H6P51CNODULVTLL BUFFMVPMZD28BWP210H6P51CNODULVTLL BUFFMVPMZD32BWP210H6P51CNODULVTLL BUFFMVPMZD36BWP210H6P51CNODULVTLL BUFFSKFMVPMZD20BWP210H6P51CNODULVTLL BUFFSKFMVPMZD24BWP210H6P51CNODULVTLL BUFFSKFMVPMZD28BWP210H6P51CNODULVTLL BUFFSKFMVPMZD32BWP210H6P51CNODULVTLL BUFFSKFMVPMZD36BWP210H6P51CNODULVTLL BUFFSKFOPTMVPMZD32BWP210H6P51CNODULVTLL BUFFSKRMVPMZD20BWP210H6P51CNODULVTLL BUFFSKRMVPMZD24BWP210H6P51CNODULVTLL BUFFSKRMVPMZD28BWP210H6P51CNODULVTLL BUFFSKRMVPMZD32BWP210H6P51CNODULVTLL BUFFSKRMVPMZD36BWP210H6P51CNODULVTLL CKBMVPMZD20BWP210H6P51CNODULVTLL CKBMVPMZD24BWP210H6P51CNODULVTLL DCCKBMVPMZD20BWP210H6P51CNODULVTLL DCCKBMVPMZD24BWP210H6P51CNODULVTLL GBUFFMVPMZD16BWP210H6P51CNODULVTLL GBUFFMVPMZD8BWP210H6P51CNODULVTLL GBUFFMZD1BWP210H6P51CNODULVTLL GBUFFMZD3BWP210H6P51CNODULVTLL GBUFFMZD2BWP210H6P51CNODULVTLL GBUFFMZD4BWP210H6P51CNODULVTLL BUFFMVPMZD20BWP210H6P51CNODELVT BUFFMVPMZD24BWP210H6P51CNODELVT BUFFMVPMZD28BWP210H6P51CNODELVT BUFFMVPMZD32BWP210H6P51CNODELVT BUFFMVPMZD36BWP210H6P51CNODELVT BUFFSKFMVPMZD20BWP210H6P51CNODELVT BUFFSKFMVPMZD24BWP210H6P51CNODELVT BUFFSKFMVPMZD28BWP210H6P51CNODELVT BUFFSKFMVPMZD32BWP210H6P51CNODELVT BUFFSKFMVPMZD36BWP210H6P51CNODELVT BUFFSKFOPTMVPMZD32BWP210H6P51CNODELVT BUFFSKRMVPMZD20BWP210H6P51CNODELVT BUFFSKRMVPMZD24BWP210H6P51CNODELVT BUFFSKRMVPMZD28BWP210H6P51CNODELVT BUFFSKRMVPMZD32BWP210H6P51CNODELVT BUFFSKRMVPMZD36BWP210H6P51CNODELVT CKBMVPMZD20BWP210H6P51CNODELVT CKBMVPMZD24BWP210H6P51CNODELVT DCCKBMVPMZD20BWP210H6P51CNODELVT DCCKBMVPMZD24BWP210H6P51CNODELVT GBUFFMVPMZD16BWP210H6P51CNODELVT GBUFFMVPMZD8BWP210H6P51CNODELVT GBUFFMZD1BWP210H6P51CNODELVT GBUFFMZD3BWP210H6P51CNODELVT GBUFFMZD2BWP210H6P51CNODELVT GBUFFMZD4BWP210H6P51CNODELVT BUFFMVPMZD20BWP210H6P51CNODULVT BUFFMVPMZD24BWP210H6P51CNODULVT BUFFMVPMZD28BWP210H6P51CNODULVT BUFFMVPMZD32BWP210H6P51CNODULVT BUFFMVPMZD36BWP210H6P51CNODULVT BUFFSKFMVPMZD20BWP210H6P51CNODULVT BUFFSKFMVPMZD24BWP210H6P51CNODULVT BUFFSKFMVPMZD28BWP210H6P51CNODULVT BUFFSKFMVPMZD32BWP210H6P51CNODULVT BUFFSKFMVPMZD36BWP210H6P51CNODULVT BUFFSKFOPTMVPMZD32BWP210H6P51CNODULVT BUFFSKRMVPMZD20BWP210H6P51CNODULVT BUFFSKRMVPMZD24BWP210H6P51CNODULVT BUFFSKRMVPMZD28BWP210H6P51CNODULVT BUFFSKRMVPMZD32BWP210H6P51CNODULVT BUFFSKRMVPMZD36BWP210H6P51CNODULVT CKBMVPMZD20BWP210H6P51CNODULVT CKBMVPMZD24BWP210H6P51CNODULVT DCCKBMVPMZD20BWP210H6P51CNODULVT DCCKBMVPMZD24BWP210H6P51CNODULVT GBUFFMVPMZD16BWP210H6P51CNODULVT GBUFFMVPMZD8BWP210H6P51CNODULVT GBUFFMZD1BWP210H6P51CNODULVT GBUFFMZD3BWP210H6P51CNODULVT GBUFFMZD2BWP210H6P51CNODULVT GBUFFMZD4BWP210H6P51CNODULVT BUFFSKFMVPMZD20BWP210H6P51CNODSVT BUFFMVPMZD20BWP210H6P51CNODLVTLL BUFFMVPMZD24BWP210H6P51CNODLVTLL BUFFMVPMZD28BWP210H6P51CNODLVTLL BUFFMVPMZD32BWP210H6P51CNODLVTLL BUFFMVPMZD36BWP210H6P51CNODLVTLL BUFFSKFMVPMZD20BWP210H6P51CNODLVTLL BUFFSKFMVPMZD24BWP210H6P51CNODLVTLL BUFFSKFMVPMZD28BWP210H6P51CNODLVTLL BUFFSKFMVPMZD32BWP210H6P51CNODLVTLL BUFFSKFMVPMZD36BWP210H6P51CNODLVTLL BUFFSKFOPTMVPMZD32BWP210H6P51CNODLVTLL BUFFSKRMVPMZD20BWP210H6P51CNODLVTLL BUFFSKRMVPMZD24BWP210H6P51CNODLVTLL BUFFSKRMVPMZD28BWP210H6P51CNODLVTLL BUFFSKRMVPMZD32BWP210H6P51CNODLVTLL BUFFSKRMVPMZD36BWP210H6P51CNODLVTLL CKBMVPMZD20BWP210H6P51CNODLVTLL CKBMVPMZD24BWP210H6P51CNODLVTLL DCCKBMVPMZD20BWP210H6P51CNODLVTLL DCCKBMVPMZD24BWP210H6P51CNODLVTLL GBUFFMVPMZD8BWP210H6P51CNODLVTLL BUFFMVPMZD20BWP210H6P51CNODLVT BUFFMVPMZD24BWP210H6P51CNODLVT BUFFMVPMZD28BWP210H6P51CNODLVT BUFFMVPMZD32BWP210H6P51CNODLVT BUFFMVPMZD36BWP210H6P51CNODLVT BUFFSKFMVPMZD20BWP210H6P51CNODLVT BUFFSKFMVPMZD24BWP210H6P51CNODLVT BUFFSKFMVPMZD28BWP210H6P51CNODLVT BUFFSKFMVPMZD32BWP210H6P51CNODLVT BUFFSKFMVPMZD36BWP210H6P51CNODLVT BUFFSKFOPTMVPMZD32BWP210H6P51CNODLVT BUFFSKRMVPMZD20BWP210H6P51CNODLVT BUFFSKRMVPMZD24BWP210H6P51CNODLVT BUFFSKRMVPMZD28BWP210H6P51CNODLVT BUFFSKRMVPMZD32BWP210H6P51CNODLVT BUFFSKRMVPMZD36BWP210H6P51CNODLVT CKBMVPMZD20BWP210H6P51CNODLVT CKBMVPMZD24BWP210H6P51CNODLVT DCCKBMVPMZD20BWP210H6P51CNODLVT DCCKBMVPMZD24BWP210H6P51CNODLVT GBUFFMVPMZD16BWP210H6P51CNODLVT GBUFFMVPMZD8BWP210H6P51CNODLVT GBUFFMZD1BWP210H6P51CNODLVT GBUFFMZD3BWP210H6P51CNODLVT GBUFFMZD2BWP210H6P51CNODLVT
[01/09 09:24:12    333s] Total number of unusable buffers: 125
[01/09 09:24:12    333s] List of usable inverters: CKNMVPMZD10BWP210H6P51CNODULVTLL CKNMVPMZD12BWP210H6P51CNODULVTLL CKNMVPMZD14BWP210H6P51CNODULVTLL CKNMVPMZD16BWP210H6P51CNODULVTLL CKNMVPMZD18BWP210H6P51CNODULVTLL CKNMVPMZD5BWP210H6P51CNODULVTLL CKNMVPMZD6BWP210H6P51CNODULVTLL CKNMVPMZD8BWP210H6P51CNODULVTLL CKNMZD1BWP210H6P51CNODULVTLL CKNMZD4BWP210H6P51CNODULVTLL CKNTWAMZD2BWP210H6P51CNODULVTLL CKNTWAMZD3BWP210H6P51CNODULVTLL DCCKNMVPMZD10BWP210H6P51CNODULVTLL DCCKNMVPMZD12BWP210H6P51CNODULVTLL DCCKNMVPMZD14BWP210H6P51CNODULVTLL DCCKNMVPMZD16BWP210H6P51CNODULVTLL DCCKNMVPMZD18BWP210H6P51CNODULVTLL DCCKNMZD4BWP210H6P51CNODULVTLL DCCKNMVPMZD5BWP210H6P51CNODULVTLL DCCKNMVPMZD6BWP210H6P51CNODULVTLL DCCKNMVPMZD8BWP210H6P51CNODULVTLL INVUPDAMZD1BWP210H6P51CNODULVTLL INVMZD1BWP210H6P51CNODULVTLL INVMZD2BWP210H6P51CNODULVTLL INVMZD3BWP210H6P51CNODULVTLL INVMZD4BWP210H6P51CNODULVTLL INVMVPMZD10BWP210H6P51CNODULVTLL INVMVPMZD12BWP210H6P51CNODULVTLL INVMVPMZD14BWP210H6P51CNODULVTLL INVMVPMZD16BWP210H6P51CNODULVTLL INVMVPMZD18BWP210H6P51CNODULVTLL INVMVPMZD5BWP210H6P51CNODULVTLL INVMVPMZD6BWP210H6P51CNODULVTLL INVMVPMZD8BWP210H6P51CNODULVTLL INVPADMZD1BWP210H6P51CNODULVTLL INVSKFMZD2BWP210H6P51CNODULVTLL INVPADUPDAMZD1BWP210H6P51CNODULVTLL INVSKFMZD3BWP210H6P51CNODULVTLL INVSKFMZD4BWP210H6P51CNODULVTLL INVSKFMVPMZD10BWP210H6P51CNODULVTLL INVSKFMVPMZD12BWP210H6P51CNODULVTLL INVSKFMVPMZD14BWP210H6P51CNODULVTLL INVSKFMVPMZD16BWP210H6P51CNODULVTLL INVSKFMVPMZD18BWP210H6P51CNODULVTLL INVSKFMVPMZD5BWP210H6P51CNODULVTLL INVSKFMVPMZD6BWP210H6P51CNODULVTLL INVSKFMVPMZD8BWP210H6P51CNODULVTLL INVSKRMZD2BWP210H6P51CNODULVTLL INVSKRMZD3BWP210H6P51CNODULVTLL INVSKRMZD4BWP210H6P51CNODULVTLL INVSKRMVPMZD10BWP210H6P51CNODULVTLL INVSKRMVPMZD12BWP210H6P51CNODULVTLL INVSKRMVPMZD14BWP210H6P51CNODULVTLL INVSKRMVPMZD16BWP210H6P51CNODULVTLL INVSKRMVPMZD18BWP210H6P51CNODULVTLL INVSKRMVPMZD5BWP210H6P51CNODULVTLL INVSKRMVPMZD6BWP210H6P51CNODULVTLL INVSKRMVPMZD8BWP210H6P51CNODULVTLL CKNMVPMZD10BWP210H6P51CNODELVT CKNMVPMZD12BWP210H6P51CNODELVT CKNMVPMZD14BWP210H6P51CNODELVT CKNMVPMZD16BWP210H6P51CNODELVT CKNMVPMZD18BWP210H6P51CNODELVT CKNMVPMZD5BWP210H6P51CNODELVT CKNMVPMZD6BWP210H6P51CNODELVT CKNMVPMZD8BWP210H6P51CNODELVT CKNMZD1BWP210H6P51CNODELVT CKNMZD4BWP210H6P51CNODELVT CKNTWAMZD2BWP210H6P51CNODELVT CKNTWAMZD3BWP210H6P51CNODELVT DCCKNMVPMZD10BWP210H6P51CNODELVT DCCKNMVPMZD12BWP210H6P51CNODELVT DCCKNMVPMZD14BWP210H6P51CNODELVT DCCKNMVPMZD16BWP210H6P51CNODELVT DCCKNMVPMZD18BWP210H6P51CNODELVT DCCKNMZD4BWP210H6P51CNODELVT DCCKNMVPMZD5BWP210H6P51CNODELVT DCCKNMVPMZD6BWP210H6P51CNODELVT DCCKNMVPMZD8BWP210H6P51CNODELVT INVUPDAMZD1BWP210H6P51CNODELVT INVMZD1BWP210H6P51CNODELVT INVMZD2BWP210H6P51CNODELVT INVMZD3BWP210H6P51CNODELVT INVMZD4BWP210H6P51CNODELVT INVMVPMZD10BWP210H6P51CNODELVT INVMVPMZD12BWP210H6P51CNODELVT INVMVPMZD14BWP210H6P51CNODELVT INVMVPMZD16BWP210H6P51CNODELVT INVMVPMZD18BWP210H6P51CNODELVT INVMVPMZD5BWP210H6P51CNODELVT INVMVPMZD6BWP210H6P51CNODELVT INVMVPMZD8BWP210H6P51CNODELVT INVPADMZD1BWP210H6P51CNODELVT INVSKFMZD2BWP210H6P51CNODELVT INVPADUPDAMZD1BWP210H6P51CNODELVT INVSKFMZD3BWP210H6P51CNODELVT INVSKFMZD4BWP210H6P51CNODELVT INVSKFMVPMZD10BWP210H6P51CNODELVT INVSKFMVPMZD12BWP210H6P51CNODELVT INVSKFMVPMZD14BWP210H6P51CNODELVT INVSKFMVPMZD16BWP210H6P51CNODELVT INVSKFMVPMZD18BWP210H6P51CNODELVT INVSKFMVPMZD5BWP210H6P51CNODELVT INVSKFMVPMZD6BWP210H6P51CNODELVT INVSKFMVPMZD8BWP210H6P51CNODELVT INVSKRMZD2BWP210H6P51CNODELVT INVSKRMZD3BWP210H6P51CNODELVT INVSKRMZD4BWP210H6P51CNODELVT INVSKRMVPMZD10BWP210H6P51CNODELVT INVSKRMVPMZD12BWP210H6P51CNODELVT INVSKRMVPMZD14BWP210H6P51CNODELVT INVSKRMVPMZD16BWP210H6P51CNODELVT INVSKRMVPMZD18BWP210H6P51CNODELVT INVSKRMVPMZD5BWP210H6P51CNODELVT INVSKRMVPMZD6BWP210H6P51CNODELVT INVSKRMVPMZD8BWP210H6P51CNODELVT CKNMVPMZD10BWP210H6P51CNODULVT CKNMVPMZD12BWP210H6P51CNODULVT CKNMVPMZD14BWP210H6P51CNODULVT CKNMVPMZD16BWP210H6P51CNODULVT CKNMVPMZD18BWP210H6P51CNODULVT CKNMVPMZD5BWP210H6P51CNODULVT CKNMVPMZD6BWP210H6P51CNODULVT CKNMVPMZD8BWP210H6P51CNODULVT CKNMZD1BWP210H6P51CNODULVT CKNMZD4BWP210H6P51CNODULVT CKNTWAMZD2BWP210H6P51CNODULVT CKNTWAMZD3BWP210H6P51CNODULVT DCCKNMVPMZD10BWP210H6P51CNODULVT DCCKNMVPMZD12BWP210H6P51CNODULVT DCCKNMVPMZD14BWP210H6P51CNODULVT DCCKNMVPMZD16BWP210H6P51CNODULVT DCCKNMVPMZD18BWP210H6P51CNODULVT DCCKNMZD4BWP210H6P51CNODULVT DCCKNMVPMZD5BWP210H6P51CNODULVT DCCKNMVPMZD6BWP210H6P51CNODULVT DCCKNMVPMZD8BWP210H6P51CNODULVT INVUPDAMZD1BWP210H6P51CNODULVT INVMZD1BWP210H6P51CNODULVT INVMZD2BWP210H6P51CNODULVT INVMZD3BWP210H6P51CNODULVT INVMZD4BWP210H6P51CNODULVT INVMVPMZD10BWP210H6P51CNODULVT INVMVPMZD12BWP210H6P51CNODULVT INVMVPMZD14BWP210H6P51CNODULVT INVMVPMZD16BWP210H6P51CNODULVT INVMVPMZD18BWP210H6P51CNODULVT INVMVPMZD5BWP210H6P51CNODULVT INVMVPMZD6BWP210H6P51CNODULVT INVMVPMZD8BWP210H6P51CNODULVT INVPADMZD1BWP210H6P51CNODULVT INVSKFMZD2BWP210H6P51CNODULVT INVPADUPDAMZD1BWP210H6P51CNODULVT INVSKFMZD3BWP210H6P51CNODULVT INVSKFMZD4BWP210H6P51CNODULVT INVSKFMVPMZD10BWP210H6P51CNODULVT INVSKFMVPMZD12BWP210H6P51CNODULVT INVSKFMVPMZD14BWP210H6P51CNODULVT INVSKFMVPMZD16BWP210H6P51CNODULVT INVSKFMVPMZD18BWP210H6P51CNODULVT INVSKFMVPMZD5BWP210H6P51CNODULVT INVSKFMVPMZD6BWP210H6P51CNODULVT INVSKFMVPMZD8BWP210H6P51CNODULVT INVSKRMZD2BWP210H6P51CNODULVT INVSKRMZD3BWP210H6P51CNODULVT INVSKRMZD4BWP210H6P51CNODULVT INVSKRMVPMZD10BWP210H6P51CNODULVT INVSKRMVPMZD12BWP210H6P51CNODULVT INVSKRMVPMZD14BWP210H6P51CNODULVT INVSKRMVPMZD16BWP210H6P51CNODULVT INVSKRMVPMZD18BWP210H6P51CNODULVT INVSKRMVPMZD5BWP210H6P51CNODULVT INVSKRMVPMZD6BWP210H6P51CNODULVT INVSKRMVPMZD8BWP210H6P51CNODULVT CKNMVPMZD10BWP210H6P51CNODSVT CKNMVPMZD12BWP210H6P51CNODSVT CKNMVPMZD14BWP210H6P51CNODSVT CKNMVPMZD16BWP210H6P51CNODSVT CKNMVPMZD18BWP210H6P51CNODSVT CKNMVPMZD5BWP210H6P51CNODSVT CKNMVPMZD6BWP210H6P51CNODSVT CKNMVPMZD8BWP210H6P51CNODSVT CKNMZD1BWP210H6P51CNODSVT CKNMZD4BWP210H6P51CNODSVT CKNTWAMZD2BWP210H6P51CNODSVT CKNTWAMZD3BWP210H6P51CNODSVT DCCKNMVPMZD10BWP210H6P51CNODSVT DCCKNMVPMZD12BWP210H6P51CNODSVT DCCKNMVPMZD14BWP210H6P51CNODSVT DCCKNMVPMZD16BWP210H6P51CNODSVT DCCKNMVPMZD18BWP210H6P51CNODSVT DCCKNMZD4BWP210H6P51CNODSVT DCCKNMVPMZD5BWP210H6P51CNODSVT DCCKNMVPMZD6BWP210H6P51CNODSVT DCCKNMVPMZD8BWP210H6P51CNODSVT INVUPDAMZD1BWP210H6P51CNODSVT INVMZD1BWP210H6P51CNODSVT INVMZD2BWP210H6P51CNODSVT INVMZD3BWP210H6P51CNODSVT INVMZD4BWP210H6P51CNODSVT INVMVPMZD10BWP210H6P51CNODSVT INVMVPMZD12BWP210H6P51CNODSVT INVMVPMZD14BWP210H6P51CNODSVT INVMVPMZD16BWP210H6P51CNODSVT INVMVPMZD18BWP210H6P51CNODSVT INVMVPMZD5BWP210H6P51CNODSVT INVMVPMZD6BWP210H6P51CNODSVT INVMVPMZD8BWP210H6P51CNODSVT INVPADMZD1BWP210H6P51CNODSVT INVSKFMZD2BWP210H6P51CNODSVT INVPADUPDAMZD1BWP210H6P51CNODSVT INVSKFMZD3BWP210H6P51CNODSVT INVSKFMZD4BWP210H6P51CNODSVT INVSKFMVPMZD10BWP210H6P51CNODSVT INVSKFMVPMZD12BWP210H6P51CNODSVT INVSKFMVPMZD14BWP210H6P51CNODSVT INVSKFMVPMZD16BWP210H6P51CNODSVT INVSKFMVPMZD18BWP210H6P51CNODSVT INVSKFMVPMZD5BWP210H6P51CNODSVT INVSKFMVPMZD6BWP210H6P51CNODSVT INVSKFMVPMZD8BWP210H6P51CNODSVT INVSKRMZD2BWP210H6P51CNODSVT INVSKRMZD3BWP210H6P51CNODSVT INVSKRMZD4BWP210H6P51CNODSVT INVSKRMVPMZD10BWP210H6P51CNODSVT INVSKRMVPMZD12BWP210H6P51CNODSVT INVSKRMVPMZD14BWP210H6P51CNODSVT INVSKRMVPMZD16BWP210H6P51CNODSVT INVSKRMVPMZD18BWP210H6P51CNODSVT INVSKRMVPMZD5BWP210H6P51CNODSVT INVSKRMVPMZD6BWP210H6P51CNODSVT INVSKRMVPMZD8BWP210H6P51CNODSVT CKNMVPMZD10BWP210H6P51CNODLVTLL CKNMVPMZD12BWP210H6P51CNODLVTLL CKNMVPMZD14BWP210H6P51CNODLVTLL CKNMVPMZD16BWP210H6P51CNODLVTLL CKNMVPMZD18BWP210H6P51CNODLVTLL CKNMVPMZD5BWP210H6P51CNODLVTLL CKNMVPMZD6BWP210H6P51CNODLVTLL CKNMVPMZD8BWP210H6P51CNODLVTLL CKNMZD1BWP210H6P51CNODLVTLL CKNMZD4BWP210H6P51CNODLVTLL CKNTWAMZD2BWP210H6P51CNODLVTLL CKNTWAMZD3BWP210H6P51CNODLVTLL DCCKNMVPMZD10BWP210H6P51CNODLVTLL DCCKNMVPMZD12BWP210H6P51CNODLVTLL DCCKNMVPMZD14BWP210H6P51CNODLVTLL DCCKNMVPMZD16BWP210H6P51CNODLVTLL DCCKNMVPMZD18BWP210H6P51CNODLVTLL DCCKNMZD4BWP210H6P51CNODLVTLL DCCKNMVPMZD5BWP210H6P51CNODLVTLL DCCKNMVPMZD6BWP210H6P51CNODLVTLL DCCKNMVPMZD8BWP210H6P51CNODLVTLL INVUPDAMZD1BWP210H6P51CNODLVTLL INVMZD1BWP210H6P51CNODLVTLL INVMZD2BWP210H6P51CNODLVTLL INVMZD3BWP210H6P51CNODLVTLL INVMZD4BWP210H6P51CNODLVTLL INVMVPMZD10BWP210H6P51CNODLVTLL INVMVPMZD12BWP210H6P51CNODLVTLL INVMVPMZD14BWP210H6P51CNODLVTLL INVMVPMZD16BWP210H6P51CNODLVTLL INVMVPMZD18BWP210H6P51CNODLVTLL INVMVPMZD5BWP210H6P51CNODLVTLL INVMVPMZD6BWP210H6P51CNODLVTLL INVMVPMZD8BWP210H6P51CNODLVTLL INVPADMZD1BWP210H6P51CNODLVTLL INVSKFMZD2BWP210H6P51CNODLVTLL INVPADUPDAMZD1BWP210H6P51CNODLVTLL INVSKFMZD3BWP210H6P51CNODLVTLL INVSKFMZD4BWP210H6P51CNODLVTLL INVSKFMVPMZD10BWP210H6P51CNODLVTLL INVSKFMVPMZD12BWP210H6P51CNODLVTLL INVSKFMVPMZD14BWP210H6P51CNODLVTLL INVSKFMVPMZD16BWP210H6P51CNODLVTLL INVSKFMVPMZD18BWP210H6P51CNODLVTLL INVSKFMVPMZD5BWP210H6P51CNODLVTLL INVSKFMVPMZD6BWP210H6P51CNODLVTLL INVSKFMVPMZD8BWP210H6P51CNODLVTLL INVSKRMZD2BWP210H6P51CNODLVTLL INVSKRMZD3BWP210H6P51CNODLVTLL INVSKRMZD4BWP210H6P51CNODLVTLL INVSKRMVPMZD10BWP210H6P51CNODLVTLL INVSKRMVPMZD12BWP210H6P51CNODLVTLL INVSKRMVPMZD14BWP210H6P51CNODLVTLL INVSKRMVPMZD16BWP210H6P51CNODLVTLL INVSKRMVPMZD18BWP210H6P51CNODLVTLL INVSKRMVPMZD5BWP210H6P51CNODLVTLL INVSKRMVPMZD6BWP210H6P51CNODLVTLL INVSKRMVPMZD8BWP210H6P51CNODLVTLL CKNMVPMZD10BWP210H6P51CNODLVT CKNMVPMZD12BWP210H6P51CNODLVT CKNMVPMZD14BWP210H6P51CNODLVT CKNMVPMZD16BWP210H6P51CNODLVT CKNMVPMZD18BWP210H6P51CNODLVT CKNMVPMZD5BWP210H6P51CNODLVT CKNMVPMZD6BWP210H6P51CNODLVT CKNMVPMZD8BWP210H6P51CNODLVT CKNMZD1BWP210H6P51CNODLVT CKNMZD4BWP210H6P51CNODLVT CKNTWAMZD2BWP210H6P51CNODLVT CKNTWAMZD3BWP210H6P51CNODLVT DCCKNMVPMZD10BWP210H6P51CNODLVT DCCKNMVPMZD12BWP210H6P51CNODLVT DCCKNMVPMZD14BWP210H6P51CNODLVT DCCKNMVPMZD16BWP210H6P51CNODLVT DCCKNMVPMZD18BWP210H6P51CNODLVT DCCKNMZD4BWP210H6P51CNODLVT DCCKNMVPMZD5BWP210H6P51CNODLVT DCCKNMVPMZD6BWP210H6P51CNODLVT DCCKNMVPMZD8BWP210H6P51CNODLVT INVUPDAMZD1BWP210H6P51CNODLVT INVMZD1BWP210H6P51CNODLVT INVMZD2BWP210H6P51CNODLVT INVMZD3BWP210H6P51CNODLVT INVMZD4BWP210H6P51CNODLVT INVMVPMZD10BWP210H6P51CNODLVT INVMVPMZD12BWP210H6P51CNODLVT INVMVPMZD14BWP210H6P51CNODLVT INVMVPMZD16BWP210H6P51CNODLVT INVMVPMZD18BWP210H6P51CNODLVT INVMVPMZD5BWP210H6P51CNODLVT INVMVPMZD6BWP210H6P51CNODLVT INVMVPMZD8BWP210H6P51CNODLVT INVPADMZD1BWP210H6P51CNODLVT INVSKFMZD2BWP210H6P51CNODLVT INVPADUPDAMZD1BWP210H6P51CNODLVT INVSKFMZD3BWP210H6P51CNODLVT INVSKFMZD4BWP210H6P51CNODLVT INVSKFMVPMZD10BWP210H6P51CNODLVT INVSKFMVPMZD12BWP210H6P51CNODLVT INVSKFMVPMZD14BWP210H6P51CNODLVT INVSKFMVPMZD16BWP210H6P51CNODLVT INVSKFMVPMZD18BWP210H6P51CNODLVT INVSKFMVPMZD5BWP210H6P51CNODLVT INVSKFMVPMZD6BWP210H6P51CNODLVT INVSKFMVPMZD8BWP210H6P51CNODLVT INVSKRMZD2BWP210H6P51CNODLVT INVSKRMZD3BWP210H6P51CNODLVT INVSKRMZD4BWP210H6P51CNODLVT INVSKRMVPMZD10BWP210H6P51CNODLVT INVSKRMVPMZD12BWP210H6P51CNODLVT INVSKRMVPMZD14BWP210H6P51CNODLVT INVSKRMVPMZD16BWP210H6P51CNODLVT INVSKRMVPMZD18BWP210H6P51CNODLVT INVSKRMVPMZD5BWP210H6P51CNODLVT INVSKRMVPMZD6BWP210H6P51CNODLVT INVSKRMVPMZD8BWP210H6P51CNODLVT
[01/09 09:24:12    333s] Total number of usable inverters: 348
[01/09 09:24:12    333s] List of unusable inverters: CKNMVPMZD20BWP210H6P51CNODULVTLL CKNMVPMZD24BWP210H6P51CNODULVTLL CKNMZD2BWP210H6P51CNODULVTLL CKNMZD3BWP210H6P51CNODULVTLL DCCKNMVPMZD20BWP210H6P51CNODULVTLL DCCKNMVPMZD24BWP210H6P51CNODULVTLL GINVMVPMZD16BWP210H6P51CNODULVTLL GINVMVPMZD8BWP210H6P51CNODULVTLL GINVMZD2BWP210H6P51CNODULVTLL GINVMZD1BWP210H6P51CNODULVTLL GINVMZD3BWP210H6P51CNODULVTLL GINVMZD4BWP210H6P51CNODULVTLL INVMVPMZD20BWP210H6P51CNODULVTLL INVMVPMZD24BWP210H6P51CNODULVTLL INVMVPMZD28BWP210H6P51CNODULVTLL INVMVPMZD32BWP210H6P51CNODULVTLL INVMVPMZD36BWP210H6P51CNODULVTLL INVSKFMVPMZD20BWP210H6P51CNODULVTLL INVSKFMVPMZD24BWP210H6P51CNODULVTLL INVSKFMVPMZD28BWP210H6P51CNODULVTLL INVSKFMVPMZD32BWP210H6P51CNODULVTLL INVSKFMVPMZD36BWP210H6P51CNODULVTLL INVSKRMVPMZD20BWP210H6P51CNODULVTLL INVSKRMVPMZD24BWP210H6P51CNODULVTLL INVSKRMVPMZD28BWP210H6P51CNODULVTLL INVSKRMVPMZD32BWP210H6P51CNODULVTLL INVSKRMVPMZD36BWP210H6P51CNODULVTLL CKNMVPMZD20BWP210H6P51CNODELVT CKNMVPMZD24BWP210H6P51CNODELVT CKNMZD2BWP210H6P51CNODELVT CKNMZD3BWP210H6P51CNODELVT DCCKNMVPMZD20BWP210H6P51CNODELVT DCCKNMVPMZD24BWP210H6P51CNODELVT GINVMVPMZD16BWP210H6P51CNODELVT GINVMVPMZD8BWP210H6P51CNODELVT GINVMZD2BWP210H6P51CNODELVT GINVMZD1BWP210H6P51CNODELVT GINVMZD3BWP210H6P51CNODELVT GINVMZD4BWP210H6P51CNODELVT INVMVPMZD20BWP210H6P51CNODELVT INVMVPMZD24BWP210H6P51CNODELVT INVMVPMZD28BWP210H6P51CNODELVT INVMVPMZD32BWP210H6P51CNODELVT INVMVPMZD36BWP210H6P51CNODELVT INVSKFMVPMZD20BWP210H6P51CNODELVT INVSKFMVPMZD24BWP210H6P51CNODELVT INVSKFMVPMZD28BWP210H6P51CNODELVT INVSKFMVPMZD32BWP210H6P51CNODELVT INVSKFMVPMZD36BWP210H6P51CNODELVT INVSKRMVPMZD20BWP210H6P51CNODELVT INVSKRMVPMZD24BWP210H6P51CNODELVT INVSKRMVPMZD28BWP210H6P51CNODELVT INVSKRMVPMZD32BWP210H6P51CNODELVT INVSKRMVPMZD36BWP210H6P51CNODELVT CKNMVPMZD20BWP210H6P51CNODULVT CKNMVPMZD24BWP210H6P51CNODULVT CKNMZD2BWP210H6P51CNODULVT CKNMZD3BWP210H6P51CNODULVT DCCKNMVPMZD20BWP210H6P51CNODULVT DCCKNMVPMZD24BWP210H6P51CNODULVT GINVMVPMZD16BWP210H6P51CNODULVT GINVMVPMZD8BWP210H6P51CNODULVT GINVMZD2BWP210H6P51CNODULVT GINVMZD1BWP210H6P51CNODULVT GINVMZD3BWP210H6P51CNODULVT GINVMZD4BWP210H6P51CNODULVT INVMVPMZD20BWP210H6P51CNODULVT INVMVPMZD24BWP210H6P51CNODULVT INVMVPMZD28BWP210H6P51CNODULVT INVMVPMZD32BWP210H6P51CNODULVT INVMVPMZD36BWP210H6P51CNODULVT INVSKFMVPMZD20BWP210H6P51CNODULVT INVSKFMVPMZD24BWP210H6P51CNODULVT INVSKFMVPMZD28BWP210H6P51CNODULVT INVSKFMVPMZD32BWP210H6P51CNODULVT INVSKFMVPMZD36BWP210H6P51CNODULVT INVSKRMVPMZD20BWP210H6P51CNODULVT INVSKRMVPMZD24BWP210H6P51CNODULVT INVSKRMVPMZD28BWP210H6P51CNODULVT INVSKRMVPMZD32BWP210H6P51CNODULVT INVSKRMVPMZD36BWP210H6P51CNODULVT CKNMVPMZD20BWP210H6P51CNODSVT CKNMVPMZD24BWP210H6P51CNODSVT CKNMZD2BWP210H6P51CNODSVT CKNMZD3BWP210H6P51CNODSVT DCCKNMVPMZD20BWP210H6P51CNODSVT DCCKNMVPMZD24BWP210H6P51CNODSVT GINVMVPMZD16BWP210H6P51CNODSVT GINVMVPMZD8BWP210H6P51CNODSVT GINVMZD2BWP210H6P51CNODSVT GINVMZD1BWP210H6P51CNODSVT GINVMZD3BWP210H6P51CNODSVT GINVMZD4BWP210H6P51CNODSVT INVMVPMZD20BWP210H6P51CNODSVT INVMVPMZD24BWP210H6P51CNODSVT INVMVPMZD28BWP210H6P51CNODSVT INVMVPMZD32BWP210H6P51CNODSVT INVMVPMZD36BWP210H6P51CNODSVT INVSKFMVPMZD20BWP210H6P51CNODSVT INVSKFMVPMZD24BWP210H6P51CNODSVT INVSKFMVPMZD28BWP210H6P51CNODSVT INVSKFMVPMZD32BWP210H6P51CNODSVT INVSKFMVPMZD36BWP210H6P51CNODSVT INVSKRMVPMZD20BWP210H6P51CNODSVT INVSKRMVPMZD24BWP210H6P51CNODSVT INVSKRMVPMZD28BWP210H6P51CNODSVT INVSKRMVPMZD32BWP210H6P51CNODSVT INVSKRMVPMZD36BWP210H6P51CNODSVT CKNMVPMZD20BWP210H6P51CNODLVTLL CKNMVPMZD24BWP210H6P51CNODLVTLL CKNMZD2BWP210H6P51CNODLVTLL CKNMZD3BWP210H6P51CNODLVTLL DCCKNMVPMZD20BWP210H6P51CNODLVTLL DCCKNMVPMZD24BWP210H6P51CNODLVTLL GINVMVPMZD16BWP210H6P51CNODLVTLL GINVMVPMZD8BWP210H6P51CNODLVTLL GINVMZD2BWP210H6P51CNODLVTLL GINVMZD1BWP210H6P51CNODLVTLL GINVMZD3BWP210H6P51CNODLVTLL GINVMZD4BWP210H6P51CNODLVTLL INVMVPMZD20BWP210H6P51CNODLVTLL INVMVPMZD24BWP210H6P51CNODLVTLL INVMVPMZD28BWP210H6P51CNODLVTLL INVMVPMZD32BWP210H6P51CNODLVTLL INVMVPMZD36BWP210H6P51CNODLVTLL INVSKFMVPMZD20BWP210H6P51CNODLVTLL INVSKFMVPMZD24BWP210H6P51CNODLVTLL INVSKFMVPMZD28BWP210H6P51CNODLVTLL INVSKFMVPMZD32BWP210H6P51CNODLVTLL INVSKFMVPMZD36BWP210H6P51CNODLVTLL INVSKRMVPMZD20BWP210H6P51CNODLVTLL INVSKRMVPMZD24BWP210H6P51CNODLVTLL INVSKRMVPMZD28BWP210H6P51CNODLVTLL INVSKRMVPMZD32BWP210H6P51CNODLVTLL INVSKRMVPMZD36BWP210H6P51CNODLVTLL CKNMVPMZD20BWP210H6P51CNODLVT CKNMVPMZD24BWP210H6P51CNODLVT CKNMZD2BWP210H6P51CNODLVT CKNMZD3BWP210H6P51CNODLVT DCCKNMVPMZD20BWP210H6P51CNODLVT DCCKNMVPMZD24BWP210H6P51CNODLVT GINVMVPMZD16BWP210H6P51CNODLVT GINVMVPMZD8BWP210H6P51CNODLVT GINVMZD2BWP210H6P51CNODLVT GINVMZD1BWP210H6P51CNODLVT GINVMZD3BWP210H6P51CNODLVT GINVMZD4BWP210H6P51CNODLVT INVMVPMZD20BWP210H6P51CNODLVT INVMVPMZD24BWP210H6P51CNODLVT INVMVPMZD28BWP210H6P51CNODLVT INVMVPMZD32BWP210H6P51CNODLVT INVMVPMZD36BWP210H6P51CNODLVT INVSKFMVPMZD20BWP210H6P51CNODLVT INVSKFMVPMZD24BWP210H6P51CNODLVT INVSKFMVPMZD28BWP210H6P51CNODLVT INVSKFMVPMZD32BWP210H6P51CNODLVT INVSKFMVPMZD36BWP210H6P51CNODLVT INVSKRMVPMZD20BWP210H6P51CNODLVT INVSKRMVPMZD24BWP210H6P51CNODLVT INVSKRMVPMZD28BWP210H6P51CNODLVT INVSKRMVPMZD32BWP210H6P51CNODLVT INVSKRMVPMZD36BWP210H6P51CNODLVT
[01/09 09:24:12    333s] Total number of unusable inverters: 162
[01/09 09:24:12    333s] List of identified usable delay cells: DELBMZD1BWP210H6P51CNODULVTLL DELCMZD1BWP210H6P51CNODULVTLL DELDMZD1BWP210H6P51CNODULVTLL DELEMZD1BWP210H6P51CNODULVTLL DELFMZD1BWP210H6P51CNODULVTLL DELGMZD1BWP210H6P51CNODULVTLL DELBMZD1BWP210H6P51CNODELVT DELCMZD1BWP210H6P51CNODELVT DELDMZD1BWP210H6P51CNODELVT DELEMZD1BWP210H6P51CNODELVT DELFMZD1BWP210H6P51CNODELVT DELGMZD1BWP210H6P51CNODELVT DELBMZD1BWP210H6P51CNODULVT DELCMZD1BWP210H6P51CNODULVT DELDMZD1BWP210H6P51CNODULVT DELEMZD1BWP210H6P51CNODULVT DELFMZD1BWP210H6P51CNODULVT DELGMZD1BWP210H6P51CNODULVT BUFFMZD3BWP210H6P51CNODSVT BUFFMZD4BWP210H6P51CNODSVT BUFFMVPMZD16BWP210H6P51CNODSVT BUFFMVPMZD18BWP210H6P51CNODSVT BUFFSKFMZD4BWP210H6P51CNODSVT BUFFSKFMVPMZD16BWP210H6P51CNODSVT BUFFSKFMVPMZD18BWP210H6P51CNODSVT BUFFSKRMZD4BWP210H6P51CNODSVT BUFFSKRMVPMZD12BWP210H6P51CNODSVT BUFFSKRMVPMZD16BWP210H6P51CNODSVT BUFFSKRMVPMZD18BWP210H6P51CNODSVT CKBMVPMZD16BWP210H6P51CNODSVT CKBMVPMZD18BWP210H6P51CNODSVT CKBMZD4BWP210H6P51CNODSVT DCCKBMVPMZD16BWP210H6P51CNODSVT DCCKBMVPMZD18BWP210H6P51CNODSVT DCCKBMZD4BWP210H6P51CNODSVT DELAMZD1BWP210H6P51CNODSVT DELBMZD1BWP210H6P51CNODSVT DELCMZD1BWP210H6P51CNODSVT DELDMZD1BWP210H6P51CNODSVT DELEMZD1BWP210H6P51CNODSVT DELFMZD1BWP210H6P51CNODSVT DELGMZD1BWP210H6P51CNODSVT DELAMZD1BWP210H6P51CNODLVTLL DELBMZD1BWP210H6P51CNODLVTLL DELCMZD1BWP210H6P51CNODLVTLL DELDMZD1BWP210H6P51CNODLVTLL DELEMZD1BWP210H6P51CNODLVTLL DELFMZD1BWP210H6P51CNODLVTLL DELGMZD1BWP210H6P51CNODLVTLL DELAMZD1BWP210H6P51CNODLVT DELBMZD1BWP210H6P51CNODLVT DELCMZD1BWP210H6P51CNODLVT DELDMZD1BWP210H6P51CNODLVT DELEMZD1BWP210H6P51CNODLVT DELFMZD1BWP210H6P51CNODLVT DELGMZD1BWP210H6P51CNODLVT
[01/09 09:24:12    333s] Total number of identified usable delay cells: 56
[01/09 09:24:12    333s] List of identified unusable delay cells: GDELBMZD1BWP210H6P51CNODULVTLL GDELEMZD1BWP210H6P51CNODULVTLL GDELBMZD1BWP210H6P51CNODELVT GDELEMZD1BWP210H6P51CNODELVT GDELBMZD1BWP210H6P51CNODULVT GDELEMZD1BWP210H6P51CNODULVT BUFFMVPMZD20BWP210H6P51CNODSVT BUFFMVPMZD24BWP210H6P51CNODSVT BUFFMVPMZD28BWP210H6P51CNODSVT BUFFMVPMZD32BWP210H6P51CNODSVT BUFFMVPMZD36BWP210H6P51CNODSVT BUFFSKFMVPMZD24BWP210H6P51CNODSVT BUFFSKFMVPMZD28BWP210H6P51CNODSVT BUFFSKFMVPMZD32BWP210H6P51CNODSVT BUFFSKFMVPMZD36BWP210H6P51CNODSVT BUFFSKFOPTMVPMZD32BWP210H6P51CNODSVT BUFFSKRMVPMZD20BWP210H6P51CNODSVT BUFFSKRMVPMZD24BWP210H6P51CNODSVT BUFFSKRMVPMZD28BWP210H6P51CNODSVT BUFFSKRMVPMZD32BWP210H6P51CNODSVT BUFFSKRMVPMZD36BWP210H6P51CNODSVT CKBMVPMZD20BWP210H6P51CNODSVT CKBMVPMZD24BWP210H6P51CNODSVT DCCKBMVPMZD20BWP210H6P51CNODSVT DCCKBMVPMZD24BWP210H6P51CNODSVT GBUFFMVPMZD16BWP210H6P51CNODSVT GBUFFMVPMZD8BWP210H6P51CNODSVT GBUFFMZD1BWP210H6P51CNODSVT GBUFFMZD3BWP210H6P51CNODSVT GBUFFMZD2BWP210H6P51CNODSVT GBUFFMZD4BWP210H6P51CNODSVT GDELBMZD1BWP210H6P51CNODSVT GDELEMZD1BWP210H6P51CNODSVT GBUFFMVPMZD16BWP210H6P51CNODLVTLL GBUFFMZD1BWP210H6P51CNODLVTLL GBUFFMZD3BWP210H6P51CNODLVTLL GBUFFMZD2BWP210H6P51CNODLVTLL GBUFFMZD4BWP210H6P51CNODLVTLL GDELBMZD1BWP210H6P51CNODLVTLL GDELEMZD1BWP210H6P51CNODLVTLL GBUFFMZD4BWP210H6P51CNODLVT GDELBMZD1BWP210H6P51CNODLVT GDELEMZD1BWP210H6P51CNODLVT
[01/09 09:24:12    333s] Total number of identified unusable delay cells: 43
[01/09 09:24:12    333s] 
[01/09 09:24:12    333s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] TimeStamp Deleting Cell Server Begin ...
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] TimeStamp Deleting Cell Server End ...
[01/09 09:24:13    333s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3229.5M, current mem=3229.5M)
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/09 09:24:13    333s] Summary for sequential cells identification: 
[01/09 09:24:13    333s]   Identified SBFF number: 840
[01/09 09:24:13    333s]   Identified MBFF number: 0
[01/09 09:24:13    333s]   Identified SB Latch number: 0
[01/09 09:24:13    333s]   Identified MB Latch number: 0
[01/09 09:24:13    333s]   Not identified SBFF number: 0
[01/09 09:24:13    333s]   Not identified MBFF number: 0
[01/09 09:24:13    333s]   Not identified SB Latch number: 0
[01/09 09:24:13    333s]   Not identified MB Latch number: 0
[01/09 09:24:13    333s]   Number of sequential cells which are not FFs: 390
[01/09 09:24:13    333s]  Visiting view : func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup
[01/09 09:24:13    333s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = 0
[01/09 09:24:13    333s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[01/09 09:24:13    333s]  Visiting view : func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup
[01/09 09:24:13    333s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = 0
[01/09 09:24:13    333s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[01/09 09:24:13    333s] TLC MultiMap info (StdDelay):
[01/09 09:24:13    333s]   : func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup + func_ssgnp_0p675v_125c_cworst_CCworst_T_setup + 1 + no RcCorner := 2.3ps
[01/09 09:24:13    333s]   : func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup + func_ssgnp_0p675v_125c_cworst_CCworst_T_setup + 1 + cworst_CCworst_T_125c := 3.6ps
[01/09 09:24:13    333s]  Setting StdDelay to: 3.6ps
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] TimeStamp Deleting Cell Server Begin ...
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] TimeStamp Deleting Cell Server End ...
[01/09 09:24:13    333s] #% Begin Load MMMC data post ... (date=01/09 09:24:13, mem=3237.1M)
[01/09 09:24:13    333s] #% End Load MMMC data post ... (date=01/09 09:24:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=3237.1M, current mem=3237.1M)
[01/09 09:24:13    333s] <CMD> read_def -preserve_shape dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz
[01/09 09:24:13    333s] **WARN: (UI-12071):	Re-setting the variable 'lefdefInputCheckColoredShape' to false, to ensure successful DEF loading. The variable will be set back to 'true' once DEF loading completes 
[01/09 09:24:13    333s] Reading DEF file 'dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz', current time is Fri Jan  9 09:24:13 2026 ...
[01/09 09:24:13    333s] --- DIVIDERCHAR '/'
[01/09 09:24:13    333s] --- UnitsPerDBU = 1.0000
[01/09 09:24:13    333s] **WARN: (IMPFP-3961):	The techSite 'bcoreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/09 09:24:13    333s] **WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[01/09 09:24:13    333s] 
[01/09 09:24:13    333s] Honor LEF defined pitches for advanced node
[01/09 09:24:13    333s] Start create_tracks
[01/09 09:24:13    333s] --- DIEAREA (0 0) (1093032 1068256)
[01/09 09:24:13    333s] **WARN: (IMPDF-212):	Instance BEOL_inst is not found in db and can't be
[01/09 09:24:13    333s] created as a physical instance because the cell 'cdns_lp5x_x32_ew_phy_ds_top_BEOL' of this
[01/09 09:24:13    333s] instance is not found in db. Make sure all the lef files/OA database
[01/09 09:24:13    333s] are specified and loaded properly
[01/09 09:24:13    333s] **WARN: (IMPDF-212):	Instance FEOL_inst is not found in db and can't be
[01/09 09:24:13    333s] created as a physical instance because the cell 'cdns_lp5x_x32_ew_phy_ds_top_FEOL' of this
[01/09 09:24:13    333s] instance is not found in db. Make sure all the lef files/OA database
[01/09 09:24:13    333s] are specified and loaded properly
[01/09 09:24:13    333s] defIn read 10000 lines...
[01/09 09:24:13    333s] defIn read 20000 lines...
[01/09 09:24:13    333s] defIn read 30000 lines...
[01/09 09:24:13    333s] defIn read 40000 lines...
[01/09 09:24:13    333s] defIn read 50000 lines...
[01/09 09:24:13    333s] defIn read 60000 lines...
[01/09 09:24:14    333s] defIn read 70000 lines...
[01/09 09:24:14    334s] defIn read 80000 lines...
[01/09 09:24:14    334s] defIn read 90000 lines...
[01/09 09:24:14    334s] defIn read 100000 lines...
[01/09 09:24:14    334s] defIn read 110000 lines...
[01/09 09:24:14    334s] defIn read 120000 lines...
[01/09 09:24:14    334s] defIn read 130000 lines...
[01/09 09:24:14    334s] defIn read 140000 lines...
[01/09 09:24:14    334s] defIn read 150000 lines...
[01/09 09:24:14    334s] defIn read 160000 lines...
[01/09 09:24:14    334s] defIn read 170000 lines...
[01/09 09:24:14    334s] defIn read 180000 lines...
[01/09 09:24:14    334s] defIn read 190000 lines...
[01/09 09:24:14    334s] defIn read 200000 lines...
[01/09 09:24:14    334s] defIn read 210000 lines...
[01/09 09:24:14    334s] defIn read 220000 lines...
[01/09 09:24:14    334s] defIn read 230000 lines...
[01/09 09:24:14    334s] defIn read 240000 lines...
[01/09 09:24:14    334s] defIn read 250000 lines...
[01/09 09:24:14    334s] defIn read 260000 lines...
[01/09 09:24:14    334s] defIn read 270000 lines...
[01/09 09:24:14    334s] defIn read 280000 lines...
[01/09 09:24:14    334s] defIn read 290000 lines...
[01/09 09:24:14    334s] defIn read 300000 lines...
[01/09 09:24:14    334s] defIn read 310000 lines...
[01/09 09:24:14    334s] defIn read 320000 lines...
[01/09 09:24:14    334s] defIn read 330000 lines...
[01/09 09:24:14    334s] defIn read 340000 lines...
[01/09 09:24:14    334s] defIn read 350000 lines...
[01/09 09:24:14    334s] defIn read 360000 lines...
[01/09 09:24:14    334s] defIn read 370000 lines...
[01/09 09:24:14    334s] defIn read 380000 lines...
[01/09 09:24:14    334s] defIn read 390000 lines...
[01/09 09:24:14    334s] defIn read 400000 lines...
[01/09 09:24:14    334s] defIn read 410000 lines...
[01/09 09:24:14    334s] defIn read 420000 lines...
[01/09 09:24:14    334s] defIn read 430000 lines...
[01/09 09:24:14    334s] defIn read 440000 lines...
[01/09 09:24:14    334s] defIn read 450000 lines...
[01/09 09:24:14    334s] defIn read 460000 lines...
[01/09 09:24:14    334s] defIn read 470000 lines...
[01/09 09:24:14    334s] defIn read 480000 lines...
[01/09 09:24:14    334s] defIn read 490000 lines...
[01/09 09:24:14    334s] defIn read 500000 lines...
[01/09 09:24:14    334s] defIn read 510000 lines...
[01/09 09:24:14    334s] defIn read 520000 lines...
[01/09 09:24:14    334s] defIn read 530000 lines...
[01/09 09:24:14    334s] defIn read 540000 lines...
[01/09 09:24:14    334s] defIn read 550000 lines...
[01/09 09:24:14    334s] defIn read 560000 lines...
[01/09 09:24:14    334s] defIn read 570000 lines...
[01/09 09:24:14    334s] defIn read 580000 lines...
[01/09 09:24:14    334s] defIn read 590000 lines...
[01/09 09:24:15    335s] defIn read 600000 lines...
[01/09 09:24:15    335s] defIn read 610000 lines...
[01/09 09:24:15    335s] defIn read 620000 lines...
[01/09 09:24:15    335s] defIn read 630000 lines...
[01/09 09:24:15    335s] defIn read 640000 lines...
[01/09 09:24:15    335s] defIn read 650000 lines...
[01/09 09:24:15    335s] defIn read 660000 lines...
[01/09 09:24:15    335s] defIn read 670000 lines...
[01/09 09:24:15    335s] defIn read 680000 lines...
[01/09 09:24:15    335s] defIn read 690000 lines...
[01/09 09:24:15    335s] defIn read 700000 lines...
[01/09 09:24:15    335s] defIn read 710000 lines...
[01/09 09:24:15    335s] defIn read 720000 lines...
[01/09 09:24:15    335s] defIn read 730000 lines...
[01/09 09:24:15    335s] defIn read 740000 lines...
[01/09 09:24:15    335s] defIn read 750000 lines...
[01/09 09:24:15    335s] defIn read 760000 lines...
[01/09 09:24:15    335s] defIn read 770000 lines...
[01/09 09:24:15    335s] defIn read 780000 lines...
[01/09 09:24:15    335s] defIn read 790000 lines...
[01/09 09:24:15    335s] defIn read 800000 lines...
[01/09 09:24:15    335s] defIn read 810000 lines...
[01/09 09:24:15    335s] defIn read 820000 lines...
[01/09 09:24:15    335s] defIn read 830000 lines...
[01/09 09:24:15    335s] defIn read 840000 lines...
[01/09 09:24:15    335s] defIn read 850000 lines...
[01/09 09:24:15    335s] defIn read 860000 lines...
[01/09 09:24:15    335s] defIn read 870000 lines...
[01/09 09:24:15    335s] defIn read 880000 lines...
[01/09 09:24:15    335s] defIn read 890000 lines...
[01/09 09:24:15    335s] defIn read 900000 lines...
[01/09 09:24:15    335s] defIn read 910000 lines...
[01/09 09:24:15    335s] defIn read 920000 lines...
[01/09 09:24:15    335s] defIn read 930000 lines...
[01/09 09:24:15    335s] defIn read 940000 lines...
[01/09 09:24:15    335s] defIn read 950000 lines...
[01/09 09:24:15    335s] defIn read 960000 lines...
[01/09 09:24:15    335s] defIn read 970000 lines...
[01/09 09:24:15    335s] defIn read 980000 lines...
[01/09 09:24:15    335s] defIn read 990000 lines...
[01/09 09:24:15    335s] defIn read 1000000 lines...
[01/09 09:24:16    336s] defIn read 1100000 lines...
[01/09 09:24:16    336s] defIn read 1200000 lines...
[01/09 09:24:16    336s] defIn read 1300000 lines...
[01/09 09:24:16    336s] defIn read 1400000 lines...
[01/09 09:24:16    336s] defIn read 1500000 lines...
[01/09 09:24:16    336s] defIn read 1600000 lines...
[01/09 09:24:16    336s] defIn read 1700000 lines...
[01/09 09:24:16    336s] defIn read 1800000 lines...
[01/09 09:24:16    336s] defIn read 1900000 lines...
[01/09 09:24:17    337s] defIn read 2000000 lines...
[01/09 09:24:17    337s] defIn read 2100000 lines...
[01/09 09:24:17    337s] defIn read 2200000 lines...
[01/09 09:24:17    337s] defIn read 2300000 lines...
[01/09 09:24:17    337s] defIn read 2400000 lines...
[01/09 09:24:17    337s] defIn read 2500000 lines...
[01/09 09:24:17    337s] defIn read 2600000 lines...
[01/09 09:24:17    337s] defIn read 2700000 lines...
[01/09 09:24:17    337s] defIn read 2800000 lines...
[01/09 09:24:17    337s] defIn read 2900000 lines...
[01/09 09:24:17    337s] defIn read 3000000 lines...
[01/09 09:24:18    338s] defIn read 3100000 lines...
[01/09 09:24:18    338s] defIn read 3200000 lines...
[01/09 09:24:18    338s] defIn read 3300000 lines...
[01/09 09:24:18    338s] defIn read 3400000 lines...
[01/09 09:24:18    338s] defIn read 3500000 lines...
[01/09 09:24:18    338s] defIn read 3600000 lines...
[01/09 09:24:18    338s] defIn read 3700000 lines...
[01/09 09:24:18    338s] defIn read 3800000 lines...
[01/09 09:24:18    338s] defIn read 3900000 lines...
[01/09 09:24:18    338s] defIn read 4000000 lines...
[01/09 09:24:19    339s] defIn read 4100000 lines...
[01/09 09:24:19    339s] defIn read 4200000 lines...
[01/09 09:24:19    339s] defIn read 4300000 lines...
[01/09 09:24:19    339s] defIn read 4400000 lines...
[01/09 09:24:19    339s] defIn read 4500000 lines...
[01/09 09:24:20    340s] defIn read 4600000 lines...
[01/09 09:24:20    340s] defIn read 4700000 lines...
[01/09 09:24:20    340s] defIn read 4800000 lines...
[01/09 09:24:20    340s] defIn read 4900000 lines...
[01/09 09:24:20    340s] defIn read 5000000 lines...
[01/09 09:24:20    340s] defIn read 5100000 lines...
[01/09 09:24:20    340s] defIn read 5200000 lines...
[01/09 09:24:20    340s] defIn read 5300000 lines...
[01/09 09:24:20    340s] defIn read 5400000 lines...
[01/09 09:24:20    340s] defIn read 5500000 lines...
[01/09 09:24:20    340s] defIn read 5600000 lines...
[01/09 09:24:20    340s] defIn read 5700000 lines...
[01/09 09:24:21    341s] defIn read 5800000 lines...
[01/09 09:24:21    341s] defIn read 5900000 lines...
[01/09 09:24:21    341s] defIn read 6000000 lines...
[01/09 09:24:22    342s] defIn read 6100000 lines...
[01/09 09:24:22    342s] defIn read 6200000 lines...
[01/09 09:24:22    342s] defIn read 6300000 lines...
[01/09 09:24:23    343s] defIn read 6400000 lines...
[01/09 09:24:24    344s] defIn read 6500000 lines...
[01/09 09:24:24    344s] defIn read 6600000 lines...
[01/09 09:24:24    344s] defIn read 6700000 lines...
[01/09 09:24:25    345s] defIn read 6800000 lines...
[01/09 09:24:25    345s] defIn read 6900000 lines...
[01/09 09:24:26    346s] defIn read 7000000 lines...
[01/09 09:24:26    346s] defIn read 7100000 lines...
[01/09 09:24:27    347s] defIn read 7200000 lines...
[01/09 09:24:27    347s] defIn read 7300000 lines...
[01/09 09:24:28    348s] defIn read 7400000 lines...
[01/09 09:24:28    348s] defIn read 7500000 lines...
[01/09 09:24:28    348s] defIn read 7600000 lines...
[01/09 09:24:29    349s] defIn read 7700000 lines...
[01/09 09:24:29    349s] defIn read 7800000 lines...
[01/09 09:24:30    350s] defIn read 7900000 lines...
[01/09 09:24:30    350s] defIn read 8000000 lines...
[01/09 09:24:31    350s] defIn read 8100000 lines...
[01/09 09:24:31    351s] defIn read 8200000 lines...
[01/09 09:24:31    351s] defIn read 8300000 lines...
[01/09 09:24:32    352s] defIn read 8400000 lines...
[01/09 09:24:32    352s] defIn read 8500000 lines...
[01/09 09:24:33    353s] defIn read 8600000 lines...
[01/09 09:24:33    353s] defIn read 8700000 lines...
[01/09 09:24:34    354s] defIn read 8800000 lines...
[01/09 09:24:34    354s] defIn read 8900000 lines...
[01/09 09:24:35    354s] defIn read 9000000 lines...
[01/09 09:24:35    355s] defIn read 9100000 lines...
[01/09 09:24:35    355s] defIn read 9200000 lines...
[01/09 09:24:36    356s] defIn read 9300000 lines...
[01/09 09:24:36    356s] defIn read 9400000 lines...
[01/09 09:24:37    357s] defIn read 9500000 lines...
[01/09 09:24:37    357s] defIn read 9600000 lines...
[01/09 09:24:38    358s] defIn read 9700000 lines...
[01/09 09:24:38    358s] defIn read 9800000 lines...
[01/09 09:24:39    358s] defIn read 9900000 lines...
[01/09 09:24:39    359s] defIn read 10000000 lines...
[01/09 09:24:39    359s] defIn read 10100000 lines...
[01/09 09:24:40    360s] defIn read 10200000 lines...
[01/09 09:24:40    360s] defIn read 10300000 lines...
[01/09 09:24:41    361s] defIn read 10400000 lines...
[01/09 09:24:41    361s] defIn read 10500000 lines...
[01/09 09:24:42    362s] defIn read 10600000 lines...
[01/09 09:24:42    362s] defIn read 10700000 lines...
[01/09 09:24:43    363s] defIn read 10800000 lines...
[01/09 09:24:43    363s] defIn read 10900000 lines...
[01/09 09:24:43    363s] defIn read 11000000 lines...
[01/09 09:24:44    364s] defIn read 11100000 lines...
[01/09 09:24:44    364s] defIn read 11200000 lines...
[01/09 09:24:45    365s] defIn read 11300000 lines...
[01/09 09:24:45    365s] defIn read 11400000 lines...
[01/09 09:24:46    366s] defIn read 11500000 lines...
[01/09 09:24:46    366s] defIn read 11600000 lines...
[01/09 09:24:47    367s] defIn read 11700000 lines...
[01/09 09:24:47    367s] defIn read 11800000 lines...
[01/09 09:24:47    367s] defIn read 11900000 lines...
[01/09 09:24:48    368s] defIn read 12000000 lines...
[01/09 09:24:48    368s] defIn read 12100000 lines...
[01/09 09:24:49    369s] defIn read 12200000 lines...
[01/09 09:24:49    369s] defIn read 12300000 lines...
[01/09 09:24:50    370s] defIn read 12400000 lines...
[01/09 09:24:50    370s] defIn read 12500000 lines...
[01/09 09:24:51    371s] defIn read 12600000 lines...
[01/09 09:24:51    371s] defIn read 12700000 lines...
[01/09 09:24:52    371s] defIn read 12800000 lines...
[01/09 09:24:52    372s] defIn read 12900000 lines...
[01/09 09:24:52    372s] defIn read 13000000 lines...
[01/09 09:24:53    373s] defIn read 13100000 lines...
[01/09 09:24:53    373s] defIn read 13200000 lines...
[01/09 09:24:54    374s] defIn read 13300000 lines...
[01/09 09:24:54    374s] defIn read 13400000 lines...
[01/09 09:24:55    375s] defIn read 13500000 lines...
[01/09 09:24:55    375s] defIn read 13600000 lines...
[01/09 09:24:56    376s] defIn read 13700000 lines...
[01/09 09:24:56    376s] defIn read 13800000 lines...
[01/09 09:24:57    377s] defIn read 13900000 lines...
[01/09 09:24:57    377s] defIn read 14000000 lines...
[01/09 09:24:57    377s] defIn read 14100000 lines...
[01/09 09:24:58    378s] defIn read 14200000 lines...
[01/09 09:24:58    378s] defIn read 14300000 lines...
[01/09 09:24:59    379s] defIn read 14400000 lines...
[01/09 09:24:59    379s] defIn read 14500000 lines...
[01/09 09:25:00    380s] defIn read 14600000 lines...
[01/09 09:25:00    380s] defIn read 14700000 lines...
[01/09 09:25:01    381s] defIn read 14800000 lines...
[01/09 09:25:01    381s] defIn read 14900000 lines...
[01/09 09:25:02    382s] defIn read 15000000 lines...
[01/09 09:25:02    382s] defIn read 15100000 lines...
[01/09 09:25:02    382s] defIn read 15200000 lines...
[01/09 09:25:03    383s] defIn read 15300000 lines...
[01/09 09:25:03    383s] defIn read 15400000 lines...
[01/09 09:25:04    384s] defIn read 15500000 lines...
[01/09 09:25:04    384s] Extracting standard cell pins and blockage ...... 
[01/09 09:25:04    384s] Pin and blockage extraction finished
[01/09 09:25:04    384s] Extracting macro/IO cell pins and blockage ...... 
[01/09 09:25:05    384s] Pin and blockage extraction finished
[01/09 09:25:05    385s] defIn read 15600000 lines...
[01/09 09:25:05    385s] defIn read 15700000 lines...
[01/09 09:25:06    386s] defIn read 15800000 lines...
[01/09 09:25:06    386s] defIn read 15900000 lines...
[01/09 09:25:07    387s] defIn read 16000000 lines...
[01/09 09:25:07    387s] defIn read 16100000 lines...
[01/09 09:25:08    387s] defIn read 16200000 lines...
[01/09 09:25:08    388s] defIn read 16300000 lines...
[01/09 09:25:08    388s] defIn read 16400000 lines...
[01/09 09:25:09    389s] defIn read 16500000 lines...
[01/09 09:25:09    389s] defIn read 16600000 lines...
[01/09 09:25:10    390s] defIn read 16700000 lines...
[01/09 09:25:10    390s] defIn read 16800000 lines...
[01/09 09:25:11    390s] defIn read 16900000 lines...
[01/09 09:25:11    391s] defIn read 17000000 lines...
[01/09 09:25:11    391s] defIn read 17100000 lines...
[01/09 09:25:12    392s] defIn read 17200000 lines...
[01/09 09:25:12    392s] defIn read 17300000 lines...
[01/09 09:25:13    393s] defIn read 17400000 lines...
[01/09 09:25:13    393s] defIn read 17500000 lines...
[01/09 09:25:14    393s] defIn read 17600000 lines...
[01/09 09:25:14    394s] defIn read 17700000 lines...
[01/09 09:25:14    394s] defIn read 17800000 lines...
[01/09 09:25:15    395s] defIn read 17900000 lines...
[01/09 09:25:15    395s] defIn read 18000000 lines...
[01/09 09:25:16    396s] defIn read 18100000 lines...
[01/09 09:25:16    396s] defIn read 18200000 lines...
[01/09 09:25:16    396s] defIn read 18300000 lines...
[01/09 09:25:17    397s] defIn read 18400000 lines...
[01/09 09:25:17    397s] defIn read 18500000 lines...
[01/09 09:25:18    398s] defIn read 18600000 lines...
[01/09 09:25:18    398s] defIn read 18700000 lines...
[01/09 09:25:19    398s] defIn read 18800000 lines...
[01/09 09:25:19    399s] defIn read 18900000 lines...
[01/09 09:25:19    399s] defIn read 19000000 lines...
[01/09 09:25:20    400s] defIn read 19100000 lines...
[01/09 09:25:20    400s] defIn read 19200000 lines...
[01/09 09:25:21    401s] defIn read 19300000 lines...
[01/09 09:25:21    401s] defIn read 19400000 lines...
[01/09 09:25:21    401s] defIn read 19500000 lines...
[01/09 09:25:22    402s] defIn read 19600000 lines...
[01/09 09:25:22    402s] defIn read 19700000 lines...
[01/09 09:25:23    403s] defIn read 19800000 lines...
[01/09 09:25:23    403s] defIn read 19900000 lines...
[01/09 09:25:24    404s] defIn read 20000000 lines...
[01/09 09:25:24    404s] defIn read 20100000 lines...
[01/09 09:25:24    404s] defIn read 20200000 lines...
[01/09 09:25:25    405s] defIn read 20300000 lines...
[01/09 09:25:25    405s] defIn read 20400000 lines...
[01/09 09:25:26    406s] defIn read 20500000 lines...
[01/09 09:25:26    406s] defIn read 20600000 lines...
[01/09 09:25:27    406s] defIn read 20700000 lines...
[01/09 09:25:27    407s] defIn read 20800000 lines...
[01/09 09:25:27    407s] defIn read 20900000 lines...
[01/09 09:25:28    408s] defIn read 21000000 lines...
[01/09 09:25:28    408s] defIn read 21100000 lines...
[01/09 09:25:29    409s] defIn read 21200000 lines...
[01/09 09:25:30    410s] defIn read 21300000 lines...
[01/09 09:25:30    410s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/09 09:25:30    410s] 
[01/09 09:25:30    410s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[01/09 09:25:30    410s] Summary for sequential cells identification: 
[01/09 09:25:30    410s]   Identified SBFF number: 840
[01/09 09:25:30    410s]   Identified MBFF number: 0
[01/09 09:25:30    410s]   Identified SB Latch number: 0
[01/09 09:25:30    410s]   Identified MB Latch number: 0
[01/09 09:25:30    410s]   Not identified SBFF number: 0
[01/09 09:25:30    410s]   Not identified MBFF number: 0
[01/09 09:25:30    410s]   Not identified SB Latch number: 0
[01/09 09:25:30    410s]   Not identified MB Latch number: 0
[01/09 09:25:30    410s]   Number of sequential cells which are not FFs: 390
[01/09 09:25:30    410s]  Visiting view : func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup
[01/09 09:25:30    410s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = 0
[01/09 09:25:30    410s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[01/09 09:25:30    410s]  Visiting view : func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup
[01/09 09:25:30    410s]    : PowerDomain = none : Weighted F : unweighted  = 3.60 (1.000) with rcCorner = 0
[01/09 09:25:30    410s]    : PowerDomain = none : Weighted F : unweighted  = 2.30 (1.000) with rcCorner = -1
[01/09 09:25:30    410s] TLC MultiMap info (StdDelay):
[01/09 09:25:30    410s]   : func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup + func_ssgnp_0p675v_125c_cworst_CCworst_T_setup + 1 + no RcCorner := 2.3ps
[01/09 09:25:30    410s]   : func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup + func_ssgnp_0p675v_125c_cworst_CCworst_T_setup + 1 + cworst_CCworst_T_125c := 3.6ps
[01/09 09:25:30    410s]  Setting StdDelay to: 3.6ps
[01/09 09:25:30    410s] 
[01/09 09:25:30    410s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[01/09 09:25:30    410s] DEF file 'dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz' is parsed, current time is Fri Jan  9 09:25:30 2026.
[01/09 09:25:31    411s] Updating the floorplan ...
[01/09 09:25:31    411s] AAE_INFO: switching -siAware from false to true ...
[01/09 09:25:31    411s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[01/09 09:25:31    412s] <CMD> all_setup_analysis_views
[01/09 09:25:31    412s] <CMD> all_hold_analysis_views
[01/09 09:25:31    412s] <CMD> all_setup_analysis_views
[01/09 09:25:31    412s] <CMD> all_hold_analysis_views
[01/09 09:25:31    412s] <CMD> all_setup_analysis_views
[01/09 09:25:31    412s] <CMD> all_hold_analysis_views
[01/09 09:25:31    412s] <CMD> all_setup_analysis_views
[01/09 09:25:31    412s] <CMD> all_hold_analysis_views
[01/09 09:25:31    412s] read_spef Option :  -rc_corner cworst_CCworst_T_125c /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz 
[01/09 09:25:31    412s] 
[01/09 09:25:31    412s] SPEF files for RC Corner cworst_CCworst_T_125c:
[01/09 09:25:31    412s] Top-level spef file '/projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz'.
[01/09 09:25:31    412s] Start spef parsing (MEM=5172.61).
[01/09 09:25:31    412s] Number of corners: 1
[01/09 09:25:31    412s] Number of parallel threads processing the nets is: 16
[01/09 09:25:31    412s] Maximum backlog used in parser: 50.
[01/09 09:25:31    412s] Reading multiple SPEF files in parallel.
[01/09 09:25:32    412s] RCDB /tmp/ssv_tmpdir_144021_2ikYzS/cdns_lp5x_x32_ew_phy_ds_top_144021_lzzQjv.rcdb.d/cdns_lp5x_x32_ew_phy_ds_top.rcdb.d Creation Started (CPU Time= 0:00:00.0  MEM= 5189.6M)
[01/09 09:25:32    412s] Creating parasitic data file '/tmp/ssv_tmpdir_144021_2ikYzS/cdns_lp5x_x32_ew_phy_ds_top_144021_lzzQjv.rcdb.d/cdns_lp5x_x32_ew_phy_ds_top.rcdb.d' for storing RC.
[01/09 09:25:36    448s] The SPEF file, '/projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz', has encountered the error/warning message(s) during its reading.
[01/09 09:25:36    448s] **WARN: (SPEF-1152):	Net 'FE_RN_2 ( having pins phy_pll_refclk_eco_fp_4/I phy_pll_refclk_eco_fp_3/ZN )' is not fully specified as per its connectivity in design netlist. Missing ports have been added to the net using low RC values. The timing accuracy is not reliable for such nets.
[01/09 09:25:36    448s] SPEF file /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz.
[01/09 09:25:36    448s] Number of Resistors     : 3485004
[01/09 09:25:36    448s] Number of Ground Caps   : 3464425
[01/09 09:25:36    448s] Number of Coupling Caps : 612358
[01/09 09:25:36    448s] 
[01/09 09:25:36    448s] RCDB /tmp/ssv_tmpdir_144021_2ikYzS/cdns_lp5x_x32_ew_phy_ds_top_144021_lzzQjv.rcdb.d/cdns_lp5x_x32_ew_phy_ds_top.rcdb.d Creation Completed (CPU Time= 0:00:35.7  MEM= 5277.3M)
[01/09 09:25:36    448s] End spef parsing (MEM=5213.3 CPU=0:00:36.2 REAL=0:00:05.0).
[01/09 09:25:36    448s] Spef for RC Corner 'cworst_CCworst_T_125c' was previously specified. Dropping the previous specification.
[01/09 09:25:36    448s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=5199.297M)
[01/09 09:25:36    448s] Opening parasitic data file '/tmp/ssv_tmpdir_144021_2ikYzS/cdns_lp5x_x32_ew_phy_ds_top_144021_lzzQjv.rcdb.d/cdns_lp5x_x32_ew_phy_ds_top.rcdb.d' for reading (mem: 5199.297M)
[01/09 09:25:36    448s] Closing parasitic data file '/tmp/ssv_tmpdir_144021_2ikYzS/cdns_lp5x_x32_ew_phy_ds_top_144021_lzzQjv.rcdb.d/cdns_lp5x_x32_ew_phy_ds_top.rcdb.d': 0 access done (mem: 5202.164M)
[01/09 09:25:36    448s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=5202.164M)
[01/09 09:25:36    448s] **WARN: (IMPEXT-3423):	Detected 1 nets with incomplete RC network. Low-value resistances have been added by the software to complete the RC network of these nets. Review the list of affected nets in the './cdns_lp5x_x32_ew_phy_ds_top.cworst_CCworst_T_125c.incomplete_res.net' file to ensure they are not along the critical path because results of timing analysis performed on nets with incomplete RC network can be inaccurate.
[01/09 09:25:36    448s] <CMD> report_annotated_parasitics -list_not_annotated -list_real_net -list_broken_net
[01/09 09:25:36    448s] ####################################################################
[01/09 09:25:36    448s] # report_annotated_parasitics: Fri Jan  9 09:25:36 2026
[01/09 09:25:36    448s] #   view: func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup
[01/09 09:25:36    448s] #   -list_not_annotated
[01/09 09:25:36    448s] #   -list_real_net
[01/09 09:25:36    448s] #   -list_broken_net
[01/09 09:25:36    448s] ####################################################################
[01/09 09:25:36    448s] #
[01/09 09:25:36    448s] # list syntax: type: net_name [nrCap Cap nrXCap XCap nrRes Res]
[01/09 09:25:36    448s] # unit: pF, Ohm
[01/09 09:25:36    449s] 
[01/09 09:25:36    449s] # No not-annotated real net.
[01/09 09:25:36    449s] 
[01/09 09:25:36    449s] # Summary of Annotated Parasitics:
[01/09 09:25:36    449s] +------------------------------------------------------------------------------+
[01/09 09:25:36    449s] |    Net Type         |    Count   |   Annotated (%)     | Not Annotated (%)   |
[01/09 09:25:36    449s] +---------------------+------------+---------------------+---------------------+
[01/09 09:25:36    449s] | total               |     250039 |     217787 87.10%   |      32252 12.90%   |
[01/09 09:25:36    449s] +---------------------+------------+---------------------+---------------------+
[01/09 09:25:36    449s] | 0-term:floating (*) |      32252 |          0  0.00%   |      32252 100.00%   |
[01/09 09:25:36    449s] | 1-term:no load      |         86 |         86 100.00%   |          0  0.00%   |
[01/09 09:25:36    449s] | real net (complete) |     217700 |     217700 100.00%   |          0  0.00%   |
[01/09 09:25:36    449s] | real net (broken)   |          1 |          1 100.00%   |          0  0.00%   |
[01/09 09:25:36    449s] | zero capacitance net|          0 |          0  0.00%   |          0  0.00%   |
[01/09 09:25:36    449s] +------------------------------------------------------------------------------+
[01/09 09:25:36    449s] Note for Net Types marked "(*)":  Such nets are never timed, but reported here for informational purpose.
[01/09 09:25:36    449s] 
[01/09 09:25:36    449s] +-----------------------------------------------------------------+
[01/09 09:25:36    449s] | Annotated |    Res (MOhm)   |    Cap (pF)     |    XCap (pF)    |
[01/09 09:25:36    449s] +-----------+-----------------+-----------------+-----------------+
[01/09 09:25:36    449s] | Count     |       3485004   |       3464425   |        612358   |
[01/09 09:25:36    449s] | Value     |      146.3075   |      398.5202   |       82.3249   |
[01/09 09:25:36    449s] +-----------------------------------------------------------------+
[01/09 09:25:36    449s] <CMD> all_setup_analysis_views
[01/09 09:25:36    449s] <CMD> update_constraint_mode -name func -sdc_files $func_sdc_files 
[01/09 09:25:38    450s] Reading timing constraints file '/projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy/design_ds_top.func.cons' ...
[01/09 09:25:38    450s] Current (total cpu=0:07:30, real=0:02:26, peak res=6211.9M, current mem=4325.0M)
[01/09 09:25:38    450s] **WARN: (TCLCMD-1142):	Virtual clock 'virtual_clk' is being created with no source objects. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy//clocks.ds_top.func.cons, Line 33).
[01/09 09:25:38    450s] 
[01/09 09:25:38    450s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'inst_phy_dssm_top/inst_phy_sm_pll_freqchk/inst_noglitch_refclkmux/mux_out' (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy//clocks.ds_top.func.cons, Line 276).
[01/09 09:25:38    450s] 
[01/09 09:25:38    450s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'inst_phy_dssm_top/inst_phy_sm_pll_freqchk/inst_noglitch_refclk_postdiv_mux/mux_out' (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy//clocks.ds_top.func.cons, Line 276).
[01/09 09:25:38    450s] 
[01/09 09:25:38    450s] **WARN: (TCLCMD-986):	Clock waveform 'virtual_clk' cannot be propagated as this is a virtual clock. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy//clocks.ds_top.func.cons, Line 405).
[01/09 09:25:38    450s] 
[01/09 09:25:38    450s] [09:25:38.350848] Periodic Lic check successful
[09:25:38.350872] Feature usage summary:
[09:25:38.350873] Voltus_Power_Integrity_XL
[09:25:38.350874] Tempus_Timing_Signoff_XL
[09:25:38.350874] Voltus_Power_Integrity_MP

[01/09 09:25:38    450s] This command "update_constraint_mode -name func -sdc_files $func_sdc_files " required an extra checkout of license tpsxl.
[01/09 09:25:38    450s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[01/09 09:25:38    450s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/09 09:25:39    451s] AAE DB initialization (MEM=5295.37 CPU=0:00:00.1 REAL=0:00:00.0) 
[01/09 09:25:39    451s] AAE_INFO: resetNetProps viewIdx 0 
[01/09 09:25:39    451s] Starting SI iteration 1 using Infinite Timing Windows
[01/09 09:25:39    451s] Start slew iteration 
[01/09 09:25:39    451s] Total CPU(s) requested: 16
[01/09 09:25:39    451s] Total CPU(s) enabled with current License(s): 16
[01/09 09:25:39    451s] Current free CPU(s): 1
[01/09 09:25:39    451s] Additional license(s) checked out: 2 Voltus_Power_Integrity_MP license(s) for 16 CPU(s)
[01/09 09:25:39    451s] [09:25:39.231529] Periodic Lic check successful
[09:25:39.231552] Feature usage summary:
[09:25:39.231553] Voltus_Power_Integrity_XL
[09:25:39.231554] Tempus_Timing_Signoff_XL
[09:25:39.231555] Voltus_Power_Integrity_MP

[01/09 09:25:39    451s] Total CPU(s) now enabled: 32
[01/09 09:25:40    451s] #################################################################################
[01/09 09:25:40    451s] # Design Name: cdns_lp5x_x32_ew_phy_ds_top
[01/09 09:25:40    451s] # Design Mode: 4nm
[01/09 09:25:40    451s] # Analysis Mode: MMMC OCV 
[01/09 09:25:40    451s] # Parasitics Mode: SPEF/RCDB 
[01/09 09:25:40    451s] # Signoff Settings: SI On 
[01/09 09:25:40    451s] #################################################################################
[01/09 09:25:41    466s] AAE_INFO: 16 threads acquired from CTE.
[01/09 09:25:41    466s] Start delay calculation (fullDC) (16 T). (MEM=5767.94)
[01/09 09:25:41    466s] Opening parasitic data file '/tmp/ssv_tmpdir_144021_2ikYzS/cdns_lp5x_x32_ew_phy_ds_top_144021_lzzQjv.rcdb.d/cdns_lp5x_x32_ew_phy_ds_top.rcdb.d' for reading (mem: 5767.941M)
[01/09 09:25:41    466s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 5769.9M)
[01/09 09:25:41    466s] Start AAE Lib Loading. (MEM=5773.94)
[01/09 09:25:42    467s] End AAE Lib Loading. (MEM=5877.73 CPU=0:00:00.8 Real=0:00:01.0)
[01/09 09:25:42    467s] End AAE Lib Interpolated Model. (MEM=5877.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/09 09:25:47    520s] AAE_INFO: Calculated 221008 terms, 0 out of 221008 siblings were shared.
[01/09 09:25:47    520s] AAE_INFO: Calculated response to switching victim drivers 442042 times; 33048 of them using simulation.
[01/09 09:25:47    521s] End delay calculation. (MEM=8480.17 CPU=0:00:21.7 REAL=0:00:01.0)
[01/09 09:25:48    522s] End delay calculation (fullDC). (MEM=8392.17 CPU=0:00:55.7 REAL=0:00:07.0)
[01/09 09:25:48    522s] update aggressor slew in non distributed run
[01/09 09:25:48    522s] End Slew iteration 
[01/09 09:25:48    522s] Setting infinite Tws ...
[01/09 09:25:48    522s] First Iteration Infinite Tw... 
[01/09 09:25:48    522s] Start delay calculation (fullDC) (16 T). (MEM=8392.17)
[01/09 09:25:48    522s] End AAE Lib Interpolated Model. (MEM=8392.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DMI' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ0' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ1' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ3' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DMI' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ2' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ0' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ1' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ3' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ5' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ2' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ4' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ6' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PADN_RDQS' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ5' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ7' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ6' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ4' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PADN_RDQS' has no receivers. SI analysis is not performed.
[01/09 09:25:56    652s] **WARN: (IMPESI-3095):	Net: 'PADN_WCK' has no receivers. SI analysis is not performed.
[01/09 09:25:57    662s] AAE_INFO: Calculated 221008 terms, 0 out of 221008 siblings were shared.
[01/09 09:25:57    662s] AAE_INFO: Calculated response to switching victim drivers 2151893 times; 922937 of them using simulation.
[01/09 09:25:57    663s] AAE_INFO-618: Total number of nets in the design is 250047,  88.6 percent of the nets selected for SI analysis
[01/09 09:25:58    673s] End Timing Check Calculation. (CPU Time=0:00:10.1, Real Time=0:00:01.0)
[01/09 09:25:58    673s] End delay calculation. (MEM=8131.29 CPU=0:02:31 REAL=0:00:10.0)
[01/09 09:25:58    673s] End delay calculation (fullDC). (MEM=8131.29 CPU=0:02:32 REAL=0:00:10.0)
[01/09 09:25:58    673s] *** CDM Built up (cpu=0:03:42  real=0:00:18.0  mem= 7999.3M) ***
[01/09 09:26:09    684s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 8007.1M)
[01/09 09:26:09    686s] Loading CTE timing window is completed (CPU = 0:00:01.5, REAL = 0:00:00.0, MEM = 8039.1M)
[01/09 09:26:09    686s] Starting SI iteration 2
[01/09 09:26:09    686s] Start delay calculation (fullDC) (16 T). (MEM=7059.07)
[01/09 09:26:09    686s] End AAE Lib Interpolated Model. (MEM=7059.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/09 09:26:11    711s] AAE_INFO: Calculated 25581 terms, 0 out of 217701 siblings were shared.
[01/09 09:26:11    711s] AAE_INFO: Calculated response to switching victim drivers 115751 times; 86040 of them using simulation.
[01/09 09:26:11    712s] AAE_INFO-618: Total number of nets in the design is 250047,  8.9 percent of the nets selected for SI analysis
[01/09 09:26:11    712s] End delay calculation. (MEM=8093.95 CPU=0:00:26.5 REAL=0:00:02.0)
[01/09 09:26:11    713s] End delay calculation (fullDC). (MEM=7693.3 CPU=0:00:26.9 REAL=0:00:02.0)
[01/09 09:26:11    713s] *** CDM Built up (cpu=0:00:26.9  real=0:00:02.0  mem= 7693.3M) ***
[01/09 09:26:12    724s] **WARN: (TCLCMD-1681):	The software has performed a full/partial timing reset. All existing timing path and timing point collection references have been invalidated and may no longer be referenced. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy//portcons.ds_top.func.cons, Line 242).
[01/09 09:26:12    724s] 
[01/09 09:26:44    799s] INFO (CTE): Reading of timing constraints file /projects/byd_A3_N4P_32bits_LPDDR5_phy/input/latest/sta_signoff_0p75v/constraints/phy/design_ds_top.func.cons completed, with 5 WARNING
[01/09 09:26:44    799s] Ending "Constraint file reading stats" (total cpu=0:05:49, real=0:01:06, peak res=5212.0M, current mem=4876.0M)
[01/09 09:26:44    799s] Current (total cpu=0:13:20, real=0:03:32, peak res=6211.9M, current mem=4876.0M)
[01/09 09:26:44    799s] <CMD> set_default_switching_activity -input_activity 0.15 -period 0.416
[01/09 09:26:44    799s] <CMD> set_power_include_file /projects/byd_A3_N4P_32bits_LPDDR5_phy/wb_local/workbench//kits/signoff/pwr_includefile.inc
[01/09 09:26:44    799s] <CMD> define_proc_arguments userEnableFullDelayLineInVoltus -info {set switching activity to the whole delay line to make sure the PG structure related to delay line has no weak points} -define_args {}
[01/09 09:26:44    799s] <CMD> parse_proc_arguments -args {} results
[01/09 09:26:45    800s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl
[01/09 09:26:56    800s] Started PGV Library Generator at 09:26:44 01/09/2026
[01/09 09:26:56    800s] Finished PGV Library Generator at 09:26:51 01/09/2026 (cpu=0:00:04, real=0:00:07)
[01/09 09:26:56    814s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl
[01/09 09:27:06    814s] Started PGV Library Generator at 09:26:55 01/09/2026
[01/09 09:27:06    814s] Finished PGV Library Generator at 09:27:01 01/09/2026 (cpu=0:00:04, real=0:00:06)
[01/09 09:27:06    829s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl
[01/09 09:27:11    829s] Started PGV Library Generator at 09:27:05 01/09/2026
[01/09 09:27:11    829s] Finished PGV Library Generator at 09:27:11 01/09/2026 (cpu=0:00:04, real=0:00:06)
[01/09 09:27:11    838s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl
[01/09 09:27:21    838s] Started PGV Library Generator at 09:27:10 01/09/2026
[01/09 09:27:21    838s] Finished PGV Library Generator at 09:27:16 01/09/2026 (cpu=0:00:05, real=0:00:06)
[01/09 09:27:21    852s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
[01/09 09:27:32    852s] Started PGV Library Generator at 09:27:21 01/09/2026
[01/09 09:27:32    852s] Finished PGV Library Generator at 09:27:27 01/09/2026 (cpu=0:00:05, real=0:00:06)
[01/09 09:27:32    868s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
[01/09 09:27:42    868s] Started PGV Library Generator at 09:27:31 01/09/2026
[01/09 09:27:42    868s] Finished PGV Library Generator at 09:27:38 01/09/2026 (cpu=0:00:07, real=0:00:07)
[01/09 09:27:42    886s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
[01/09 09:27:57    887s] Started PGV Library Generator at 09:27:40 01/09/2026
[01/09 09:27:57    887s] Finished PGV Library Generator at 09:27:55 01/09/2026 (cpu=0:00:19, real=0:00:15)
[01/09 09:27:57    920s] <CMD> check_pg_library -summary /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl
[01/09 09:28:07    920s] Started PGV Library Generator at 09:27:56 01/09/2026
[01/09 09:28:07    920s] Finished PGV Library Generator at 09:28:03 01/09/2026 (cpu=0:00:05, real=0:00:07)
[01/09 09:28:08    934s] <CMD> set_power_analysis_mode -reset
[01/09 09:28:08    934s] <CMD> set_power_analysis_mode -create_binary_db false -method static -write_static_currents true -disable_static false -static_netlist def -power_grid_library {/projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl}
[01/09 09:28:09    936s] <CMD> set_power_output_dir dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static
[01/09 09:28:09    936s] <CMD> report_power -rail_analysis_format VS -outfile dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_power.rpt
[01/09 09:28:09    936s] env CDS_WORKAREA is set to /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static
[01/09 09:28:09    936s] -add_simulation false                   # bool, default=false
[01/09 09:28:09    936s] -adjust_input_activity_in_iterations true
[01/09 09:28:09    936s]                                         # bool, default=true
[01/09 09:28:09    936s] -adjust_macro_activity_in_iterations true
[01/09 09:28:09    936s]                                         # bool, default=true
[01/09 09:28:09    936s] -annotation_detail_report false         # bool, default=false
[01/09 09:28:09    936s] -auto_twf_delay_annotation false        # bool, default=false
[01/09 09:28:09    936s] -average_rise_fall_cap false            # bool, default=false
[01/09 09:28:09    936s] -binary_db_name {}                      # string, default=""
[01/09 09:28:09    936s] -block_independent_peakpower false      # bool, default=false
[01/09 09:28:09    936s] -boundary_gate_leakage_file {}          # string, default=""
[01/09 09:28:09    936s] -boundary_gate_leakage_report false     # bool, default=false
[01/09 09:28:09    936s] -boundary_leakage_cell_property_file {} # string, default=""
[01/09 09:28:09    936s] -boundary_leakage_edge_annotation_file {}
[01/09 09:28:09    936s]                                         # string, default=""
[01/09 09:28:09    936s] -boundary_leakage_multi_pgpin_support false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -boundary_leakage_pessimism_removal true
[01/09 09:28:09    936s]                                         # bool, default=true
[01/09 09:28:09    936s] -boundary_leakage_PXE_support false     # bool, default=false
[01/09 09:28:09    936s] -bulk_pins {}                           # string, default=""
[01/09 09:28:09    936s] -capacity low                           # enums={low medium high}, default=low
[01/09 09:28:09    936s] -case_insensitive_mapping false         # bool, default=false
[01/09 09:28:09    936s] -clock_source_as_clock false            # bool, default=false
[01/09 09:28:09    936s] -comprehensive_automapping false        # bool, default=false
[01/09 09:28:09    936s] -constant_override false                # bool, default=false
[01/09 09:28:09    936s] -corner {}                              # string, default=""
[01/09 09:28:09    936s] -create_binary_db false                 # bool, default=false, user setting
[01/09 09:28:09    936s] -create_driver_db false                 # bool, default=false
[01/09 09:28:09    936s] -create_gui_db true                     # bool, default=true
[01/09 09:28:09    936s] -current_generation_method avg          # string, default=avg
[01/09 09:28:09    936s] -decap_cell_list {}                     # string, default=""
[01/09 09:28:09    936s] -default_frequency -1                   # float, default=-1
[01/09 09:28:09    936s] -default_slew {}                        # string, default=""
[01/09 09:28:09    936s] -default_supply_voltage {}              # string, default=""
[01/09 09:28:09    936s] -disable_clock_gate_clipping true       # bool, default=true
[01/09 09:28:09    936s] -disable_leakage_scaling false          # bool, default=false
[01/09 09:28:09    936s] -disable_static false                   # bool, default=false, user setting
[01/09 09:28:09    936s] -distribute_switching_power false       # bool, default=false
[01/09 09:28:09    936s] -distributed_combine_report_format reduced
[01/09 09:28:09    936s]                                         # string, default=reduced
[01/09 09:28:09    936s] -distributed_setup {}                   # string, default=""
[01/09 09:28:09    936s] -domain_based_clipping false            # bool, default=false
[01/09 09:28:09    936s] -dynamic_glitch_filter -1               # float, default=-1
[01/09 09:28:09    936s] -dynamic_scale_clock_by_frequency {}    # string, default=""
[01/09 09:28:09    936s] -dynamic_scale_clock_by_name {}         # string, default=""
[01/09 09:28:09    936s] -dynamic_vectorless_ranking_methods {}  # string, default=""
[01/09 09:28:09    936s] -enable_auto_mapping false              # bool, default=false
[01/09 09:28:09    936s] -enable_auto_queue false                # bool, default=false
[01/09 09:28:09    936s] -enable_disk_mapping false              # bool, default=false
[01/09 09:28:09    936s] -enable_duty_prop_with_global false     # bool, default=false
[01/09 09:28:09    936s] -enable_dynamic_current_slew_load_interpolation false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -enable_dynamic_scaling false           # bool, default=false
[01/09 09:28:09    936s] -enable_flop_state_propagation 0        # int, default=0
[01/09 09:28:09    936s] -enable_generated_clock true            # bool, default=true
[01/09 09:28:09    936s] -enable_input_net_power false           # bool, default=false
[01/09 09:28:09    936s] -enable_interactive_reports false       # bool, default=false
[01/09 09:28:09    936s] -enable_mt_in_vectorbasedflow true      # bool, default=true
[01/09 09:28:09    936s] -enable_mt_reports false                # bool, default=false
[01/09 09:28:09    936s] -enable_mt_state_propagation true       # bool, default=true
[01/09 09:28:09    936s] -enable_pba_for_tempus_pi true          # bool, default=true
[01/09 09:28:09    936s] -enable_power_target_flow false         # bool, default=false
[01/09 09:28:09    936s] -enable_rtl_vectorbased_dynamic_analysis false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -enable_scan_report false               # bool, default=false
[01/09 09:28:09    936s] -enable_slew_based_ccs_pin_cap false    # bool, default=false
[01/09 09:28:09    936s] -enable_state_propagation false         # bool, default=false
[01/09 09:28:09    936s] -enable_superpower false                # bool, default=false
[01/09 09:28:09    936s] -enable_tempus_pi false                 # bool, default=false
[01/09 09:28:09    936s] -enable_xp false                        # bool, default=false
[01/09 09:28:09    936s] -enhanced_blackbox_avg false            # bool, default=false
[01/09 09:28:09    936s] -enhanced_blackbox_max false            # bool, default=false
[01/09 09:28:09    936s] -equivalent_annotation false            # bool, default=false
[01/09 09:28:09    936s] -event_based_leakage_power false        # bool, default=false
[01/09 09:28:09    936s] -external_load_config_file {}           # string, default=""
[01/09 09:28:09    936s] -extraction_tech_file {}                # string, default=""
[01/09 09:28:09    936s] -extractor_include {}                   # string, default=""
[01/09 09:28:09    936s] -fanout_limit -1                        # int, default=-1
[01/09 09:28:09    936s] -flatten_xpgv_block_instances {}        # string, default=""
[01/09 09:28:09    936s] -force_library_merging false            # bool, default=false
[01/09 09:28:09    936s] -from_x_transition_factor 0.5           # float, default=0.5
[01/09 09:28:09    936s] -from_z_transition_factor 0.25          # float, default=0.25
[01/09 09:28:09    936s] -generate_activity_mapping_report false # bool, default=false
[01/09 09:28:09    936s] -generate_current_for_rail {}           # string, default=""
[01/09 09:28:09    936s] -generate_flop_ranking_data {}          # string, default=""
[01/09 09:28:09    936s] -generate_leakage_power_map_based_on_calculated_leakage false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -generate_static_report_from_state_propagation false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -handle_glitch false                    # bool, default=false
[01/09 09:28:09    936s] -handle_tri_state false                 # bool, default=false
[01/09 09:28:09    936s] -hier_delimiter {}                      # string, default=""
[01/09 09:28:09    936s] -honor_combinational_logic_on_clock_net true
[01/09 09:28:09    936s]                                         # bool, default=true
[01/09 09:28:09    936s] -honor_negative_energy true             # bool, default=true
[01/09 09:28:09    936s] -honor_net_activity true                # bool, default=true
[01/09 09:28:09    936s] -honor_non_mission_leakage false        # bool, default=false
[01/09 09:28:09    936s] -hybrid_analysis false                  # bool, default=false
[01/09 09:28:09    936s] -ignore_control_signals true            # bool, default=true
[01/09 09:28:09    936s] -ignore_data_phase_for_clk false        # bool, default=false
[01/09 09:28:09    936s] -ignore_end_toggles_in_profile false    # bool, default=false
[01/09 09:28:09    936s] -ignore_glitches_at_same_time_stamp true
[01/09 09:28:09    936s]                                         # bool, default=true
[01/09 09:28:09    936s] -ignore_inout_pin_cap false             # bool, default=false
[01/09 09:28:09    936s] -include_seq_clockpin_power false       # bool, default=false
[01/09 09:28:09    936s] -include_timing_in_current_file false   # bool, default=false
[01/09 09:28:09    936s] -ir_derated_timing_view {}              # string, default=""
[01/09 09:28:09    936s] -keep_clock_gate_ratio_in_iterations false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -leakage_scale_factor_for_temp 1        # float, default=1
[01/09 09:28:09    936s] -library_preference voltage             # string, default=voltage
[01/09 09:28:09    936s] -mbff_toggle_behavior independent       # enums={simultaneous independent sbff pin_percentage}, default=independent
[01/09 09:28:09    936s] -merge_switched_net_currents false      # bool, default=false
[01/09 09:28:09    936s] -method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
[01/09 09:28:09    936s] -min_leaf_count 0                       # int, default=0
[01/09 09:28:09    936s] -multi_scenario_simulation false        # bool, default=false
[01/09 09:28:09    936s] -off_pg_nets {}                         # string, default=""
[01/09 09:28:09    936s] -output_current_data_prefix {}          # string, default=""
[01/09 09:28:09    936s] -partition_count 0                      # int, default=0
[01/09 09:28:09    936s] -partition_twf false                    # bool, default=false
[01/09 09:28:09    936s] -pin_based_twf false                    # bool, default=false
[01/09 09:28:09    936s] -power_grid_library {/projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl}
[01/09 09:28:09    936s]                                         # string, default="", user setting
[01/09 09:28:09    936s] -power_include_initial_x_transitions true
[01/09 09:28:09    936s]                                         # bool, default=true
[01/09 09:28:09    936s] -power_match_state_for_logic_x x        # string, default=x
[01/09 09:28:09    936s] -pre_simulation_empty_period {}         # string, default=""
[01/09 09:28:09    936s] -pre_simulation_period {}               # string, default=""
[01/09 09:28:09    936s] -pre_simulation_power_exclude_period {} # string, default=""
[01/09 09:28:09    936s] -precision 8                            # int, default=8
[01/09 09:28:09    936s] -quit_on_activity_coverage_threshold 0  # float, default=0
[01/09 09:28:09    936s] -read_rcdb false                        # bool, default=false
[01/09 09:28:09    936s] -relax_arc_match false                  # bool, default=false
[01/09 09:28:09    936s] -report_black_boxes false               # bool, default=false
[01/09 09:28:09    936s] -report_idle_instances false            # bool, default=false
[01/09 09:28:09    936s] -report_instance_switching_info none    # enums={all output_logic none}, default=none
[01/09 09:28:09    936s] -report_instance_switching_list {}      # string, default=""
[01/09 09:28:09    936s] -report_library_usage false             # bool, default=false
[01/09 09:28:09    936s] -report_missing_bulk_connectivity false # bool, default=false
[01/09 09:28:09    936s] -report_missing_input false             # bool, default=false
[01/09 09:28:09    936s] -report_missing_nets false              # bool, default=false
[01/09 09:28:09    936s] -report_scan_chain_stats false          # bool, default=false
[01/09 09:28:09    936s] -report_stat false                      # bool, default=false
[01/09 09:28:09    936s] -report_time_display_fraction_digits -1 # int, default=-1
[01/09 09:28:09    936s] -report_twf_attributes {}               # string, default=""
[01/09 09:28:09    936s] -reuse_flop_ranking_data {}             # string, default=""
[01/09 09:28:09    936s] -reuse_flop_ranking_data_hier {}        # string, default=""
[01/09 09:28:09    936s] -save_bbox false                        # bool, default=false
[01/09 09:28:09    936s] -save_thermal_data false                # bool, default=false
[01/09 09:28:09    936s] -scale_to_sdc_clock_frequency false     # bool, default=false
[01/09 09:28:09    936s] -scan_chain_activity {}                 # string, default=""
[01/09 09:28:09    936s] -scan_chain_name {}                     # string, default=""
[01/09 09:28:09    936s] -scan_control_file {}                   # string, default=""
[01/09 09:28:09    936s] -scan_mbff_chain_type liberty           # string, default=liberty
[01/09 09:28:09    936s] -settling_buffer {}                     # string, default=""
[01/09 09:28:09    936s] -smart_window false                     # bool, default=false
[01/09 09:28:09    936s] -split_bus_power false                  # bool, default=false
[01/09 09:28:09    936s] -start_time_alignment true              # bool, default=true
[01/09 09:28:09    936s] -state_dependent_leakage true           # bool, default=true
[01/09 09:28:09    936s] -stateprop_ignore_unannot_pins false    # bool, default=false
[01/09 09:28:09    936s] -static_multi_mode_scenario_file {}     # string, default=""
[01/09 09:28:09    936s] -static_netlist def                     # string, default=verilog, user setting
[01/09 09:28:09    936s] -switching_power_on_rise_only false     # bool, default=false
[01/09 09:28:09    936s] -thermal_input_file {}                  # string, default=""
[01/09 09:28:09    936s] -thermal_leakage_temperature_scale_table_file {}
[01/09 09:28:09    936s]                                         # string, default=""
[01/09 09:28:09    936s] -to_x_transition_factor 0.5             # float, default=0.5
[01/09 09:28:09    936s] -to_z_transition_factor 0.25            # float, default=0.25
[01/09 09:28:09    936s] -transition_factor_based_duty false     # bool, default=false
[01/09 09:28:09    936s] -transition_time_method max             # string, default=max
[01/09 09:28:09    936s] -twf_delay_annotation avg               # string, default=avg
[01/09 09:28:09    936s] -twf_load_cap max                       # string, default=max
[01/09 09:28:09    936s] -unified_power_switch_flow false        # bool, default=false
[01/09 09:28:09    936s] -use_cell_leakage_power_density true    # bool, default=true
[01/09 09:28:09    936s] -use_fastest_clock_for_dynamic_scheduling false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -use_lef_for_missing_cells false        # bool, default=false
[01/09 09:28:09    936s] -use_physical_partition false           # bool, default=false
[01/09 09:28:09    936s] -use_zero_delay_vector_file false       # bool, default=false
[01/09 09:28:09    936s] -vector_profile_mode event_based        # enums={activity event_based power_density transient}, default=event_based
[01/09 09:28:09    936s] -worst_case_vector_activity false       # bool, default=false
[01/09 09:28:09    936s] -worst_step_size {}                     # string, default=""
[01/09 09:28:09    936s] -worst_window_count 1                   # int, default=1
[01/09 09:28:09    936s] -worst_window_coverage {}               # string, default=""
[01/09 09:28:09    936s] -worst_window_reports full              # string, default=full
[01/09 09:28:09    936s] -worst_window_size {}                   # string, default=""
[01/09 09:28:09    936s] -worst_window_type {}                   # string, default=""
[01/09 09:28:09    936s] -write_boundary_leakage_edge_annotation false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -write_default_uti true                 # bool, default=true
[01/09 09:28:09    936s] -write_dynamic_currents false           # bool, default=false
[01/09 09:28:09    936s] -write_profiling_db false               # bool, default=false
[01/09 09:28:09    936s] -write_simulation_db false              # bool, default=false
[01/09 09:28:09    936s] -write_static_currents true             # bool, default=false, user setting
[01/09 09:28:09    936s] -x_count_transition_using_3_states false
[01/09 09:28:09    936s]                                         # bool, default=false
[01/09 09:28:09    936s] -x_transition_factor 0.5                # float, default=0.5
[01/09 09:28:09    936s] -z_transition_factor 0.25               # float, default=0.25
[01/09 09:28:09    936s] -zero_delay_vector_toggle_shift {}      # string, default=""
[01/09 09:28:09    936s] 
[01/09 09:28:10    936s] 
[01/09 09:28:10    936s] Power Net Detected:
[01/09 09:28:10    936s]         Voltage	    Name
[01/09 09:28:10    936s]          0.675V	    VDD
[01/09 09:28:10    936s]          0.675V	    VDD_PLL
[01/09 09:28:10    936s]          0.675V	    VDDG_HM
[01/09 09:28:10    936s]          0.675V	    VDDQ
[01/09 09:28:10    936s]          0.675V	    VDDQX
[01/09 09:28:10    936s]              0V	    VSS
[01/09 09:28:10    936s]          0.675V	    VDD_SENSE
[01/09 09:28:10    936s]          0.675V	    VDDQ_SENSE
[01/09 09:28:11    937s] AAE_INFO: opIsDesignInPostRouteState() is 1
[01/09 09:28:11    937s] AAE_INFO: resetNetProps viewIdx 0 
[01/09 09:28:11    937s] Starting SI iteration 1 using Infinite Timing Windows
[01/09 09:28:11    937s] Start slew iteration 
[01/09 09:28:12    938s] #################################################################################
[01/09 09:28:12    938s] # Design Name: cdns_lp5x_x32_ew_phy_ds_top
[01/09 09:28:12    938s] # Design Mode: 4nm
[01/09 09:28:12    938s] # Analysis Mode: MMMC OCV 
[01/09 09:28:12    938s] # Parasitics Mode: SPEF/RCDB 
[01/09 09:28:12    938s] # Signoff Settings: SI On 
[01/09 09:28:12    938s] #################################################################################
[01/09 09:28:14    947s] Start delay calculation (fullDC) (16 T). (MEM=6731.53)
[01/09 09:28:14    947s] End AAE Lib Interpolated Model. (MEM=6731.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/09 09:28:16    970s] AAE_INFO: Calculated 221008 terms, 0 out of 221008 siblings were shared.
[01/09 09:28:16    970s] AAE_INFO: Calculated response to switching victim drivers 442042 times; 33042 of them using simulation.
[01/09 09:28:16    971s] End delay calculation. (MEM=7763.76 CPU=0:00:21.3 REAL=0:00:02.0)
[01/09 09:28:16    971s] End delay calculation (fullDC). (MEM=7763.76 CPU=0:00:23.7 REAL=0:00:02.0)
[01/09 09:28:16    971s] update aggressor slew in non distributed run
[01/09 09:28:16    971s] End Slew iteration 
[01/09 09:28:16    971s] Setting infinite Tws ...
[01/09 09:28:16    971s] First Iteration Infinite Tw... 
[01/09 09:28:16    971s] Start delay calculation (fullDC) (16 T). (MEM=7763.76)
[01/09 09:28:16    971s] End AAE Lib Interpolated Model. (MEM=7763.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ2' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ1' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ0' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DMI' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ3' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ2' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ1' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DMI' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ0' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ3' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ4' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ5' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ6' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ7' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PADN_RDQS' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ4' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ5' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ6' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PAD_DQ7' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1095s] **WARN: (IMPESI-3095):	Net: 'PADN_RDQS' has no receivers. SI analysis is not performed.
[01/09 09:28:24   1102s] AAE_INFO: Calculated 221008 terms, 0 out of 221008 siblings were shared.
[01/09 09:28:24   1102s] AAE_INFO: Calculated response to switching victim drivers 2125621 times; 896920 of them using simulation.
[01/09 09:28:24   1103s] AAE_INFO-618: Total number of nets in the design is 250047,  88.6 percent of the nets selected for SI analysis
[01/09 09:28:25   1114s] End Timing Check Calculation. (CPU Time=0:00:10.6, Real Time=0:00:01.0)
[01/09 09:28:25   1114s] End delay calculation. (MEM=7856.05 CPU=0:02:23 REAL=0:00:09.0)
[01/09 09:28:25   1114s] End delay calculation (fullDC). (MEM=7856.05 CPU=0:02:23 REAL=0:00:09.0)
[01/09 09:28:25   1114s] *** CDM Built up (cpu=0:02:55  real=0:00:13.0  mem= 7724.0M) ***
[01/09 09:28:27   1134s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 8091.8M)
[01/09 09:28:27   1136s] Loading CTE timing window is completed (CPU = 0:00:01.7, REAL = 0:00:00.0, MEM = 8123.8M)
[01/09 09:28:27   1136s] Starting SI iteration 2
[01/09 09:28:27   1136s] Start delay calculation (fullDC) (16 T). (MEM=6803.83)
[01/09 09:28:27   1136s] End AAE Lib Interpolated Model. (MEM=6803.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/09 09:28:28   1147s] AAE_INFO: Calculated 9851 terms, 0 out of 217701 siblings were shared.
[01/09 09:28:28   1147s] AAE_INFO: Calculated response to switching victim drivers 31701 times; 28666 of them using simulation.
[01/09 09:28:28   1148s] AAE_INFO-618: Total number of nets in the design is 250047,  2.6 percent of the nets selected for SI analysis
[01/09 09:28:28   1148s] End delay calculation. (MEM=7838.71 CPU=0:00:11.8 REAL=0:00:01.0)
[01/09 09:28:28   1149s] End delay calculation (fullDC). (MEM=7838.71 CPU=0:00:12.2 REAL=0:00:01.0)
[01/09 09:28:28   1149s] *** CDM Built up (cpu=0:00:12.2  real=0:00:01.0  mem= 7838.7M) ***
[01/09 09:28:29   1149s] **WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.
[01/09 09:29:08   1187s] 
[01/09 09:29:08   1187s] 
[01/09 09:29:08   1187s] 
[01/09 09:29:08   1187s] Started Power Analysis at 09:29:06 01/09/2026
[01/09 09:29:08   1187s] 
[01/09 09:29:08   1187s] 
[01/09 09:29:08   1187s] Begin Processing Timing Library for Power Calculation
[01/09 09:29:29   1187s] ** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
[01/09 09:29:29   1187s]              least '2' float values. This may lead to undesirable analysis 
[01/09 09:29:29   1187s]              results. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/
[01/09 09:29:29   1187s]              cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.
[01/09 09:29:29   1187s]              8R_N4_SC_r600_v1p2.20250707/lib/cdns_ddr900_h_lpddr5x_ss_0p675v_
[01/09 09:29:29   1187s]              0p470v_125c.lib, Line 5056) <TECHLIB-1177>.
[01/09 09:29:29   1187s] 
[01/09 09:29:29   1187s] 
[01/09 09:29:32   1187s] Ended Processing Timing Library for Power Calculation: (cpu=0:05:55, real=0:00:23, mem(process/total/peak)=4974.68MB/15799.34MB/10076.14MB)
[01/09 09:29:32   1187s] 
[01/09 09:29:32   1187s] 
[01/09 09:29:32   1187s] Begin Loading PGV Libraries for Power Calculation
[01/09 09:29:32   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:29:32   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:29:32   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:29:32   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:29:32   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:29:32   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
[01/09 09:29:33   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
[01/09 09:29:34   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl
[01/09 09:29:34   1187s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
[01/09 09:29:34   1187s] Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=5013.62MB/15799.34MB/10096.98MB)
[01/09 09:29:34   1187s] 
[01/09 09:29:34   1187s] 
[01/09 09:29:34   1187s] Begin Processing Netlist for Power Calculation
[01/09 09:29:34   1187s] ** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz".
[01/09 09:29:34   1187s] 
[01/09 09:30:05   1187s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_BEOL' is missing from the libraries.  Continuing.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_FEOL' is missing from the libraries.  Continuing.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODSVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODSVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:05   1187s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:30:05   1187s] 
[01/09 09:30:06   1187s] 
[01/09 09:30:06   1187s]   Netlist Statistics:
[01/09 09:30:06   1187s]     Cell         :  6680
[01/09 09:30:06   1187s]     Instance     :  360489
[01/09 09:30:06   1187s]     Decap/Filler :  0
[01/09 09:30:06   1187s]     Net          :  217795
[01/09 09:30:06   1187s]     Port         :  983
[01/09 09:30:06   1187s] 
[01/09 09:30:07   1187s] Ended Processing Netlist for Power Calculation: (cpu=0:01:08, real=0:00:33, mem(process/total/peak)=3241.68MB/17088.55MB/10297.96MB)
[01/09 09:30:07   1187s] 
[01/09 09:30:07   1187s] 
[01/09 09:30:08   1187s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:30:08   1187s] 
[01/09 09:30:08   1187s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:30:08   1187s] 
[01/09 09:30:08   1187s] 
[01/09 09:30:08   1187s] 
[01/09 09:30:08   1187s] Begin Processing Power Net/Grid for Power Calculation
[01/09 09:30:09   1187s] 
[01/09 09:30:09   1187s] 
[01/09 09:30:09   1187s] Rail status:
[01/09 09:30:09   1187s]   0V    VSS
[01/09 09:30:09   1187s]   0.675V    VDD
[01/09 09:30:09   1187s]   0.675V    VDD_PLL
[01/09 09:30:09   1187s]   0.675V    VDDQ
[01/09 09:30:09   1187s]   0.675V    VDDQX
[01/09 09:30:09   1187s]   0.675V    VDD_SENSE
[01/09 09:30:09   1187s]   0.675V    VDDQ_SENSE
[01/09 09:30:09   1187s]   0.675V    VDDG_HM
[01/09 09:30:09   1187s]   
[01/09 09:30:09   1187s] 
[01/09 09:30:09   1187s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3242.10MB/17088.55MB/10297.96MB)
[01/09 09:30:09   1187s] 
[01/09 09:30:09   1187s] 
[01/09 09:30:09   1187s] Begin Processing Timing Window Data for Power Calculation
[01/09 09:30:09   1187s]    phy_bypass_pll_refclk(3370.27MHz) 
[01/09 09:30:09   1187s]    phy_pll_refclk(1275.51MHz) 
[01/09 09:30:09   1187s]    phy_pclk(1275.51MHz) 
[01/09 09:30:09   1187s]    phy_apb_pclk(637.755MHz) 
[01/09 09:30:09   1187s]    clk_phy_jtck(105.152MHz) 
[01/09 09:30:09   1187s]    virtual_clk(105.152MHz) 
[01/09 09:30:09   1187s]    ds_dll_fdbk_out_clk(1275.51MHz) 
[01/09 09:30:09   1187s]    ds_pll_spo_cal_clk(105.152MHz) 
[01/09 09:30:09   1187s]    PLL_clk_obs_out(5102.04MHz) 
[01/09 09:30:09   1187s]    PLL_refclk_obs_out(3370.27MHz) 
[01/09 09:30:09   1187s]    ds_freqchk_pll_refclk_x1_clk(1275.51MHz) 
[01/09 09:30:09   1187s]    ds_rst_exit_dsoe_clk(1275.51MHz) 
[01/09 09:30:09   1187s]    ds_rst_exit_rdqs_clk(1275.51MHz) 
[01/09 09:30:09   1187s]    ds_pll_refclk_postdiv_clk(421.284MHz) 
[01/09 09:30:10   1187s]   
[01/09 09:30:10   1187s] 
[01/09 09:30:10   1187s] ** WARN:  (VOLTUS_POWR-2189): Clock root assignments for 1 nets/pins could not be assigned.
[01/09 09:30:10   1187s] To view the names that did not match, use the option 'set_power_analysis_mode -report_missing_nets [true|false]' and rerun.
[01/09 09:30:10   1187s] 
[01/09 09:30:10   1187s] 
[01/09 09:30:10   1187s]   Timing Window Statistics:
[01/09 09:30:10   1187s]     File name                                           : design.twf.gz
[01/09 09:30:10   1187s]     Generator                                           : Voltus IC Power Integrity Solution
[01/09 09:30:10   1187s]     Block of current design (read_twf -scope)           : ""
[01/09 09:30:10   1187s]     Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
[01/09 09:30:10   1187s]     Waveform definitions parsed                         : 14
[01/09 09:30:10   1187s]     Clock roots assigned/parsed                         : 40/41 (97.561%)
[01/09 09:30:10   1187s]     Constants assigned/parsed                           : 4206/4206 (100%)
[01/09 09:30:10   1187s]     External loads assigned/parsed                      : 398/398 (100%)
[01/09 09:30:10   1187s]     Slews assigned/parsed                               : 785160/785332 (99.9781%)
[01/09 09:30:10   1187s]     Nets with slew/Nets in design                       : 217701/217787 (99.9605%)
[01/09 09:30:10   1187s]     Slew range                                          : 1.25e-13s - 5.10375e-10s
[01/09 09:30:10   1187s] 
[01/09 09:30:10   1187s] 
[01/09 09:30:10   1187s] 
[01/09 09:30:10   1187s] Starting Levelizing
[01/09 09:30:10   1187s] 2026-Jan-09 09:30:10 (2026-Jan-09 04:00:10 GMT)
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 10%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 20%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 30%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 40%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 50%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 60%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 70%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 80%
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT): 90%
[01/09 09:30:11   1187s] 
[01/09 09:30:11   1187s] Finished Levelizing
[01/09 09:30:11   1187s] 2026-Jan-09 09:30:11 (2026-Jan-09 04:00:11 GMT)
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s]   SPEF    : /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz
[01/09 09:30:29   1187s]     Name matched: 217787/217787
[01/09 09:30:29   1187s]     Annotation coverage for this file      : 217787/217787 (100%)
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:46, real=0:00:19, mem(process/total/peak)=3247.51MB/17112.61MB/10297.96MB)
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] Begin Processing VCD Vectors
[01/09 09:30:29   1187s] Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3247.55MB/17112.61MB/10297.96MB)
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] Begin Processing FSDB Vectors
[01/09 09:30:29   1187s] Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3247.57MB/17112.61MB/10297.96MB)
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] Begin Processing User Attributes
[01/09 09:30:29   1187s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3247.57MB/17112.61MB/10297.96MB)
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] Begin Processing Signal Activity
[01/09 09:30:29   1187s] 
[01/09 09:30:29   1187s] Starting Activity Propagation
[01/09 09:30:29   1187s] 2026-Jan-09 09:30:29 (2026-Jan-09 04:00:29 GMT)
[01/09 09:30:29   1187s] 2026-Jan-09 09:30:29 (2026-Jan-09 04:00:29 GMT): 10%
[01/09 09:30:29   1187s] 2026-Jan-09 09:30:29 (2026-Jan-09 04:00:29 GMT): 20%
[01/09 09:30:30   1187s] 2026-Jan-09 09:30:30 (2026-Jan-09 04:00:30 GMT): 30%
[01/09 09:30:30   1187s] 2026-Jan-09 09:30:30 (2026-Jan-09 04:00:30 GMT): 40%
[01/09 09:30:30   1187s] 2026-Jan-09 09:30:30 (2026-Jan-09 04:00:30 GMT): 50%
[01/09 09:30:31   1187s] 2026-Jan-09 09:30:31 (2026-Jan-09 04:00:31 GMT): 60%
[01/09 09:30:31   1187s] 2026-Jan-09 09:30:31 (2026-Jan-09 04:00:31 GMT): 70%
[01/09 09:30:31   1187s] 2026-Jan-09 09:30:31 (2026-Jan-09 04:00:31 GMT): 80%
[01/09 09:30:31   1187s] 
[01/09 09:30:31   1187s] Finished Activity Propagation
[01/09 09:30:31   1187s] 2026-Jan-09 09:30:31 (2026-Jan-09 04:00:31 GMT)
[01/09 09:30:31   1187s] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3261.04MB/17112.61MB/10297.96MB)
[01/09 09:30:31   1187s] 
[01/09 09:30:31   1187s] 
[01/09 09:30:32   1187s] Begin Power Analysis
[01/09 09:30:32   1187s]   ----------------------------------------------------------
[01/09 09:30:32   1187s]   # of cell(s) missing both power/leakage table: 0
[01/09 09:30:32   1187s]   # of cell(s) missing power table: 51
[01/09 09:30:32   1187s]   # of cell(s) missing leakage table: 33
[01/09 09:30:32   1187s]   ----------------------------------------------------------
[01/09 09:30:32   1187s]   CellName                                  Missing Table(s)
[01/09 09:30:32   1187s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT          internal power, leakage power, 
[01/09 09:30:32   1187s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT       internal power, leakage power, 
[01/09 09:30:32   1187s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:30:32   1187s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:30:32   1187s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:30:32   1187s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:30:32   1187s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:30:32   1187s]   DCAP16XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:30:32   1187s]   DCAP16XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:30:32   1187s]   DCAP16XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:30:32   1187s]   DCAP32XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:30:32   1187s]   DCAP32XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:30:32   1187s]   DCAP32XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:30:32   1187s]   DCAP4XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:30:32   1187s]   DCAP4XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:30:32   1187s]   DCAP4XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:30:32   1187s]   DCAP64XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:30:32   1187s]   DCAP64XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:30:32   1187s]   DCAP64XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:30:32   1187s]   DCAP8XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:30:32   1187s]   DCAP8XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:30:32   1187s]   DCAP8XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:30:32   1187s]   FILL12MSBWP210H6P51CNODLVT                internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL12MSBWP210H6P51CNODLVTLL              internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL12MSBWP210H6P51CNODSVT                internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL12MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL12MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL16MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL16MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL2MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL2MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL2MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL2MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL2MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL32MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL32MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL3MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL3MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL3MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL3MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL3MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL4MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL4MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL64MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL64MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL8MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:30:32   1187s]   FILL8MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:30:32   1187s]   TAPCELLMZBWP210H6P51CNODSVT               internal power, leakage power, 
[01/09 09:30:32   1187s]   TIEHXPMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:30:32   1187s]   TIELXNMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:30:32   1187s]   cdns_ddr900_custom_dataslice_h            internal power, 
[01/09 09:30:32   1187s]   
[01/09 09:30:32   1187s] 
[01/09 09:30:32   1187s] ** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQX not present in library of cell cdns_ddr900_custom_dataslice_h.
[01/09 09:30:32   1187s] 
[01/09 09:30:32   1187s] 
[01/09 09:30:32   1187s] Starting Calculating power
[01/09 09:30:32   1187s] 2026-Jan-09 09:30:32 (2026-Jan-09 04:00:32 GMT)
[01/09 09:30:32   1187s] 2026-Jan-09 09:30:32 (2026-Jan-09 04:00:32 GMT): 10%
[01/09 09:30:32   1187s] 2026-Jan-09 09:30:32 (2026-Jan-09 04:00:32 GMT): 20%
[01/09 09:30:32   1187s] 2026-Jan-09 09:30:32 (2026-Jan-09 04:00:32 GMT): 30%
[01/09 09:30:32   1187s] 2026-Jan-09 09:30:32 (2026-Jan-09 04:00:32 GMT): 40%
[01/09 09:30:33   1187s] 2026-Jan-09 09:30:33 (2026-Jan-09 04:00:33 GMT): 50%
[01/09 09:30:33   1187s] 2026-Jan-09 09:30:33 (2026-Jan-09 04:00:33 GMT): 60%
[01/09 09:30:33   1187s] 2026-Jan-09 09:30:33 (2026-Jan-09 04:00:33 GMT): 70%
[01/09 09:30:33   1187s] 2026-Jan-09 09:30:33 (2026-Jan-09 04:00:33 GMT): 80%
[01/09 09:30:33   1187s] 2026-Jan-09 09:30:33 (2026-Jan-09 04:00:33 GMT): 90%
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] Finished Calculating power
[01/09 09:30:34   1187s] 2026-Jan-09 09:30:34 (2026-Jan-09 04:00:34 GMT)
[01/09 09:30:34   1187s]   # of MSMV cell(s) missing power_level: 7
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-1504): '7' cell(s) in the design have multiple power domains, but do not have low power constructs
[01/09 09:30:34   1187s] in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
[01/09 09:30:34   1187s] Check if dotlib has power tables characterized for different power pins of the MSMV cell.
[01/09 09:30:34   1187s] The cells are:
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT
[01/09 09:30:34   1187s] Begin Processing set_power
[01/09 09:30:34   1187s] Ended Processing set_power: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3556.67MB/17116.62MB/10297.96MB)
[01/09 09:30:34   1187s] Begin Processing set_power stats
[01/09 09:30:34   1187s] Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3556.72MB/17116.62MB/10297.96MB)
[01/09 09:30:34   1187s] Ended Power Analysis: (cpu=0:00:16, real=0:00:01, mem(process/total/peak)=3556.72MB/17116.62MB/10297.96MB)
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] Begin Writing Current Files
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:30:34   1187s] 
[01/09 09:30:34   1187s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[01/09 09:30:34   1187s] To increase the message display limit, refer to the product command reference manual.
[01/09 09:30:34   1187s] 
[01/09 09:30:36   1187s] Ended Writing Current Files: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=3571.52MB/17116.62MB/10297.96MB)
[01/09 09:30:36   1187s] 
[01/09 09:30:36   1187s] 
[01/09 09:30:36   1187s] Power Analysis Statistics:
[01/09 09:30:36   1187s]   Warning messages: 28
[01/09 09:30:36   1187s]   Error messages: 0
[01/09 09:30:36   1187s] 
[01/09 09:30:36   1187s] 
[01/09 09:30:36   1187s] Begin Static Power Report Generation
[01/09 09:30:38   1187s] Ended Static Power Report Generation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3713.07MB/17116.62MB/10297.96MB)
[01/09 09:30:38   1187s] 
[01/09 09:30:38   1187s] 
[01/09 09:30:38   1187s] Finished Power Analysis at 09:30:38 01/09/2026 (cpu=0:08:16, real=0:01:32, peak mem=10297.96MB)
[01/09 09:30:38   1187s] Current Voltus IC Power Integrity Solution resource usage: (total cpu=0:25:50, real=0:07:27, mem=8796.55MB)
[01/09 09:30:38   1187s] 
[01/09 09:30:38   1187s] 
[01/09 09:30:43   1187s] 
[01/09 09:30:43   1187s] Exit code 0.
[01/09 09:30:43   1187s] Voltus Power Analysis exited successfully.
[01/09 09:30:50   1770s] <CMD> report_power -outfile dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_power.rail.rpt
[01/09 09:30:50   1770s] env CDS_WORKAREA is set to /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static
[01/09 09:30:50   1770s] -add_simulation false                   # bool, default=false
[01/09 09:30:50   1770s] -adjust_input_activity_in_iterations true
[01/09 09:30:50   1770s]                                         # bool, default=true
[01/09 09:30:50   1770s] -adjust_macro_activity_in_iterations true
[01/09 09:30:50   1770s]                                         # bool, default=true
[01/09 09:30:50   1770s] -annotation_detail_report false         # bool, default=false
[01/09 09:30:50   1770s] -auto_twf_delay_annotation false        # bool, default=false
[01/09 09:30:50   1770s] -average_rise_fall_cap false            # bool, default=false
[01/09 09:30:50   1770s] -binary_db_name {}                      # string, default=""
[01/09 09:30:50   1770s] -block_independent_peakpower false      # bool, default=false
[01/09 09:30:50   1770s] -boundary_gate_leakage_file {}          # string, default=""
[01/09 09:30:50   1770s] -boundary_gate_leakage_report false     # bool, default=false
[01/09 09:30:50   1770s] -boundary_leakage_cell_property_file {} # string, default=""
[01/09 09:30:50   1770s] -boundary_leakage_edge_annotation_file {}
[01/09 09:30:50   1770s]                                         # string, default=""
[01/09 09:30:50   1770s] -boundary_leakage_multi_pgpin_support false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -boundary_leakage_pessimism_removal true
[01/09 09:30:50   1770s]                                         # bool, default=true
[01/09 09:30:50   1770s] -boundary_leakage_PXE_support false     # bool, default=false
[01/09 09:30:50   1770s] -bulk_pins {}                           # string, default=""
[01/09 09:30:50   1770s] -capacity low                           # enums={low medium high}, default=low
[01/09 09:30:50   1770s] -case_insensitive_mapping false         # bool, default=false
[01/09 09:30:50   1770s] -clock_source_as_clock false            # bool, default=false
[01/09 09:30:50   1770s] -comprehensive_automapping false        # bool, default=false
[01/09 09:30:50   1770s] -constant_override false                # bool, default=false
[01/09 09:30:50   1770s] -corner {}                              # string, default=""
[01/09 09:30:50   1770s] -create_binary_db false                 # bool, default=false, user setting
[01/09 09:30:50   1770s] -create_driver_db false                 # bool, default=false
[01/09 09:30:50   1770s] -create_gui_db true                     # bool, default=true
[01/09 09:30:50   1770s] -current_generation_method avg          # string, default=avg
[01/09 09:30:50   1770s] -decap_cell_list {}                     # string, default=""
[01/09 09:30:50   1770s] -default_frequency -1                   # float, default=-1
[01/09 09:30:50   1770s] -default_slew {}                        # string, default=""
[01/09 09:30:50   1770s] -default_supply_voltage {}              # string, default=""
[01/09 09:30:50   1770s] -disable_clock_gate_clipping true       # bool, default=true
[01/09 09:30:50   1770s] -disable_leakage_scaling false          # bool, default=false
[01/09 09:30:50   1770s] -disable_static false                   # bool, default=false, user setting
[01/09 09:30:50   1770s] -distribute_switching_power false       # bool, default=false
[01/09 09:30:50   1770s] -distributed_combine_report_format reduced
[01/09 09:30:50   1770s]                                         # string, default=reduced
[01/09 09:30:50   1770s] -distributed_setup {}                   # string, default=""
[01/09 09:30:50   1770s] -domain_based_clipping false            # bool, default=false
[01/09 09:30:50   1770s] -dynamic_glitch_filter -1               # float, default=-1
[01/09 09:30:50   1770s] -dynamic_scale_clock_by_frequency {}    # string, default=""
[01/09 09:30:50   1770s] -dynamic_scale_clock_by_name {}         # string, default=""
[01/09 09:30:50   1770s] -dynamic_vectorless_ranking_methods {}  # string, default=""
[01/09 09:30:50   1770s] -enable_auto_mapping false              # bool, default=false
[01/09 09:30:50   1770s] -enable_auto_queue false                # bool, default=false
[01/09 09:30:50   1770s] -enable_disk_mapping false              # bool, default=false
[01/09 09:30:50   1770s] -enable_duty_prop_with_global false     # bool, default=false
[01/09 09:30:50   1770s] -enable_dynamic_current_slew_load_interpolation false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -enable_dynamic_scaling false           # bool, default=false
[01/09 09:30:50   1770s] -enable_flop_state_propagation 0        # int, default=0
[01/09 09:30:50   1770s] -enable_generated_clock true            # bool, default=true
[01/09 09:30:50   1770s] -enable_input_net_power false           # bool, default=false
[01/09 09:30:50   1770s] -enable_interactive_reports false       # bool, default=false
[01/09 09:30:50   1770s] -enable_mt_in_vectorbasedflow true      # bool, default=true
[01/09 09:30:50   1770s] -enable_mt_reports false                # bool, default=false
[01/09 09:30:50   1770s] -enable_mt_state_propagation true       # bool, default=true
[01/09 09:30:50   1770s] -enable_pba_for_tempus_pi true          # bool, default=true
[01/09 09:30:50   1770s] -enable_power_target_flow false         # bool, default=false
[01/09 09:30:50   1770s] -enable_rtl_vectorbased_dynamic_analysis false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -enable_scan_report false               # bool, default=false
[01/09 09:30:50   1770s] -enable_slew_based_ccs_pin_cap false    # bool, default=false
[01/09 09:30:50   1770s] -enable_state_propagation false         # bool, default=false
[01/09 09:30:50   1770s] -enable_superpower false                # bool, default=false
[01/09 09:30:50   1770s] -enable_tempus_pi false                 # bool, default=false
[01/09 09:30:50   1770s] -enable_xp false                        # bool, default=false
[01/09 09:30:50   1770s] -enhanced_blackbox_avg false            # bool, default=false
[01/09 09:30:50   1770s] -enhanced_blackbox_max false            # bool, default=false
[01/09 09:30:50   1770s] -equivalent_annotation false            # bool, default=false
[01/09 09:30:50   1770s] -event_based_leakage_power false        # bool, default=false
[01/09 09:30:50   1770s] -external_load_config_file {}           # string, default=""
[01/09 09:30:50   1770s] -extraction_tech_file {}                # string, default=""
[01/09 09:30:50   1770s] -extractor_include {}                   # string, default=""
[01/09 09:30:50   1770s] -fanout_limit -1                        # int, default=-1
[01/09 09:30:50   1770s] -flatten_xpgv_block_instances {}        # string, default=""
[01/09 09:30:50   1770s] -force_library_merging false            # bool, default=false
[01/09 09:30:50   1770s] -from_x_transition_factor 0.5           # float, default=0.5
[01/09 09:30:50   1770s] -from_z_transition_factor 0.25          # float, default=0.25
[01/09 09:30:50   1770s] -generate_activity_mapping_report false # bool, default=false
[01/09 09:30:50   1770s] -generate_current_for_rail {}           # string, default=""
[01/09 09:30:50   1770s] -generate_flop_ranking_data {}          # string, default=""
[01/09 09:30:50   1770s] -generate_leakage_power_map_based_on_calculated_leakage false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -generate_static_report_from_state_propagation false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -handle_glitch false                    # bool, default=false
[01/09 09:30:50   1770s] -handle_tri_state false                 # bool, default=false
[01/09 09:30:50   1770s] -hier_delimiter {}                      # string, default=""
[01/09 09:30:50   1770s] -honor_combinational_logic_on_clock_net true
[01/09 09:30:50   1770s]                                         # bool, default=true
[01/09 09:30:50   1770s] -honor_negative_energy true             # bool, default=true
[01/09 09:30:50   1770s] -honor_net_activity true                # bool, default=true
[01/09 09:30:50   1770s] -honor_non_mission_leakage false        # bool, default=false
[01/09 09:30:50   1770s] -hybrid_analysis false                  # bool, default=false
[01/09 09:30:50   1770s] -ignore_control_signals true            # bool, default=true
[01/09 09:30:50   1770s] -ignore_data_phase_for_clk false        # bool, default=false
[01/09 09:30:50   1770s] -ignore_end_toggles_in_profile false    # bool, default=false
[01/09 09:30:50   1770s] -ignore_glitches_at_same_time_stamp true
[01/09 09:30:50   1770s]                                         # bool, default=true
[01/09 09:30:50   1770s] -ignore_inout_pin_cap false             # bool, default=false
[01/09 09:30:50   1770s] -include_seq_clockpin_power false       # bool, default=false
[01/09 09:30:50   1770s] -include_timing_in_current_file false   # bool, default=false
[01/09 09:30:50   1770s] -ir_derated_timing_view {}              # string, default=""
[01/09 09:30:50   1770s] -keep_clock_gate_ratio_in_iterations false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -leakage_scale_factor_for_temp 1        # float, default=1
[01/09 09:30:50   1770s] -library_preference voltage             # string, default=voltage
[01/09 09:30:50   1770s] -mbff_toggle_behavior independent       # enums={simultaneous independent sbff pin_percentage}, default=independent
[01/09 09:30:50   1770s] -merge_switched_net_currents false      # bool, default=false
[01/09 09:30:50   1770s] -method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
[01/09 09:30:50   1770s] -min_leaf_count 0                       # int, default=0
[01/09 09:30:50   1770s] -multi_scenario_simulation false        # bool, default=false
[01/09 09:30:50   1770s] -off_pg_nets {}                         # string, default=""
[01/09 09:30:50   1770s] -output_current_data_prefix {}          # string, default=""
[01/09 09:30:50   1770s] -partition_count 0                      # int, default=0
[01/09 09:30:50   1770s] -partition_twf false                    # bool, default=false
[01/09 09:30:50   1770s] -pin_based_twf false                    # bool, default=false
[01/09 09:30:50   1770s] -power_grid_library {/projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl}
[01/09 09:30:50   1770s]                                         # string, default="", user setting
[01/09 09:30:50   1770s] -power_include_initial_x_transitions true
[01/09 09:30:50   1770s]                                         # bool, default=true
[01/09 09:30:50   1770s] -power_match_state_for_logic_x x        # string, default=x
[01/09 09:30:50   1770s] -pre_simulation_empty_period {}         # string, default=""
[01/09 09:30:50   1770s] -pre_simulation_period {}               # string, default=""
[01/09 09:30:50   1770s] -pre_simulation_power_exclude_period {} # string, default=""
[01/09 09:30:50   1770s] -precision 8                            # int, default=8
[01/09 09:30:50   1770s] -quit_on_activity_coverage_threshold 0  # float, default=0
[01/09 09:30:50   1770s] -read_rcdb false                        # bool, default=false
[01/09 09:30:50   1770s] -relax_arc_match false                  # bool, default=false
[01/09 09:30:50   1770s] -report_black_boxes false               # bool, default=false
[01/09 09:30:50   1770s] -report_idle_instances false            # bool, default=false
[01/09 09:30:50   1770s] -report_instance_switching_info none    # enums={all output_logic none}, default=none
[01/09 09:30:50   1770s] -report_instance_switching_list {}      # string, default=""
[01/09 09:30:50   1770s] -report_library_usage false             # bool, default=false
[01/09 09:30:50   1770s] -report_missing_bulk_connectivity false # bool, default=false
[01/09 09:30:50   1770s] -report_missing_input false             # bool, default=false
[01/09 09:30:50   1770s] -report_missing_nets false              # bool, default=false
[01/09 09:30:50   1770s] -report_scan_chain_stats false          # bool, default=false
[01/09 09:30:50   1770s] -report_stat false                      # bool, default=false
[01/09 09:30:50   1770s] -report_time_display_fraction_digits -1 # int, default=-1
[01/09 09:30:50   1770s] -report_twf_attributes {}               # string, default=""
[01/09 09:30:50   1770s] -reuse_flop_ranking_data {}             # string, default=""
[01/09 09:30:50   1770s] -reuse_flop_ranking_data_hier {}        # string, default=""
[01/09 09:30:50   1770s] -save_bbox false                        # bool, default=false
[01/09 09:30:50   1770s] -save_thermal_data false                # bool, default=false
[01/09 09:30:50   1770s] -scale_to_sdc_clock_frequency false     # bool, default=false
[01/09 09:30:50   1770s] -scan_chain_activity {}                 # string, default=""
[01/09 09:30:50   1770s] -scan_chain_name {}                     # string, default=""
[01/09 09:30:50   1770s] -scan_control_file {}                   # string, default=""
[01/09 09:30:50   1770s] -scan_mbff_chain_type liberty           # string, default=liberty
[01/09 09:30:50   1770s] -settling_buffer {}                     # string, default=""
[01/09 09:30:50   1770s] -smart_window false                     # bool, default=false
[01/09 09:30:50   1770s] -split_bus_power false                  # bool, default=false
[01/09 09:30:50   1770s] -start_time_alignment true              # bool, default=true
[01/09 09:30:50   1770s] -state_dependent_leakage true           # bool, default=true
[01/09 09:30:50   1770s] -stateprop_ignore_unannot_pins false    # bool, default=false
[01/09 09:30:50   1770s] -static_multi_mode_scenario_file {}     # string, default=""
[01/09 09:30:50   1770s] -static_netlist def                     # string, default=verilog, user setting
[01/09 09:30:50   1770s] -switching_power_on_rise_only false     # bool, default=false
[01/09 09:30:50   1770s] -thermal_input_file {}                  # string, default=""
[01/09 09:30:50   1770s] -thermal_leakage_temperature_scale_table_file {}
[01/09 09:30:50   1770s]                                         # string, default=""
[01/09 09:30:50   1770s] -to_x_transition_factor 0.5             # float, default=0.5
[01/09 09:30:50   1770s] -to_z_transition_factor 0.25            # float, default=0.25
[01/09 09:30:50   1770s] -transition_factor_based_duty false     # bool, default=false
[01/09 09:30:50   1770s] -transition_time_method max             # string, default=max
[01/09 09:30:50   1770s] -twf_delay_annotation avg               # string, default=avg
[01/09 09:30:50   1770s] -twf_load_cap max                       # string, default=max
[01/09 09:30:50   1770s] -unified_power_switch_flow false        # bool, default=false
[01/09 09:30:50   1770s] -use_cell_leakage_power_density true    # bool, default=true
[01/09 09:30:50   1770s] -use_fastest_clock_for_dynamic_scheduling false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -use_lef_for_missing_cells false        # bool, default=false
[01/09 09:30:50   1770s] -use_physical_partition false           # bool, default=false
[01/09 09:30:50   1770s] -use_zero_delay_vector_file false       # bool, default=false
[01/09 09:30:50   1770s] -vector_profile_mode event_based        # enums={activity event_based power_density transient}, default=event_based
[01/09 09:30:50   1770s] -worst_case_vector_activity false       # bool, default=false
[01/09 09:30:50   1770s] -worst_step_size {}                     # string, default=""
[01/09 09:30:50   1770s] -worst_window_count 1                   # int, default=1
[01/09 09:30:50   1770s] -worst_window_coverage {}               # string, default=""
[01/09 09:30:50   1770s] -worst_window_reports full              # string, default=full
[01/09 09:30:50   1770s] -worst_window_size {}                   # string, default=""
[01/09 09:30:50   1770s] -worst_window_type {}                   # string, default=""
[01/09 09:30:50   1770s] -write_boundary_leakage_edge_annotation false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -write_default_uti true                 # bool, default=true
[01/09 09:30:50   1770s] -write_dynamic_currents false           # bool, default=false
[01/09 09:30:50   1770s] -write_profiling_db false               # bool, default=false
[01/09 09:30:50   1770s] -write_simulation_db false              # bool, default=false
[01/09 09:30:50   1770s] -write_static_currents true             # bool, default=false, user setting
[01/09 09:30:50   1770s] -x_count_transition_using_3_states false
[01/09 09:30:50   1770s]                                         # bool, default=false
[01/09 09:30:50   1770s] -x_transition_factor 0.5                # float, default=0.5
[01/09 09:30:50   1770s] -z_transition_factor 0.25               # float, default=0.25
[01/09 09:30:50   1770s] -zero_delay_vector_toggle_shift {}      # string, default=""
[01/09 09:30:50   1770s] 
[01/09 09:30:50   1770s] **WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.
[01/09 09:31:29   1808s] 
[01/09 09:31:29   1808s] 
[01/09 09:31:29   1808s] 
[01/09 09:31:29   1808s] Started Power Analysis at 09:31:27 01/09/2026
[01/09 09:31:29   1808s] 
[01/09 09:31:29   1808s] 
[01/09 09:31:29   1808s] Begin Processing Timing Library for Power Calculation
[01/09 09:31:49   1808s] ** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
[01/09 09:31:49   1808s]              least '2' float values. This may lead to undesirable analysis 
[01/09 09:31:49   1808s]              results. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/
[01/09 09:31:49   1808s]              cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.
[01/09 09:31:49   1808s]              8R_N4_SC_r600_v1p2.20250707/lib/cdns_ddr900_h_lpddr5x_ss_0p675v_
[01/09 09:31:49   1808s]              0p470v_125c.lib, Line 5056) <TECHLIB-1177>.
[01/09 09:31:49   1808s] 
[01/09 09:31:49   1808s] 
[01/09 09:31:53   1808s] Ended Processing Timing Library for Power Calculation: (cpu=0:05:50, real=0:00:23, mem(process/total/peak)=5091.23MB/15880.34MB/10297.96MB)
[01/09 09:31:53   1808s] 
[01/09 09:31:53   1808s] 
[01/09 09:31:53   1808s] Begin Loading PGV Libraries for Power Calculation
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:31:53   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl
[01/09 09:31:54   1808s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
[01/09 09:31:54   1808s] Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=5112.82MB/15880.34MB/10297.96MB)
[01/09 09:31:54   1808s] 
[01/09 09:31:54   1808s] 
[01/09 09:31:54   1808s] Begin Processing Netlist for Power Calculation
[01/09 09:31:54   1808s] ** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz".
[01/09 09:31:54   1808s] 
[01/09 09:32:26   1808s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_BEOL' is missing from the libraries.  Continuing.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_FEOL' is missing from the libraries.  Continuing.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODSVT.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVT.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVTLL.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVTLL.
[01/09 09:32:26   1808s] 
[01/09 09:32:26   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:32:26   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVTLL.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVTLL.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODSVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s] 
[01/09 09:32:27   1808s]   Netlist Statistics:
[01/09 09:32:27   1808s]     Cell         :  6680
[01/09 09:32:27   1808s]     Instance     :  360489
[01/09 09:32:27   1808s]     Decap/Filler :  0
[01/09 09:32:27   1808s]     Net          :  217795
[01/09 09:32:27   1808s]     Port         :  983
[01/09 09:32:27   1808s] 
[01/09 09:32:28   1808s] Ended Processing Netlist for Power Calculation: (cpu=0:01:08, real=0:00:33, mem(process/total/peak)=3244.95MB/17426.76MB/10319.73MB)
[01/09 09:32:28   1808s] 
[01/09 09:32:28   1808s] 
[01/09 09:32:29   1808s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:32:29   1808s] 
[01/09 09:32:29   1808s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:32:29   1808s] 
[01/09 09:32:29   1808s] 
[01/09 09:32:29   1808s] 
[01/09 09:32:29   1808s] Begin Processing Power Net/Grid for Power Calculation
[01/09 09:32:30   1808s] 
[01/09 09:32:30   1808s] 
[01/09 09:32:30   1808s] Rail status:
[01/09 09:32:30   1808s]   0V    VSS
[01/09 09:32:30   1808s]   0.675V    VDD
[01/09 09:32:30   1808s]   0.675V    VDD_PLL
[01/09 09:32:30   1808s]   0.675V    VDDQ
[01/09 09:32:30   1808s]   0.675V    VDDQX
[01/09 09:32:30   1808s]   0.675V    VDD_SENSE
[01/09 09:32:30   1808s]   0.675V    VDDQ_SENSE
[01/09 09:32:30   1808s]   0.675V    VDDG_HM
[01/09 09:32:30   1808s]   
[01/09 09:32:30   1808s] 
[01/09 09:32:30   1808s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3245.36MB/17426.76MB/10319.73MB)
[01/09 09:32:30   1808s] 
[01/09 09:32:30   1808s] 
[01/09 09:32:30   1808s] Begin Processing Timing Window Data for Power Calculation
[01/09 09:32:30   1808s]    phy_bypass_pll_refclk(3370.27MHz) 
[01/09 09:32:30   1808s]    phy_pll_refclk(1275.51MHz) 
[01/09 09:32:30   1808s]    phy_pclk(1275.51MHz) 
[01/09 09:32:30   1808s]    phy_apb_pclk(637.755MHz) 
[01/09 09:32:30   1808s]    clk_phy_jtck(105.152MHz) 
[01/09 09:32:30   1808s]    virtual_clk(105.152MHz) 
[01/09 09:32:30   1808s]    ds_dll_fdbk_out_clk(1275.51MHz) 
[01/09 09:32:30   1808s]    ds_pll_spo_cal_clk(105.152MHz) 
[01/09 09:32:30   1808s]    PLL_clk_obs_out(5102.04MHz) 
[01/09 09:32:30   1808s]    PLL_refclk_obs_out(3370.27MHz) 
[01/09 09:32:30   1808s]    ds_freqchk_pll_refclk_x1_clk(1275.51MHz) 
[01/09 09:32:30   1808s]    ds_rst_exit_dsoe_clk(1275.51MHz) 
[01/09 09:32:30   1808s]    ds_rst_exit_rdqs_clk(1275.51MHz) 
[01/09 09:32:30   1808s]    ds_pll_refclk_postdiv_clk(421.284MHz) 
[01/09 09:32:32   1808s]   
[01/09 09:32:32   1808s] 
[01/09 09:32:32   1808s] ** WARN:  (VOLTUS_POWR-2189): Clock root assignments for 1 nets/pins could not be assigned.
[01/09 09:32:32   1808s] To view the names that did not match, use the option 'set_power_analysis_mode -report_missing_nets [true|false]' and rerun.
[01/09 09:32:32   1808s] 
[01/09 09:32:32   1808s] 
[01/09 09:32:32   1808s]   Timing Window Statistics:
[01/09 09:32:32   1808s]     File name                                           : design.twf.gz
[01/09 09:32:32   1808s]     Generator                                           : Voltus IC Power Integrity Solution
[01/09 09:32:32   1808s]     Block of current design (read_twf -scope)           : ""
[01/09 09:32:32   1808s]     Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
[01/09 09:32:32   1808s]     Waveform definitions parsed                         : 14
[01/09 09:32:32   1808s]     Clock roots assigned/parsed                         : 40/41 (97.561%)
[01/09 09:32:32   1808s]     Constants assigned/parsed                           : 4206/4206 (100%)
[01/09 09:32:32   1808s]     External loads assigned/parsed                      : 398/398 (100%)
[01/09 09:32:32   1808s]     Slews assigned/parsed                               : 785160/785332 (99.9781%)
[01/09 09:32:32   1808s]     Nets with slew/Nets in design                       : 217701/217787 (99.9605%)
[01/09 09:32:32   1808s]     Slew range                                          : 1.25e-13s - 5.10375e-10s
[01/09 09:32:32   1808s] 
[01/09 09:32:32   1808s] 
[01/09 09:32:32   1808s] 
[01/09 09:32:32   1808s] Starting Levelizing
[01/09 09:32:32   1808s] 2026-Jan-09 09:32:32 (2026-Jan-09 04:02:32 GMT)
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 10%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 20%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 30%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 40%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 50%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 60%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 70%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 80%
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT): 90%
[01/09 09:32:33   1808s] 
[01/09 09:32:33   1808s] Finished Levelizing
[01/09 09:32:33   1808s] 2026-Jan-09 09:32:33 (2026-Jan-09 04:02:33 GMT)
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s]   SPEF    : /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz
[01/09 09:32:50   1808s]     Name matched: 217787/217787
[01/09 09:32:50   1808s]     Annotation coverage for this file      : 217787/217787 (100%)
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:46, real=0:00:19, mem(process/total/peak)=3249.36MB/17450.82MB/10319.73MB)
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] Begin Processing VCD Vectors
[01/09 09:32:50   1808s] Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3249.41MB/17450.82MB/10319.73MB)
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] Begin Processing FSDB Vectors
[01/09 09:32:50   1808s] Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3249.42MB/17450.82MB/10319.73MB)
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] Begin Processing User Attributes
[01/09 09:32:50   1808s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3249.42MB/17450.82MB/10319.73MB)
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] Begin Processing Signal Activity
[01/09 09:32:50   1808s] 
[01/09 09:32:50   1808s] Starting Activity Propagation
[01/09 09:32:50   1808s] 2026-Jan-09 09:32:50 (2026-Jan-09 04:02:50 GMT)
[01/09 09:32:51   1808s] 2026-Jan-09 09:32:51 (2026-Jan-09 04:02:51 GMT): 10%
[01/09 09:32:51   1808s] 2026-Jan-09 09:32:51 (2026-Jan-09 04:02:51 GMT): 20%
[01/09 09:32:52   1808s] 2026-Jan-09 09:32:52 (2026-Jan-09 04:02:52 GMT): 30%
[01/09 09:32:52   1808s] 2026-Jan-09 09:32:52 (2026-Jan-09 04:02:52 GMT): 40%
[01/09 09:32:53   1808s] 2026-Jan-09 09:32:53 (2026-Jan-09 04:02:53 GMT): 50%
[01/09 09:32:53   1808s] 2026-Jan-09 09:32:53 (2026-Jan-09 04:02:53 GMT): 60%
[01/09 09:32:53   1808s] 2026-Jan-09 09:32:53 (2026-Jan-09 04:02:53 GMT): 70%
[01/09 09:32:54   1808s] 2026-Jan-09 09:32:54 (2026-Jan-09 04:02:54 GMT): 80%
[01/09 09:32:54   1808s] 
[01/09 09:32:54   1808s] Finished Activity Propagation
[01/09 09:32:54   1808s] 2026-Jan-09 09:32:54 (2026-Jan-09 04:02:54 GMT)
[01/09 09:32:54   1808s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3260.84MB/17450.82MB/10319.73MB)
[01/09 09:32:54   1808s] 
[01/09 09:32:54   1808s] 
[01/09 09:32:55   1808s] Begin Power Analysis
[01/09 09:32:55   1808s]   ----------------------------------------------------------
[01/09 09:32:55   1808s]   # of cell(s) missing both power/leakage table: 0
[01/09 09:32:55   1808s]   # of cell(s) missing power table: 51
[01/09 09:32:55   1808s]   # of cell(s) missing leakage table: 33
[01/09 09:32:55   1808s]   ----------------------------------------------------------
[01/09 09:32:55   1808s]   CellName                                  Missing Table(s)
[01/09 09:32:55   1808s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT          internal power, leakage power, 
[01/09 09:32:55   1808s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT       internal power, leakage power, 
[01/09 09:32:55   1808s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:32:55   1808s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:32:55   1808s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:32:55   1808s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:32:55   1808s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:32:55   1808s]   DCAP16XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:32:55   1808s]   DCAP16XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:32:55   1808s]   DCAP16XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:32:55   1808s]   DCAP32XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:32:55   1808s]   DCAP32XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:32:55   1808s]   DCAP32XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:32:55   1808s]   DCAP4XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:32:55   1808s]   DCAP4XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:32:55   1808s]   DCAP4XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:32:55   1808s]   DCAP64XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:32:55   1808s]   DCAP64XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:32:55   1808s]   DCAP64XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:32:55   1808s]   DCAP8XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:32:55   1808s]   DCAP8XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:32:55   1808s]   DCAP8XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:32:55   1808s]   FILL12MSBWP210H6P51CNODLVT                internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL12MSBWP210H6P51CNODLVTLL              internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL12MSBWP210H6P51CNODSVT                internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL12MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL12MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL16MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL16MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL2MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL2MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL2MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL2MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL2MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL32MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL32MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL3MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL3MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL3MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL3MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL3MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL4MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL4MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL64MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL64MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL8MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:32:55   1808s]   FILL8MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:32:55   1808s]   TAPCELLMZBWP210H6P51CNODSVT               internal power, leakage power, 
[01/09 09:32:55   1808s]   TIEHXPMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:32:55   1808s]   TIELXNMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:32:55   1808s]   cdns_ddr900_custom_dataslice_h            internal power, 
[01/09 09:32:55   1808s]   
[01/09 09:32:55   1808s] 
[01/09 09:32:55   1808s] ** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQX not present in library of cell cdns_ddr900_custom_dataslice_h.
[01/09 09:32:55   1808s] 
[01/09 09:32:55   1808s] 
[01/09 09:32:55   1808s] Starting Calculating power
[01/09 09:32:55   1808s] 2026-Jan-09 09:32:55 (2026-Jan-09 04:02:55 GMT)
[01/09 09:32:55   1808s] 2026-Jan-09 09:32:55 (2026-Jan-09 04:02:55 GMT): 10%
[01/09 09:32:55   1808s] 2026-Jan-09 09:32:55 (2026-Jan-09 04:02:55 GMT): 20%
[01/09 09:32:55   1808s] 2026-Jan-09 09:32:55 (2026-Jan-09 04:02:55 GMT): 30%
[01/09 09:32:55   1808s] 2026-Jan-09 09:32:55 (2026-Jan-09 04:02:55 GMT): 40%
[01/09 09:32:55   1808s] 2026-Jan-09 09:32:55 (2026-Jan-09 04:02:55 GMT): 50%
[01/09 09:32:56   1808s] 2026-Jan-09 09:32:56 (2026-Jan-09 04:02:56 GMT): 60%
[01/09 09:32:56   1808s] 2026-Jan-09 09:32:56 (2026-Jan-09 04:02:56 GMT): 70%
[01/09 09:32:56   1808s] 2026-Jan-09 09:32:56 (2026-Jan-09 04:02:56 GMT): 80%
[01/09 09:32:56   1808s] 2026-Jan-09 09:32:56 (2026-Jan-09 04:02:56 GMT): 90%
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] Finished Calculating power
[01/09 09:32:57   1808s] 2026-Jan-09 09:32:57 (2026-Jan-09 04:02:57 GMT)
[01/09 09:32:57   1808s]   # of MSMV cell(s) missing power_level: 7
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-1504): '7' cell(s) in the design have multiple power domains, but do not have low power constructs
[01/09 09:32:57   1808s] in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
[01/09 09:32:57   1808s] Check if dotlib has power tables characterized for different power pins of the MSMV cell.
[01/09 09:32:57   1808s] The cells are:
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT
[01/09 09:32:57   1808s] Begin Processing set_power
[01/09 09:32:57   1808s] Ended Processing set_power: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3561.60MB/17454.82MB/10319.73MB)
[01/09 09:32:57   1808s] Begin Processing set_power stats
[01/09 09:32:57   1808s] Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3561.65MB/17454.82MB/10319.73MB)
[01/09 09:32:57   1808s] Ended Power Analysis: (cpu=0:00:16, real=0:00:02, mem(process/total/peak)=3561.65MB/17454.82MB/10319.73MB)
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] Begin Writing Current Files
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:32:57   1808s] 
[01/09 09:32:57   1808s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[01/09 09:32:57   1808s] To increase the message display limit, refer to the product command reference manual.
[01/09 09:32:57   1808s] 
[01/09 09:32:59   1808s] Ended Writing Current Files: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3576.69MB/17454.82MB/10319.73MB)
[01/09 09:32:59   1808s] 
[01/09 09:32:59   1808s] 
[01/09 09:32:59   1808s] Power Analysis Statistics:
[01/09 09:32:59   1808s]   Warning messages: 28
[01/09 09:32:59   1808s]   Error messages: 0
[01/09 09:32:59   1808s] 
[01/09 09:32:59   1808s] 
[01/09 09:32:59   1808s] Begin Static Power Report Generation
[01/09 09:33:00   1808s] *
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] Total Power
[01/09 09:33:00   1808s] -----------------------------------------------------------------------------------------
[01/09 09:33:00   1808s] Total Internal Power:      152.92219200 	   84.1075%
[01/09 09:33:00   1808s] Total Switching Power:      22.24922251 	   12.2371%
[01/09 09:33:00   1808s] Total Leakage Power:         6.64621933 	    3.6554%
[01/09 09:33:00   1808s] Total Power:               181.81763383
[01/09 09:33:00   1808s] -----------------------------------------------------------------------------------------
[01/09 09:33:00   1808s] ** INFO:  (VOLTUS_POWR-3465): There are 143164 decaps and 146308 fillers in the design
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3668.92MB/17454.82MB/10319.73MB)
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] Finished Power Analysis at 09:33:00 01/09/2026 (cpu=0:08:13, real=0:01:33, peak mem=10319.73MB)
[01/09 09:33:00   1808s] Current Voltus IC Power Integrity Solution resource usage: (total cpu=0:27:39, real=0:09:49, mem=8795.28MB)
[01/09 09:33:00   1808s] 
[01/09 09:33:00   1808s] 
[01/09 09:33:04   1808s] 
[01/09 09:33:04   1808s] Exit code 0.
[01/09 09:33:04   1808s] Voltus Power Analysis exited successfully.
[01/09 09:33:11   2390s] <CMD> report_power -hierarchy 5 -outfile dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_power.hier.rpt
[01/09 09:33:11   2390s] env CDS_WORKAREA is set to /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static
[01/09 09:33:11   2390s] -add_simulation false                   # bool, default=false
[01/09 09:33:11   2390s] -adjust_input_activity_in_iterations true
[01/09 09:33:11   2390s]                                         # bool, default=true
[01/09 09:33:11   2390s] -adjust_macro_activity_in_iterations true
[01/09 09:33:11   2390s]                                         # bool, default=true
[01/09 09:33:11   2390s] -annotation_detail_report false         # bool, default=false
[01/09 09:33:11   2390s] -auto_twf_delay_annotation false        # bool, default=false
[01/09 09:33:11   2390s] -average_rise_fall_cap false            # bool, default=false
[01/09 09:33:11   2390s] -binary_db_name {}                      # string, default=""
[01/09 09:33:11   2390s] -block_independent_peakpower false      # bool, default=false
[01/09 09:33:11   2390s] -boundary_gate_leakage_file {}          # string, default=""
[01/09 09:33:11   2390s] -boundary_gate_leakage_report false     # bool, default=false
[01/09 09:33:11   2390s] -boundary_leakage_cell_property_file {} # string, default=""
[01/09 09:33:11   2390s] -boundary_leakage_edge_annotation_file {}
[01/09 09:33:11   2390s]                                         # string, default=""
[01/09 09:33:11   2390s] -boundary_leakage_multi_pgpin_support false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -boundary_leakage_pessimism_removal true
[01/09 09:33:11   2390s]                                         # bool, default=true
[01/09 09:33:11   2390s] -boundary_leakage_PXE_support false     # bool, default=false
[01/09 09:33:11   2390s] -bulk_pins {}                           # string, default=""
[01/09 09:33:11   2390s] -capacity low                           # enums={low medium high}, default=low
[01/09 09:33:11   2390s] -case_insensitive_mapping false         # bool, default=false
[01/09 09:33:11   2390s] -clock_source_as_clock false            # bool, default=false
[01/09 09:33:11   2390s] -comprehensive_automapping false        # bool, default=false
[01/09 09:33:11   2390s] -constant_override false                # bool, default=false
[01/09 09:33:11   2390s] -corner {}                              # string, default=""
[01/09 09:33:11   2390s] -create_binary_db false                 # bool, default=false, user setting
[01/09 09:33:11   2390s] -create_driver_db false                 # bool, default=false
[01/09 09:33:11   2390s] -create_gui_db true                     # bool, default=true
[01/09 09:33:11   2390s] -current_generation_method avg          # string, default=avg
[01/09 09:33:11   2390s] -decap_cell_list {}                     # string, default=""
[01/09 09:33:11   2390s] -default_frequency -1                   # float, default=-1
[01/09 09:33:11   2390s] -default_slew {}                        # string, default=""
[01/09 09:33:11   2390s] -default_supply_voltage {}              # string, default=""
[01/09 09:33:11   2390s] -disable_clock_gate_clipping true       # bool, default=true
[01/09 09:33:11   2390s] -disable_leakage_scaling false          # bool, default=false
[01/09 09:33:11   2390s] -disable_static false                   # bool, default=false, user setting
[01/09 09:33:11   2390s] -distribute_switching_power false       # bool, default=false
[01/09 09:33:11   2390s] -distributed_combine_report_format reduced
[01/09 09:33:11   2390s]                                         # string, default=reduced
[01/09 09:33:11   2390s] -distributed_setup {}                   # string, default=""
[01/09 09:33:11   2390s] -domain_based_clipping false            # bool, default=false
[01/09 09:33:11   2390s] -dynamic_glitch_filter -1               # float, default=-1
[01/09 09:33:11   2390s] -dynamic_scale_clock_by_frequency {}    # string, default=""
[01/09 09:33:11   2390s] -dynamic_scale_clock_by_name {}         # string, default=""
[01/09 09:33:11   2390s] -dynamic_vectorless_ranking_methods {}  # string, default=""
[01/09 09:33:11   2390s] -enable_auto_mapping false              # bool, default=false
[01/09 09:33:11   2390s] -enable_auto_queue false                # bool, default=false
[01/09 09:33:11   2390s] -enable_disk_mapping false              # bool, default=false
[01/09 09:33:11   2390s] -enable_duty_prop_with_global false     # bool, default=false
[01/09 09:33:11   2390s] -enable_dynamic_current_slew_load_interpolation false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -enable_dynamic_scaling false           # bool, default=false
[01/09 09:33:11   2390s] -enable_flop_state_propagation 0        # int, default=0
[01/09 09:33:11   2390s] -enable_generated_clock true            # bool, default=true
[01/09 09:33:11   2390s] -enable_input_net_power false           # bool, default=false
[01/09 09:33:11   2390s] -enable_interactive_reports false       # bool, default=false
[01/09 09:33:11   2390s] -enable_mt_in_vectorbasedflow true      # bool, default=true
[01/09 09:33:11   2390s] -enable_mt_reports false                # bool, default=false
[01/09 09:33:11   2390s] -enable_mt_state_propagation true       # bool, default=true
[01/09 09:33:11   2390s] -enable_pba_for_tempus_pi true          # bool, default=true
[01/09 09:33:11   2390s] -enable_power_target_flow false         # bool, default=false
[01/09 09:33:11   2390s] -enable_rtl_vectorbased_dynamic_analysis false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -enable_scan_report false               # bool, default=false
[01/09 09:33:11   2390s] -enable_slew_based_ccs_pin_cap false    # bool, default=false
[01/09 09:33:11   2390s] -enable_state_propagation false         # bool, default=false
[01/09 09:33:11   2390s] -enable_superpower false                # bool, default=false
[01/09 09:33:11   2390s] -enable_tempus_pi false                 # bool, default=false
[01/09 09:33:11   2390s] -enable_xp false                        # bool, default=false
[01/09 09:33:11   2390s] -enhanced_blackbox_avg false            # bool, default=false
[01/09 09:33:11   2390s] -enhanced_blackbox_max false            # bool, default=false
[01/09 09:33:11   2390s] -equivalent_annotation false            # bool, default=false
[01/09 09:33:11   2390s] -event_based_leakage_power false        # bool, default=false
[01/09 09:33:11   2390s] -external_load_config_file {}           # string, default=""
[01/09 09:33:11   2390s] -extraction_tech_file {}                # string, default=""
[01/09 09:33:11   2390s] -extractor_include {}                   # string, default=""
[01/09 09:33:11   2390s] -fanout_limit -1                        # int, default=-1
[01/09 09:33:11   2390s] -flatten_xpgv_block_instances {}        # string, default=""
[01/09 09:33:11   2390s] -force_library_merging false            # bool, default=false
[01/09 09:33:11   2390s] -from_x_transition_factor 0.5           # float, default=0.5
[01/09 09:33:11   2390s] -from_z_transition_factor 0.25          # float, default=0.25
[01/09 09:33:11   2390s] -generate_activity_mapping_report false # bool, default=false
[01/09 09:33:11   2390s] -generate_current_for_rail {}           # string, default=""
[01/09 09:33:11   2390s] -generate_flop_ranking_data {}          # string, default=""
[01/09 09:33:11   2390s] -generate_leakage_power_map_based_on_calculated_leakage false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -generate_static_report_from_state_propagation false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -handle_glitch false                    # bool, default=false
[01/09 09:33:11   2390s] -handle_tri_state false                 # bool, default=false
[01/09 09:33:11   2390s] -hier_delimiter {}                      # string, default=""
[01/09 09:33:11   2390s] -honor_combinational_logic_on_clock_net true
[01/09 09:33:11   2390s]                                         # bool, default=true
[01/09 09:33:11   2390s] -honor_negative_energy true             # bool, default=true
[01/09 09:33:11   2390s] -honor_net_activity true                # bool, default=true
[01/09 09:33:11   2390s] -honor_non_mission_leakage false        # bool, default=false
[01/09 09:33:11   2390s] -hybrid_analysis false                  # bool, default=false
[01/09 09:33:11   2390s] -ignore_control_signals true            # bool, default=true
[01/09 09:33:11   2390s] -ignore_data_phase_for_clk false        # bool, default=false
[01/09 09:33:11   2390s] -ignore_end_toggles_in_profile false    # bool, default=false
[01/09 09:33:11   2390s] -ignore_glitches_at_same_time_stamp true
[01/09 09:33:11   2390s]                                         # bool, default=true
[01/09 09:33:11   2390s] -ignore_inout_pin_cap false             # bool, default=false
[01/09 09:33:11   2390s] -include_seq_clockpin_power false       # bool, default=false
[01/09 09:33:11   2390s] -include_timing_in_current_file false   # bool, default=false
[01/09 09:33:11   2390s] -ir_derated_timing_view {}              # string, default=""
[01/09 09:33:11   2390s] -keep_clock_gate_ratio_in_iterations false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -leakage_scale_factor_for_temp 1        # float, default=1
[01/09 09:33:11   2390s] -library_preference voltage             # string, default=voltage
[01/09 09:33:11   2390s] -mbff_toggle_behavior independent       # enums={simultaneous independent sbff pin_percentage}, default=independent
[01/09 09:33:11   2390s] -merge_switched_net_currents false      # bool, default=false
[01/09 09:33:11   2390s] -method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
[01/09 09:33:11   2390s] -min_leaf_count 0                       # int, default=0
[01/09 09:33:11   2390s] -multi_scenario_simulation false        # bool, default=false
[01/09 09:33:11   2390s] -off_pg_nets {}                         # string, default=""
[01/09 09:33:11   2390s] -output_current_data_prefix {}          # string, default=""
[01/09 09:33:11   2390s] -partition_count 0                      # int, default=0
[01/09 09:33:11   2390s] -partition_twf false                    # bool, default=false
[01/09 09:33:11   2390s] -pin_based_twf false                    # bool, default=false
[01/09 09:33:11   2390s] -power_grid_library {/projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl}
[01/09 09:33:11   2390s]                                         # string, default="", user setting
[01/09 09:33:11   2390s] -power_include_initial_x_transitions true
[01/09 09:33:11   2390s]                                         # bool, default=true
[01/09 09:33:11   2390s] -power_match_state_for_logic_x x        # string, default=x
[01/09 09:33:11   2390s] -pre_simulation_empty_period {}         # string, default=""
[01/09 09:33:11   2390s] -pre_simulation_period {}               # string, default=""
[01/09 09:33:11   2390s] -pre_simulation_power_exclude_period {} # string, default=""
[01/09 09:33:11   2390s] -precision 8                            # int, default=8
[01/09 09:33:11   2390s] -quit_on_activity_coverage_threshold 0  # float, default=0
[01/09 09:33:11   2390s] -read_rcdb false                        # bool, default=false
[01/09 09:33:11   2390s] -relax_arc_match false                  # bool, default=false
[01/09 09:33:11   2390s] -report_black_boxes false               # bool, default=false
[01/09 09:33:11   2390s] -report_idle_instances false            # bool, default=false
[01/09 09:33:11   2390s] -report_instance_switching_info none    # enums={all output_logic none}, default=none
[01/09 09:33:11   2390s] -report_instance_switching_list {}      # string, default=""
[01/09 09:33:11   2390s] -report_library_usage false             # bool, default=false
[01/09 09:33:11   2390s] -report_missing_bulk_connectivity false # bool, default=false
[01/09 09:33:11   2390s] -report_missing_input false             # bool, default=false
[01/09 09:33:11   2390s] -report_missing_nets false              # bool, default=false
[01/09 09:33:11   2390s] -report_scan_chain_stats false          # bool, default=false
[01/09 09:33:11   2390s] -report_stat false                      # bool, default=false
[01/09 09:33:11   2390s] -report_time_display_fraction_digits -1 # int, default=-1
[01/09 09:33:11   2390s] -report_twf_attributes {}               # string, default=""
[01/09 09:33:11   2390s] -reuse_flop_ranking_data {}             # string, default=""
[01/09 09:33:11   2390s] -reuse_flop_ranking_data_hier {}        # string, default=""
[01/09 09:33:11   2390s] -save_bbox false                        # bool, default=false
[01/09 09:33:11   2390s] -save_thermal_data false                # bool, default=false
[01/09 09:33:11   2390s] -scale_to_sdc_clock_frequency false     # bool, default=false
[01/09 09:33:11   2390s] -scan_chain_activity {}                 # string, default=""
[01/09 09:33:11   2390s] -scan_chain_name {}                     # string, default=""
[01/09 09:33:11   2390s] -scan_control_file {}                   # string, default=""
[01/09 09:33:11   2390s] -scan_mbff_chain_type liberty           # string, default=liberty
[01/09 09:33:11   2390s] -settling_buffer {}                     # string, default=""
[01/09 09:33:11   2390s] -smart_window false                     # bool, default=false
[01/09 09:33:11   2390s] -split_bus_power false                  # bool, default=false
[01/09 09:33:11   2390s] -start_time_alignment true              # bool, default=true
[01/09 09:33:11   2390s] -state_dependent_leakage true           # bool, default=true
[01/09 09:33:11   2390s] -stateprop_ignore_unannot_pins false    # bool, default=false
[01/09 09:33:11   2390s] -static_multi_mode_scenario_file {}     # string, default=""
[01/09 09:33:11   2390s] -static_netlist def                     # string, default=verilog, user setting
[01/09 09:33:11   2390s] -switching_power_on_rise_only false     # bool, default=false
[01/09 09:33:11   2390s] -thermal_input_file {}                  # string, default=""
[01/09 09:33:11   2390s] -thermal_leakage_temperature_scale_table_file {}
[01/09 09:33:11   2390s]                                         # string, default=""
[01/09 09:33:11   2390s] -to_x_transition_factor 0.5             # float, default=0.5
[01/09 09:33:11   2390s] -to_z_transition_factor 0.25            # float, default=0.25
[01/09 09:33:11   2390s] -transition_factor_based_duty false     # bool, default=false
[01/09 09:33:11   2390s] -transition_time_method max             # string, default=max
[01/09 09:33:11   2390s] -twf_delay_annotation avg               # string, default=avg
[01/09 09:33:11   2390s] -twf_load_cap max                       # string, default=max
[01/09 09:33:11   2390s] -unified_power_switch_flow false        # bool, default=false
[01/09 09:33:11   2390s] -use_cell_leakage_power_density true    # bool, default=true
[01/09 09:33:11   2390s] -use_fastest_clock_for_dynamic_scheduling false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -use_lef_for_missing_cells false        # bool, default=false
[01/09 09:33:11   2390s] -use_physical_partition false           # bool, default=false
[01/09 09:33:11   2390s] -use_zero_delay_vector_file false       # bool, default=false
[01/09 09:33:11   2390s] -vector_profile_mode event_based        # enums={activity event_based power_density transient}, default=event_based
[01/09 09:33:11   2390s] -worst_case_vector_activity false       # bool, default=false
[01/09 09:33:11   2390s] -worst_step_size {}                     # string, default=""
[01/09 09:33:11   2390s] -worst_window_count 1                   # int, default=1
[01/09 09:33:11   2390s] -worst_window_coverage {}               # string, default=""
[01/09 09:33:11   2390s] -worst_window_reports full              # string, default=full
[01/09 09:33:11   2390s] -worst_window_size {}                   # string, default=""
[01/09 09:33:11   2390s] -worst_window_type {}                   # string, default=""
[01/09 09:33:11   2390s] -write_boundary_leakage_edge_annotation false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -write_default_uti true                 # bool, default=true
[01/09 09:33:11   2390s] -write_dynamic_currents false           # bool, default=false
[01/09 09:33:11   2390s] -write_profiling_db false               # bool, default=false
[01/09 09:33:11   2390s] -write_simulation_db false              # bool, default=false
[01/09 09:33:11   2390s] -write_static_currents true             # bool, default=false, user setting
[01/09 09:33:11   2390s] -x_count_transition_using_3_states false
[01/09 09:33:11   2390s]                                         # bool, default=false
[01/09 09:33:11   2390s] -x_transition_factor 0.5                # float, default=0.5
[01/09 09:33:11   2390s] -z_transition_factor 0.25               # float, default=0.25
[01/09 09:33:11   2390s] -zero_delay_vector_toggle_shift {}      # string, default=""
[01/09 09:33:11   2390s] 
[01/09 09:33:11   2390s] **WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.
[01/09 09:33:31   2409s] 
[01/09 09:33:31   2409s] 
[01/09 09:33:31   2409s] 
[01/09 09:33:31   2409s] Started Power Analysis at 09:33:29 01/09/2026
[01/09 09:33:31   2409s] 
[01/09 09:33:31   2409s] 
[01/09 09:33:31   2409s] Begin Processing Timing Library for Power Calculation
[01/09 09:33:52   2409s] ** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
[01/09 09:33:52   2409s]              least '2' float values. This may lead to undesirable analysis 
[01/09 09:33:52   2409s]              results. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/
[01/09 09:33:52   2409s]              cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.
[01/09 09:33:52   2409s]              8R_N4_SC_r600_v1p2.20250707/lib/cdns_ddr900_h_lpddr5x_ss_0p675v_
[01/09 09:33:52   2409s]              0p470v_125c.lib, Line 5056) <TECHLIB-1177>.
[01/09 09:33:52   2409s] 
[01/09 09:33:52   2409s] 
[01/09 09:33:56   2409s] Ended Processing Timing Library for Power Calculation: (cpu=0:06:00, real=0:00:24, mem(process/total/peak)=4788.82MB/15643.34MB/10319.73MB)
[01/09 09:33:56   2409s] 
[01/09 09:33:56   2409s] 
[01/09 09:33:56   2409s] Begin Loading PGV Libraries for Power Calculation
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:33:56   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
[01/09 09:33:57   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
[01/09 09:33:58   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl
[01/09 09:33:58   2409s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
[01/09 09:33:58   2409s] Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4807.52MB/15643.34MB/10319.73MB)
[01/09 09:33:58   2409s] 
[01/09 09:33:58   2409s] 
[01/09 09:33:58   2409s] Begin Processing Netlist for Power Calculation
[01/09 09:33:58   2409s] ** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz".
[01/09 09:33:58   2409s] 
[01/09 09:34:30   2409s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_BEOL' is missing from the libraries.  Continuing.
[01/09 09:34:30   2409s] 
[01/09 09:34:30   2409s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_FEOL' is missing from the libraries.  Continuing.
[01/09 09:34:30   2409s] 
[01/09 09:34:30   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODSVT.
[01/09 09:34:30   2409s] 
[01/09 09:34:30   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:34:30   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODSVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:31   2409s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:34:31   2409s] 
[01/09 09:34:32   2409s] 
[01/09 09:34:32   2409s]   Netlist Statistics:
[01/09 09:34:32   2409s]     Cell         :  6680
[01/09 09:34:32   2409s]     Instance     :  360489
[01/09 09:34:32   2409s]     Decap/Filler :  0
[01/09 09:34:32   2409s]     Net          :  217795
[01/09 09:34:32   2409s]     Port         :  983
[01/09 09:34:32   2409s] 
[01/09 09:34:32   2409s] Ended Processing Netlist for Power Calculation: (cpu=0:01:10, real=0:00:34, mem(process/total/peak)=3216.01MB/17189.77MB/10319.73MB)
[01/09 09:34:32   2409s] 
[01/09 09:34:32   2409s] 
[01/09 09:34:34   2409s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] Begin Processing Power Net/Grid for Power Calculation
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] Rail status:
[01/09 09:34:34   2409s]   0V    VSS
[01/09 09:34:34   2409s]   0.675V    VDD
[01/09 09:34:34   2409s]   0.675V    VDD_PLL
[01/09 09:34:34   2409s]   0.675V    VDDQ
[01/09 09:34:34   2409s]   0.675V    VDDQX
[01/09 09:34:34   2409s]   0.675V    VDD_SENSE
[01/09 09:34:34   2409s]   0.675V    VDDQ_SENSE
[01/09 09:34:34   2409s]   0.675V    VDDG_HM
[01/09 09:34:34   2409s]   
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3216.43MB/17189.77MB/10319.73MB)
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] 
[01/09 09:34:34   2409s] Begin Processing Timing Window Data for Power Calculation
[01/09 09:34:34   2409s]    phy_bypass_pll_refclk(3370.27MHz) 
[01/09 09:34:34   2409s]    phy_pll_refclk(1275.51MHz) 
[01/09 09:34:34   2409s]    phy_pclk(1275.51MHz) 
[01/09 09:34:34   2409s]    phy_apb_pclk(637.755MHz) 
[01/09 09:34:34   2409s]    clk_phy_jtck(105.152MHz) 
[01/09 09:34:34   2409s]    virtual_clk(105.152MHz) 
[01/09 09:34:34   2409s]    ds_dll_fdbk_out_clk(1275.51MHz) 
[01/09 09:34:34   2409s]    ds_pll_spo_cal_clk(105.152MHz) 
[01/09 09:34:34   2409s]    PLL_clk_obs_out(5102.04MHz) 
[01/09 09:34:34   2409s]    PLL_refclk_obs_out(3370.27MHz) 
[01/09 09:34:34   2409s]    ds_freqchk_pll_refclk_x1_clk(1275.51MHz) 
[01/09 09:34:34   2409s]    ds_rst_exit_dsoe_clk(1275.51MHz) 
[01/09 09:34:34   2409s]    ds_rst_exit_rdqs_clk(1275.51MHz) 
[01/09 09:34:34   2409s]    ds_pll_refclk_postdiv_clk(421.284MHz) 
[01/09 09:34:36   2409s]   
[01/09 09:34:36   2409s] 
[01/09 09:34:36   2409s] ** WARN:  (VOLTUS_POWR-2189): Clock root assignments for 1 nets/pins could not be assigned.
[01/09 09:34:36   2409s] To view the names that did not match, use the option 'set_power_analysis_mode -report_missing_nets [true|false]' and rerun.
[01/09 09:34:36   2409s] 
[01/09 09:34:36   2409s] 
[01/09 09:34:36   2409s]   Timing Window Statistics:
[01/09 09:34:36   2409s]     File name                                           : design.twf.gz
[01/09 09:34:36   2409s]     Generator                                           : Voltus IC Power Integrity Solution
[01/09 09:34:36   2409s]     Block of current design (read_twf -scope)           : ""
[01/09 09:34:36   2409s]     Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
[01/09 09:34:36   2409s]     Waveform definitions parsed                         : 14
[01/09 09:34:36   2409s]     Clock roots assigned/parsed                         : 40/41 (97.561%)
[01/09 09:34:36   2409s]     Constants assigned/parsed                           : 4206/4206 (100%)
[01/09 09:34:36   2409s]     External loads assigned/parsed                      : 398/398 (100%)
[01/09 09:34:36   2409s]     Slews assigned/parsed                               : 785160/785332 (99.9781%)
[01/09 09:34:36   2409s]     Nets with slew/Nets in design                       : 217701/217787 (99.9605%)
[01/09 09:34:36   2409s]     Slew range                                          : 1.25e-13s - 5.10375e-10s
[01/09 09:34:36   2409s] 
[01/09 09:34:36   2409s] 
[01/09 09:34:36   2409s] 
[01/09 09:34:36   2409s] Starting Levelizing
[01/09 09:34:36   2409s] 2026-Jan-09 09:34:36 (2026-Jan-09 04:04:36 GMT)
[01/09 09:34:37   2409s] 2026-Jan-09 09:34:37 (2026-Jan-09 04:04:37 GMT): 10%
[01/09 09:34:37   2409s] 2026-Jan-09 09:34:37 (2026-Jan-09 04:04:37 GMT): 20%
[01/09 09:34:37   2409s] 2026-Jan-09 09:34:37 (2026-Jan-09 04:04:37 GMT): 30%
[01/09 09:34:37   2409s] 2026-Jan-09 09:34:37 (2026-Jan-09 04:04:37 GMT): 40%
[01/09 09:34:37   2409s] 2026-Jan-09 09:34:37 (2026-Jan-09 04:04:37 GMT): 50%
[01/09 09:34:38   2409s] 2026-Jan-09 09:34:38 (2026-Jan-09 04:04:38 GMT): 60%
[01/09 09:34:38   2409s] 2026-Jan-09 09:34:38 (2026-Jan-09 04:04:38 GMT): 70%
[01/09 09:34:38   2409s] 2026-Jan-09 09:34:38 (2026-Jan-09 04:04:38 GMT): 80%
[01/09 09:34:38   2409s] 2026-Jan-09 09:34:38 (2026-Jan-09 04:04:38 GMT): 90%
[01/09 09:34:38   2409s] 
[01/09 09:34:38   2409s] Finished Levelizing
[01/09 09:34:38   2409s] 2026-Jan-09 09:34:38 (2026-Jan-09 04:04:38 GMT)
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s]   SPEF    : /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz
[01/09 09:34:54   2409s]     Name matched: 217787/217787
[01/09 09:34:54   2409s]     Annotation coverage for this file      : 217787/217787 (100%)
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:48, real=0:00:20, mem(process/total/peak)=3221.51MB/17213.82MB/10319.73MB)
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] Begin Processing VCD Vectors
[01/09 09:34:54   2409s] Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3221.56MB/17213.82MB/10319.73MB)
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] Begin Processing FSDB Vectors
[01/09 09:34:54   2409s] Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3221.57MB/17213.82MB/10319.73MB)
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] Begin Processing User Attributes
[01/09 09:34:54   2409s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3221.57MB/17213.82MB/10319.73MB)
[01/09 09:34:54   2409s] 
[01/09 09:34:54   2409s] 
[01/09 09:34:55   2409s] Begin Processing Signal Activity
[01/09 09:34:55   2409s] 
[01/09 09:34:55   2409s] Starting Activity Propagation
[01/09 09:34:55   2409s] 2026-Jan-09 09:34:55 (2026-Jan-09 04:04:55 GMT)
[01/09 09:34:55   2409s] 2026-Jan-09 09:34:55 (2026-Jan-09 04:04:55 GMT): 10%
[01/09 09:34:56   2409s] 2026-Jan-09 09:34:56 (2026-Jan-09 04:04:56 GMT): 20%
[01/09 09:34:56   2409s] 2026-Jan-09 09:34:56 (2026-Jan-09 04:04:56 GMT): 30%
[01/09 09:34:57   2409s] 2026-Jan-09 09:34:57 (2026-Jan-09 04:04:57 GMT): 40%
[01/09 09:34:57   2409s] 2026-Jan-09 09:34:57 (2026-Jan-09 04:04:57 GMT): 50%
[01/09 09:34:57   2409s] 2026-Jan-09 09:34:57 (2026-Jan-09 04:04:57 GMT): 60%
[01/09 09:34:58   2409s] 2026-Jan-09 09:34:58 (2026-Jan-09 04:04:58 GMT): 70%
[01/09 09:34:58   2409s] 2026-Jan-09 09:34:58 (2026-Jan-09 04:04:58 GMT): 80%
[01/09 09:34:58   2409s] 
[01/09 09:34:58   2409s] Finished Activity Propagation
[01/09 09:34:58   2409s] 2026-Jan-09 09:34:58 (2026-Jan-09 04:04:58 GMT)
[01/09 09:34:58   2409s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3236.12MB/17213.82MB/10319.73MB)
[01/09 09:34:58   2409s] 
[01/09 09:34:58   2409s] 
[01/09 09:34:59   2409s] Begin Power Analysis
[01/09 09:34:59   2409s]   ----------------------------------------------------------
[01/09 09:34:59   2409s]   # of cell(s) missing both power/leakage table: 0
[01/09 09:34:59   2409s]   # of cell(s) missing power table: 51
[01/09 09:34:59   2409s]   # of cell(s) missing leakage table: 33
[01/09 09:34:59   2409s]   ----------------------------------------------------------
[01/09 09:34:59   2409s]   CellName                                  Missing Table(s)
[01/09 09:34:59   2409s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT          internal power, leakage power, 
[01/09 09:34:59   2409s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT       internal power, leakage power, 
[01/09 09:34:59   2409s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:34:59   2409s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:34:59   2409s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:34:59   2409s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:34:59   2409s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:34:59   2409s]   DCAP16XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:34:59   2409s]   DCAP16XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:34:59   2409s]   DCAP16XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:34:59   2409s]   DCAP32XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:34:59   2409s]   DCAP32XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:34:59   2409s]   DCAP32XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:34:59   2409s]   DCAP4XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:34:59   2409s]   DCAP4XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:34:59   2409s]   DCAP4XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:34:59   2409s]   DCAP64XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:34:59   2409s]   DCAP64XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:34:59   2409s]   DCAP64XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:34:59   2409s]   DCAP8XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:34:59   2409s]   DCAP8XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:34:59   2409s]   DCAP8XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:34:59   2409s]   FILL12MSBWP210H6P51CNODLVT                internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL12MSBWP210H6P51CNODLVTLL              internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL12MSBWP210H6P51CNODSVT                internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL12MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL12MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL16MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL16MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL2MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL2MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL2MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL2MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL2MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL32MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL32MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL3MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL3MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL3MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL3MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL3MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL4MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL4MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL64MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL64MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL8MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:34:59   2409s]   FILL8MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:34:59   2409s]   TAPCELLMZBWP210H6P51CNODSVT               internal power, leakage power, 
[01/09 09:34:59   2409s]   TIEHXPMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:34:59   2409s]   TIELXNMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:34:59   2409s]   cdns_ddr900_custom_dataslice_h            internal power, 
[01/09 09:34:59   2409s]   
[01/09 09:34:59   2409s] 
[01/09 09:34:59   2409s] ** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQX not present in library of cell cdns_ddr900_custom_dataslice_h.
[01/09 09:34:59   2409s] 
[01/09 09:34:59   2409s] 
[01/09 09:34:59   2409s] Starting Calculating power
[01/09 09:34:59   2409s] 2026-Jan-09 09:34:59 (2026-Jan-09 04:04:59 GMT)
[01/09 09:34:59   2409s] 2026-Jan-09 09:34:59 (2026-Jan-09 04:04:59 GMT): 10%
[01/09 09:34:59   2409s] 2026-Jan-09 09:34:59 (2026-Jan-09 04:04:59 GMT): 20%
[01/09 09:34:59   2409s] 2026-Jan-09 09:34:59 (2026-Jan-09 04:04:59 GMT): 30%
[01/09 09:34:59   2409s] 2026-Jan-09 09:34:59 (2026-Jan-09 04:04:59 GMT): 40%
[01/09 09:34:59   2409s] 2026-Jan-09 09:34:59 (2026-Jan-09 04:04:59 GMT): 50%
[01/09 09:35:00   2409s] 2026-Jan-09 09:35:00 (2026-Jan-09 04:05:00 GMT): 60%
[01/09 09:35:00   2409s] 2026-Jan-09 09:35:00 (2026-Jan-09 04:05:00 GMT): 70%
[01/09 09:35:00   2409s] 2026-Jan-09 09:35:00 (2026-Jan-09 04:05:00 GMT): 80%
[01/09 09:35:00   2409s] 2026-Jan-09 09:35:00 (2026-Jan-09 04:05:00 GMT): 90%
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] Finished Calculating power
[01/09 09:35:01   2409s] 2026-Jan-09 09:35:01 (2026-Jan-09 04:05:01 GMT)
[01/09 09:35:01   2409s]   # of MSMV cell(s) missing power_level: 7
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-1504): '7' cell(s) in the design have multiple power domains, but do not have low power constructs
[01/09 09:35:01   2409s] in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
[01/09 09:35:01   2409s] Check if dotlib has power tables characterized for different power pins of the MSMV cell.
[01/09 09:35:01   2409s] The cells are:
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT
[01/09 09:35:01   2409s] Begin Processing set_power
[01/09 09:35:01   2409s] Ended Processing set_power: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3529.50MB/17217.83MB/10319.73MB)
[01/09 09:35:01   2409s] Begin Processing set_power stats
[01/09 09:35:01   2409s] Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3529.55MB/17217.83MB/10319.73MB)
[01/09 09:35:01   2409s] Ended Power Analysis: (cpu=0:00:16, real=0:00:01, mem(process/total/peak)=3529.55MB/17217.83MB/10319.73MB)
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] Begin Writing Current Files
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:35:01   2409s] 
[01/09 09:35:01   2409s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[01/09 09:35:01   2409s] To increase the message display limit, refer to the product command reference manual.
[01/09 09:35:01   2409s] 
[01/09 09:35:03   2409s] Ended Writing Current Files: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3544.49MB/17217.83MB/10319.73MB)
[01/09 09:35:03   2409s] 
[01/09 09:35:03   2409s] 
[01/09 09:35:03   2409s] Power Analysis Statistics:
[01/09 09:35:03   2409s]   Warning messages: 28
[01/09 09:35:03   2409s]   Error messages: 0
[01/09 09:35:03   2409s] 
[01/09 09:35:03   2409s] 
[01/09 09:35:03   2409s] Begin Static Power Report Generation
[01/09 09:35:05   2409s] ** INFO:  (VOLTUS_POWR-3465): There are 143164 decaps and 146308 fillers in the design
[01/09 09:35:05   2409s] 
[01/09 09:35:05   2409s] Ended Static Power Report Generation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3641.57MB/17217.83MB/10319.73MB)
[01/09 09:35:05   2409s] 
[01/09 09:35:05   2409s] 
[01/09 09:35:05   2409s] Finished Power Analysis at 09:35:05 01/09/2026 (cpu=0:08:28, real=0:01:36, peak mem=10088.62MB)
[01/09 09:35:05   2409s] Current Voltus IC Power Integrity Solution resource usage: (total cpu=0:36:12, real=0:11:54, mem=8766.48MB)
[01/09 09:35:05   2409s] 
[01/09 09:35:05   2409s] 
[01/09 09:35:11   2409s] 
[01/09 09:35:11   2409s] Exit code 0.
[01/09 09:35:11   2409s] Voltus Power Analysis exited successfully.
[01/09 09:35:18   3007s] <CMD> report_power -no_wrap -net -hierarchy 100 -outfile dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_power.instance.net.rpt
[01/09 09:35:18   3007s] env CDS_WORKAREA is set to /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static
[01/09 09:35:18   3007s] -add_simulation false                   # bool, default=false
[01/09 09:35:18   3007s] -adjust_input_activity_in_iterations true
[01/09 09:35:18   3007s]                                         # bool, default=true
[01/09 09:35:18   3007s] -adjust_macro_activity_in_iterations true
[01/09 09:35:18   3007s]                                         # bool, default=true
[01/09 09:35:18   3007s] -annotation_detail_report false         # bool, default=false
[01/09 09:35:18   3007s] -auto_twf_delay_annotation false        # bool, default=false
[01/09 09:35:18   3007s] -average_rise_fall_cap false            # bool, default=false
[01/09 09:35:18   3007s] -binary_db_name {}                      # string, default=""
[01/09 09:35:18   3007s] -block_independent_peakpower false      # bool, default=false
[01/09 09:35:18   3007s] -boundary_gate_leakage_file {}          # string, default=""
[01/09 09:35:18   3007s] -boundary_gate_leakage_report false     # bool, default=false
[01/09 09:35:18   3007s] -boundary_leakage_cell_property_file {} # string, default=""
[01/09 09:35:18   3007s] -boundary_leakage_edge_annotation_file {}
[01/09 09:35:18   3007s]                                         # string, default=""
[01/09 09:35:18   3007s] -boundary_leakage_multi_pgpin_support false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -boundary_leakage_pessimism_removal true
[01/09 09:35:18   3007s]                                         # bool, default=true
[01/09 09:35:18   3007s] -boundary_leakage_PXE_support false     # bool, default=false
[01/09 09:35:18   3007s] -bulk_pins {}                           # string, default=""
[01/09 09:35:18   3007s] -capacity low                           # enums={low medium high}, default=low
[01/09 09:35:18   3007s] -case_insensitive_mapping false         # bool, default=false
[01/09 09:35:18   3007s] -clock_source_as_clock false            # bool, default=false
[01/09 09:35:18   3007s] -comprehensive_automapping false        # bool, default=false
[01/09 09:35:18   3007s] -constant_override false                # bool, default=false
[01/09 09:35:18   3007s] -corner {}                              # string, default=""
[01/09 09:35:18   3007s] -create_binary_db false                 # bool, default=false, user setting
[01/09 09:35:18   3007s] -create_driver_db false                 # bool, default=false
[01/09 09:35:18   3007s] -create_gui_db true                     # bool, default=true
[01/09 09:35:18   3007s] -current_generation_method avg          # string, default=avg
[01/09 09:35:18   3007s] -decap_cell_list {}                     # string, default=""
[01/09 09:35:18   3007s] -default_frequency -1                   # float, default=-1
[01/09 09:35:18   3007s] -default_slew {}                        # string, default=""
[01/09 09:35:18   3007s] -default_supply_voltage {}              # string, default=""
[01/09 09:35:18   3007s] -disable_clock_gate_clipping true       # bool, default=true
[01/09 09:35:18   3007s] -disable_leakage_scaling false          # bool, default=false
[01/09 09:35:18   3007s] -disable_static false                   # bool, default=false, user setting
[01/09 09:35:18   3007s] -distribute_switching_power false       # bool, default=false
[01/09 09:35:18   3007s] -distributed_combine_report_format reduced
[01/09 09:35:18   3007s]                                         # string, default=reduced
[01/09 09:35:18   3007s] -distributed_setup {}                   # string, default=""
[01/09 09:35:18   3007s] -domain_based_clipping false            # bool, default=false
[01/09 09:35:18   3007s] -dynamic_glitch_filter -1               # float, default=-1
[01/09 09:35:18   3007s] -dynamic_scale_clock_by_frequency {}    # string, default=""
[01/09 09:35:18   3007s] -dynamic_scale_clock_by_name {}         # string, default=""
[01/09 09:35:18   3007s] -dynamic_vectorless_ranking_methods {}  # string, default=""
[01/09 09:35:18   3007s] -enable_auto_mapping false              # bool, default=false
[01/09 09:35:18   3007s] -enable_auto_queue false                # bool, default=false
[01/09 09:35:18   3007s] -enable_disk_mapping false              # bool, default=false
[01/09 09:35:18   3007s] -enable_duty_prop_with_global false     # bool, default=false
[01/09 09:35:18   3007s] -enable_dynamic_current_slew_load_interpolation false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -enable_dynamic_scaling false           # bool, default=false
[01/09 09:35:18   3007s] -enable_flop_state_propagation 0        # int, default=0
[01/09 09:35:18   3007s] -enable_generated_clock true            # bool, default=true
[01/09 09:35:18   3007s] -enable_input_net_power false           # bool, default=false
[01/09 09:35:18   3007s] -enable_interactive_reports false       # bool, default=false
[01/09 09:35:18   3007s] -enable_mt_in_vectorbasedflow true      # bool, default=true
[01/09 09:35:18   3007s] -enable_mt_reports false                # bool, default=false
[01/09 09:35:18   3007s] -enable_mt_state_propagation true       # bool, default=true
[01/09 09:35:18   3007s] -enable_pba_for_tempus_pi true          # bool, default=true
[01/09 09:35:18   3007s] -enable_power_target_flow false         # bool, default=false
[01/09 09:35:18   3007s] -enable_rtl_vectorbased_dynamic_analysis false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -enable_scan_report false               # bool, default=false
[01/09 09:35:18   3007s] -enable_slew_based_ccs_pin_cap false    # bool, default=false
[01/09 09:35:18   3007s] -enable_state_propagation false         # bool, default=false
[01/09 09:35:18   3007s] -enable_superpower false                # bool, default=false
[01/09 09:35:18   3007s] -enable_tempus_pi false                 # bool, default=false
[01/09 09:35:18   3007s] -enable_xp false                        # bool, default=false
[01/09 09:35:18   3007s] -enhanced_blackbox_avg false            # bool, default=false
[01/09 09:35:18   3007s] -enhanced_blackbox_max false            # bool, default=false
[01/09 09:35:18   3007s] -equivalent_annotation false            # bool, default=false
[01/09 09:35:18   3007s] -event_based_leakage_power false        # bool, default=false
[01/09 09:35:18   3007s] -external_load_config_file {}           # string, default=""
[01/09 09:35:18   3007s] -extraction_tech_file {}                # string, default=""
[01/09 09:35:18   3007s] -extractor_include {}                   # string, default=""
[01/09 09:35:18   3007s] -fanout_limit -1                        # int, default=-1
[01/09 09:35:18   3007s] -flatten_xpgv_block_instances {}        # string, default=""
[01/09 09:35:18   3007s] -force_library_merging false            # bool, default=false
[01/09 09:35:18   3007s] -from_x_transition_factor 0.5           # float, default=0.5
[01/09 09:35:18   3007s] -from_z_transition_factor 0.25          # float, default=0.25
[01/09 09:35:18   3007s] -generate_activity_mapping_report false # bool, default=false
[01/09 09:35:18   3007s] -generate_current_for_rail {}           # string, default=""
[01/09 09:35:18   3007s] -generate_flop_ranking_data {}          # string, default=""
[01/09 09:35:18   3007s] -generate_leakage_power_map_based_on_calculated_leakage false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -generate_static_report_from_state_propagation false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -handle_glitch false                    # bool, default=false
[01/09 09:35:18   3007s] -handle_tri_state false                 # bool, default=false
[01/09 09:35:18   3007s] -hier_delimiter {}                      # string, default=""
[01/09 09:35:18   3007s] -honor_combinational_logic_on_clock_net true
[01/09 09:35:18   3007s]                                         # bool, default=true
[01/09 09:35:18   3007s] -honor_negative_energy true             # bool, default=true
[01/09 09:35:18   3007s] -honor_net_activity true                # bool, default=true
[01/09 09:35:18   3007s] -honor_non_mission_leakage false        # bool, default=false
[01/09 09:35:18   3007s] -hybrid_analysis false                  # bool, default=false
[01/09 09:35:18   3007s] -ignore_control_signals true            # bool, default=true
[01/09 09:35:18   3007s] -ignore_data_phase_for_clk false        # bool, default=false
[01/09 09:35:18   3007s] -ignore_end_toggles_in_profile false    # bool, default=false
[01/09 09:35:18   3007s] -ignore_glitches_at_same_time_stamp true
[01/09 09:35:18   3007s]                                         # bool, default=true
[01/09 09:35:18   3007s] -ignore_inout_pin_cap false             # bool, default=false
[01/09 09:35:18   3007s] -include_seq_clockpin_power false       # bool, default=false
[01/09 09:35:18   3007s] -include_timing_in_current_file false   # bool, default=false
[01/09 09:35:18   3007s] -ir_derated_timing_view {}              # string, default=""
[01/09 09:35:18   3007s] -keep_clock_gate_ratio_in_iterations false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -leakage_scale_factor_for_temp 1        # float, default=1
[01/09 09:35:18   3007s] -library_preference voltage             # string, default=voltage
[01/09 09:35:18   3007s] -mbff_toggle_behavior independent       # enums={simultaneous independent sbff pin_percentage}, default=independent
[01/09 09:35:18   3007s] -merge_switched_net_currents false      # bool, default=false
[01/09 09:35:18   3007s] -method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static, user setting
[01/09 09:35:18   3007s] -min_leaf_count 0                       # int, default=0
[01/09 09:35:18   3007s] -multi_scenario_simulation false        # bool, default=false
[01/09 09:35:18   3007s] -off_pg_nets {}                         # string, default=""
[01/09 09:35:18   3007s] -output_current_data_prefix {}          # string, default=""
[01/09 09:35:18   3007s] -partition_count 0                      # int, default=0
[01/09 09:35:18   3007s] -partition_twf false                    # bool, default=false
[01/09 09:35:18   3007s] -pin_based_twf false                    # bool, default=false
[01/09 09:35:18   3007s] -power_grid_library {/projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl}
[01/09 09:35:18   3007s]                                         # string, default="", user setting
[01/09 09:35:18   3007s] -power_include_initial_x_transitions true
[01/09 09:35:18   3007s]                                         # bool, default=true
[01/09 09:35:18   3007s] -power_match_state_for_logic_x x        # string, default=x
[01/09 09:35:18   3007s] -pre_simulation_empty_period {}         # string, default=""
[01/09 09:35:18   3007s] -pre_simulation_period {}               # string, default=""
[01/09 09:35:18   3007s] -pre_simulation_power_exclude_period {} # string, default=""
[01/09 09:35:18   3007s] -precision 8                            # int, default=8
[01/09 09:35:18   3007s] -quit_on_activity_coverage_threshold 0  # float, default=0
[01/09 09:35:18   3007s] -read_rcdb false                        # bool, default=false
[01/09 09:35:18   3007s] -relax_arc_match false                  # bool, default=false
[01/09 09:35:18   3007s] -report_black_boxes false               # bool, default=false
[01/09 09:35:18   3007s] -report_idle_instances false            # bool, default=false
[01/09 09:35:18   3007s] -report_instance_switching_info none    # enums={all output_logic none}, default=none
[01/09 09:35:18   3007s] -report_instance_switching_list {}      # string, default=""
[01/09 09:35:18   3007s] -report_library_usage false             # bool, default=false
[01/09 09:35:18   3007s] -report_missing_bulk_connectivity false # bool, default=false
[01/09 09:35:18   3007s] -report_missing_input false             # bool, default=false
[01/09 09:35:18   3007s] -report_missing_nets false              # bool, default=false
[01/09 09:35:18   3007s] -report_scan_chain_stats false          # bool, default=false
[01/09 09:35:18   3007s] -report_stat false                      # bool, default=false
[01/09 09:35:18   3007s] -report_time_display_fraction_digits -1 # int, default=-1
[01/09 09:35:18   3007s] -report_twf_attributes {}               # string, default=""
[01/09 09:35:18   3007s] -reuse_flop_ranking_data {}             # string, default=""
[01/09 09:35:18   3007s] -reuse_flop_ranking_data_hier {}        # string, default=""
[01/09 09:35:18   3007s] -save_bbox false                        # bool, default=false
[01/09 09:35:18   3007s] -save_thermal_data false                # bool, default=false
[01/09 09:35:18   3007s] -scale_to_sdc_clock_frequency false     # bool, default=false
[01/09 09:35:18   3007s] -scan_chain_activity {}                 # string, default=""
[01/09 09:35:18   3007s] -scan_chain_name {}                     # string, default=""
[01/09 09:35:18   3007s] -scan_control_file {}                   # string, default=""
[01/09 09:35:18   3007s] -scan_mbff_chain_type liberty           # string, default=liberty
[01/09 09:35:18   3007s] -settling_buffer {}                     # string, default=""
[01/09 09:35:18   3007s] -smart_window false                     # bool, default=false
[01/09 09:35:18   3007s] -split_bus_power false                  # bool, default=false
[01/09 09:35:18   3007s] -start_time_alignment true              # bool, default=true
[01/09 09:35:18   3007s] -state_dependent_leakage true           # bool, default=true
[01/09 09:35:18   3007s] -stateprop_ignore_unannot_pins false    # bool, default=false
[01/09 09:35:18   3007s] -static_multi_mode_scenario_file {}     # string, default=""
[01/09 09:35:18   3007s] -static_netlist def                     # string, default=verilog, user setting
[01/09 09:35:18   3007s] -switching_power_on_rise_only false     # bool, default=false
[01/09 09:35:18   3007s] -thermal_input_file {}                  # string, default=""
[01/09 09:35:18   3007s] -thermal_leakage_temperature_scale_table_file {}
[01/09 09:35:18   3007s]                                         # string, default=""
[01/09 09:35:18   3007s] -to_x_transition_factor 0.5             # float, default=0.5
[01/09 09:35:18   3007s] -to_z_transition_factor 0.25            # float, default=0.25
[01/09 09:35:18   3007s] -transition_factor_based_duty false     # bool, default=false
[01/09 09:35:18   3007s] -transition_time_method max             # string, default=max
[01/09 09:35:18   3007s] -twf_delay_annotation avg               # string, default=avg
[01/09 09:35:18   3007s] -twf_load_cap max                       # string, default=max
[01/09 09:35:18   3007s] -unified_power_switch_flow false        # bool, default=false
[01/09 09:35:18   3007s] -use_cell_leakage_power_density true    # bool, default=true
[01/09 09:35:18   3007s] -use_fastest_clock_for_dynamic_scheduling false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -use_lef_for_missing_cells false        # bool, default=false
[01/09 09:35:18   3007s] -use_physical_partition false           # bool, default=false
[01/09 09:35:18   3007s] -use_zero_delay_vector_file false       # bool, default=false
[01/09 09:35:18   3007s] -vector_profile_mode event_based        # enums={activity event_based power_density transient}, default=event_based
[01/09 09:35:18   3007s] -worst_case_vector_activity false       # bool, default=false
[01/09 09:35:18   3007s] -worst_step_size {}                     # string, default=""
[01/09 09:35:18   3007s] -worst_window_count 1                   # int, default=1
[01/09 09:35:18   3007s] -worst_window_coverage {}               # string, default=""
[01/09 09:35:18   3007s] -worst_window_reports full              # string, default=full
[01/09 09:35:18   3007s] -worst_window_size {}                   # string, default=""
[01/09 09:35:18   3007s] -worst_window_type {}                   # string, default=""
[01/09 09:35:18   3007s] -write_boundary_leakage_edge_annotation false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -write_default_uti true                 # bool, default=true
[01/09 09:35:18   3007s] -write_dynamic_currents false           # bool, default=false
[01/09 09:35:18   3007s] -write_profiling_db false               # bool, default=false
[01/09 09:35:18   3007s] -write_simulation_db false              # bool, default=false
[01/09 09:35:18   3007s] -write_static_currents true             # bool, default=false, user setting
[01/09 09:35:18   3007s] -x_count_transition_using_3_states false
[01/09 09:35:18   3007s]                                         # bool, default=false
[01/09 09:35:18   3007s] -x_transition_factor 0.5                # float, default=0.5
[01/09 09:35:18   3007s] -z_transition_factor 0.25               # float, default=0.25
[01/09 09:35:18   3007s] -zero_delay_vector_toggle_shift {}      # string, default=""
[01/09 09:35:18   3007s] 
[01/09 09:35:18   3007s] **WARN: (TCLCMD-1233):	The -view option should be specified for the command write_timing_windows in MMMC mode. For now The tool will assume the view specified as 'func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup' and write the timing windows corresponding to this view. For compatibility with future releases, update your scripts to provide -view option.
[01/09 09:35:39   3028s] 
[01/09 09:35:39   3028s] 
[01/09 09:35:39   3028s] 
[01/09 09:35:39   3028s] Started Power Analysis at 09:35:37 01/09/2026
[01/09 09:35:39   3028s] 
[01/09 09:35:39   3028s] 
[01/09 09:35:39   3028s] Begin Processing Timing Library for Power Calculation
[01/09 09:36:00   3028s] ** WARN:  (VOLTUS_POWR-1725): 'index_1' defined in 'lu_table_template' group should have at 
[01/09 09:36:00   3028s]              least '2' float values. This may lead to undesirable analysis 
[01/09 09:36:00   3028s]              results. (File /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/ddrio/
[01/09 09:36:00   3028s]              cdns_ddr900_h_t5g_x32_15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_150P_UBM91.
[01/09 09:36:00   3028s]              8R_N4_SC_r600_v1p2.20250707/lib/cdns_ddr900_h_lpddr5x_ss_0p675v_
[01/09 09:36:00   3028s]              0p470v_125c.lib, Line 5056) <TECHLIB-1177>.
[01/09 09:36:00   3028s] 
[01/09 09:36:00   3028s] 
[01/09 09:36:04   3028s] Ended Processing Timing Library for Power Calculation: (cpu=0:05:58, real=0:00:24, mem(process/total/peak)=4623.67MB/15773.34MB/10319.73MB)
[01/09 09:36:04   3028s] 
[01/09 09:36:04   3028s] 
[01/09 09:36:04   3028s] Begin Loading PGV Libraries for Power Calculation
[01/09 09:36:04   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:36:04   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:36:04   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:36:04   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:36:04   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:36:04   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
[01/09 09:36:05   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
[01/09 09:36:06   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl
[01/09 09:36:06   3028s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
[01/09 09:36:06   3028s] Ended Loading PGV Libraries for Power Calculation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4634.76MB/15773.34MB/10319.73MB)
[01/09 09:36:06   3028s] 
[01/09 09:36:06   3028s] 
[01/09 09:36:06   3028s] Begin Processing Netlist for Power Calculation
[01/09 09:36:06   3028s] ** INFO:  (VOLTUS_POWR-3013): Loading DEF file "dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz".
[01/09 09:36:06   3028s] 
[01/09 09:36:37   3028s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_BEOL' is missing from the libraries.  Continuing.
[01/09 09:36:37   3028s] 
[01/09 09:36:37   3028s] ** WARN:  (VOLTUS_POWR-1365):   Cell 'cdns_lp5x_x32_ew_phy_ds_top_FEOL' is missing from the libraries.  Continuing.
[01/09 09:36:37   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODSVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSBMZD2BWP210H6P51CNODULVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODLVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSCMZD2BWP210H6P51CNODULVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IOA21NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODLVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IND2NOMSBMZD2BWP210H6P51CNODSVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IOA21NOMSAMZD2BWP210H6P51CNODSVT used for the CELL IOA21NOMSCMZD2BWP210H6P51CNODSVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVT used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVT.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODULVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODULVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:38   3028s] ** INFO:  (VOLTUS_POWR-2053):  - EEQ CELL IND2NOMSAMZD2BWP210H6P51CNODLVTLL used for the CELL IND2NOMSDMZD2BWP210H6P51CNODLVTLL.
[01/09 09:36:38   3028s] 
[01/09 09:36:39   3028s] 
[01/09 09:36:39   3028s]   Netlist Statistics:
[01/09 09:36:39   3028s]     Cell         :  6680
[01/09 09:36:39   3028s]     Instance     :  360489
[01/09 09:36:39   3028s]     Decap/Filler :  0
[01/09 09:36:39   3028s]     Net          :  217795
[01/09 09:36:39   3028s]     Port         :  983
[01/09 09:36:39   3028s] 
[01/09 09:36:40   3028s] Ended Processing Netlist for Power Calculation: (cpu=0:01:08, real=0:00:33, mem(process/total/peak)=3217.29MB/17319.76MB/10319.73MB)
[01/09 09:36:40   3028s] 
[01/09 09:36:40   3028s] 
[01/09 09:36:41   3028s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIEHXPMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:36:41   3028s] 
[01/09 09:36:41   3028s] ** WARN:  (VOLTUS_POWR-1793): The cell 'TIELXNMZBWP210H6P51CNODSVT' has empty power domain view. There may have been a problem during power grid view generation.
[01/09 09:36:41   3028s] 
[01/09 09:36:41   3028s] 
[01/09 09:36:41   3028s] 
[01/09 09:36:41   3028s] Begin Processing Power Net/Grid for Power Calculation
[01/09 09:36:42   3028s] 
[01/09 09:36:42   3028s] 
[01/09 09:36:42   3028s] Rail status:
[01/09 09:36:42   3028s]   0V    VSS
[01/09 09:36:42   3028s]   0.675V    VDD
[01/09 09:36:42   3028s]   0.675V    VDD_PLL
[01/09 09:36:42   3028s]   0.675V    VDDQ
[01/09 09:36:42   3028s]   0.675V    VDDQX
[01/09 09:36:42   3028s]   0.675V    VDD_SENSE
[01/09 09:36:42   3028s]   0.675V    VDDQ_SENSE
[01/09 09:36:42   3028s]   0.675V    VDDG_HM
[01/09 09:36:42   3028s]   
[01/09 09:36:42   3028s] 
[01/09 09:36:42   3028s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3217.74MB/17319.76MB/10319.73MB)
[01/09 09:36:42   3028s] 
[01/09 09:36:42   3028s] 
[01/09 09:36:42   3028s] Begin Processing Timing Window Data for Power Calculation
[01/09 09:36:42   3028s]    phy_bypass_pll_refclk(3370.27MHz) 
[01/09 09:36:42   3028s]    phy_pll_refclk(1275.51MHz) 
[01/09 09:36:42   3028s]    phy_pclk(1275.51MHz) 
[01/09 09:36:42   3028s]    phy_apb_pclk(637.755MHz) 
[01/09 09:36:42   3028s]    clk_phy_jtck(105.152MHz) 
[01/09 09:36:42   3028s]    virtual_clk(105.152MHz) 
[01/09 09:36:42   3028s]    ds_dll_fdbk_out_clk(1275.51MHz) 
[01/09 09:36:42   3028s]    ds_pll_spo_cal_clk(105.152MHz) 
[01/09 09:36:42   3028s]    PLL_clk_obs_out(5102.04MHz) 
[01/09 09:36:42   3028s]    PLL_refclk_obs_out(3370.27MHz) 
[01/09 09:36:42   3028s]    ds_freqchk_pll_refclk_x1_clk(1275.51MHz) 
[01/09 09:36:42   3028s]    ds_rst_exit_dsoe_clk(1275.51MHz) 
[01/09 09:36:42   3028s]    ds_rst_exit_rdqs_clk(1275.51MHz) 
[01/09 09:36:42   3028s]    ds_pll_refclk_postdiv_clk(421.284MHz) 
[01/09 09:36:43   3028s]   
[01/09 09:36:43   3028s] 
[01/09 09:36:43   3028s] ** WARN:  (VOLTUS_POWR-2189): Clock root assignments for 1 nets/pins could not be assigned.
[01/09 09:36:43   3028s] To view the names that did not match, use the option 'set_power_analysis_mode -report_missing_nets [true|false]' and rerun.
[01/09 09:36:43   3028s] 
[01/09 09:36:43   3028s] 
[01/09 09:36:43   3028s]   Timing Window Statistics:
[01/09 09:36:43   3028s]     File name                                           : design.twf.gz
[01/09 09:36:43   3028s]     Generator                                           : Voltus IC Power Integrity Solution
[01/09 09:36:43   3028s]     Block of current design (read_twf -scope)           : ""
[01/09 09:36:43   3028s]     Remove hierarchy from TWF (read_twf -strip_prefix)  : ""
[01/09 09:36:43   3028s]     Waveform definitions parsed                         : 14
[01/09 09:36:43   3028s]     Clock roots assigned/parsed                         : 40/41 (97.561%)
[01/09 09:36:43   3028s]     Constants assigned/parsed                           : 4206/4206 (100%)
[01/09 09:36:43   3028s]     External loads assigned/parsed                      : 398/398 (100%)
[01/09 09:36:43   3028s]     Slews assigned/parsed                               : 785160/785332 (99.9781%)
[01/09 09:36:43   3028s]     Nets with slew/Nets in design                       : 217701/217787 (99.9605%)
[01/09 09:36:43   3028s]     Slew range                                          : 1.25e-13s - 5.10375e-10s
[01/09 09:36:43   3028s] 
[01/09 09:36:43   3028s] 
[01/09 09:36:44   3028s] 
[01/09 09:36:44   3028s] Starting Levelizing
[01/09 09:36:44   3028s] 2026-Jan-09 09:36:44 (2026-Jan-09 04:06:44 GMT)
[01/09 09:36:44   3028s] 2026-Jan-09 09:36:44 (2026-Jan-09 04:06:44 GMT): 10%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 20%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 30%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 40%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 50%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 60%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 70%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 80%
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT): 90%
[01/09 09:36:45   3028s] 
[01/09 09:36:45   3028s] Finished Levelizing
[01/09 09:36:45   3028s] 2026-Jan-09 09:36:45 (2026-Jan-09 04:06:45 GMT)
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s]   SPEF    : /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/spef/cdns_lp5x_x32_ew_phy_ds_top_cworst_CCworst_T_125c.spef.gz
[01/09 09:37:02   3028s]     Name matched: 217787/217787
[01/09 09:37:02   3028s]     Annotation coverage for this file      : 217787/217787 (100%)
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:47, real=0:00:19, mem(process/total/peak)=3223.15MB/17343.82MB/10319.73MB)
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] Begin Processing VCD Vectors
[01/09 09:37:02   3028s] Ended Processing VCD Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3223.20MB/17343.82MB/10319.73MB)
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] Begin Processing FSDB Vectors
[01/09 09:37:02   3028s] Ended Processing FSDB Vectors: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3223.21MB/17343.82MB/10319.73MB)
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] Begin Processing User Attributes
[01/09 09:37:02   3028s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3223.21MB/17343.82MB/10319.73MB)
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] Begin Processing Signal Activity
[01/09 09:37:02   3028s] 
[01/09 09:37:02   3028s] Starting Activity Propagation
[01/09 09:37:02   3028s] 2026-Jan-09 09:37:02 (2026-Jan-09 04:07:02 GMT)
[01/09 09:37:02   3028s] 2026-Jan-09 09:37:02 (2026-Jan-09 04:07:02 GMT): 10%
[01/09 09:37:03   3028s] 2026-Jan-09 09:37:03 (2026-Jan-09 04:07:03 GMT): 20%
[01/09 09:37:03   3028s] 2026-Jan-09 09:37:03 (2026-Jan-09 04:07:03 GMT): 30%
[01/09 09:37:04   3028s] 2026-Jan-09 09:37:04 (2026-Jan-09 04:07:04 GMT): 40%
[01/09 09:37:04   3028s] 2026-Jan-09 09:37:04 (2026-Jan-09 04:07:04 GMT): 50%
[01/09 09:37:04   3028s] 2026-Jan-09 09:37:04 (2026-Jan-09 04:07:04 GMT): 60%
[01/09 09:37:04   3028s] 2026-Jan-09 09:37:04 (2026-Jan-09 04:07:04 GMT): 70%
[01/09 09:37:05   3028s] 2026-Jan-09 09:37:05 (2026-Jan-09 04:07:05 GMT): 80%
[01/09 09:37:05   3028s] 
[01/09 09:37:05   3028s] Finished Activity Propagation
[01/09 09:37:05   3028s] 2026-Jan-09 09:37:05 (2026-Jan-09 04:07:05 GMT)
[01/09 09:37:05   3028s] Ended Processing Signal Activity: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3236.35MB/17343.82MB/10319.73MB)
[01/09 09:37:05   3028s] 
[01/09 09:37:05   3028s] 
[01/09 09:37:05   3028s] Begin Power Analysis
[01/09 09:37:05   3028s]   ----------------------------------------------------------
[01/09 09:37:05   3028s]   # of cell(s) missing both power/leakage table: 0
[01/09 09:37:05   3028s]   # of cell(s) missing power table: 51
[01/09 09:37:05   3028s]   # of cell(s) missing leakage table: 33
[01/09 09:37:05   3028s]   ----------------------------------------------------------
[01/09 09:37:05   3028s]   CellName                                  Missing Table(s)
[01/09 09:37:05   3028s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT          internal power, leakage power, 
[01/09 09:37:05   3028s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT       internal power, leakage power, 
[01/09 09:37:05   3028s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:37:05   3028s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:37:05   3028s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:37:05   3028s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:37:05   3028s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT         internal power, leakage power, 
[01/09 09:37:05   3028s]   DCAP16XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:37:05   3028s]   DCAP16XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:37:05   3028s]   DCAP16XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:37:05   3028s]   DCAP32XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:37:05   3028s]   DCAP32XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:37:05   3028s]   DCAP32XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:37:05   3028s]   DCAP4XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:37:05   3028s]   DCAP4XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:37:05   3028s]   DCAP4XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:37:05   3028s]   DCAP64XPMSBWP210H6P51CNODLVT              internal power, 
[01/09 09:37:05   3028s]   DCAP64XPMSBWP210H6P51CNODLVTLL            internal power, 
[01/09 09:37:05   3028s]   DCAP64XPMSBWP210H6P51CNODSVT              internal power, 
[01/09 09:37:05   3028s]   DCAP8XPMSBWP210H6P51CNODLVT               internal power, 
[01/09 09:37:05   3028s]   DCAP8XPMSBWP210H6P51CNODLVTLL             internal power, 
[01/09 09:37:05   3028s]   DCAP8XPMSBWP210H6P51CNODSVT               internal power, 
[01/09 09:37:05   3028s]   FILL12MSBWP210H6P51CNODLVT                internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL12MSBWP210H6P51CNODLVTLL              internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL12MSBWP210H6P51CNODSVT                internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL12MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL12MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL16MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL16MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL2MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL2MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL2MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL2MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL2MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL32MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL32MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL3MSBWP210H6P51CNODLVT                 internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL3MSBWP210H6P51CNODLVTLL               internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL3MSBWP210H6P51CNODSVT                 internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL3MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL3MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL4MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL4MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL64MSBWP210H6P51CNODULVT               internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL64MSBWP210H6P51CNODULVTLL             internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL8MSBWP210H6P51CNODULVT                internal power, leakage power, 
[01/09 09:37:05   3028s]   FILL8MSBWP210H6P51CNODULVTLL              internal power, leakage power, 
[01/09 09:37:05   3028s]   TAPCELLMZBWP210H6P51CNODSVT               internal power, leakage power, 
[01/09 09:37:05   3028s]   TIEHXPMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:37:05   3028s]   TIELXNMZBWP210H6P51CNODSVT                internal power, 
[01/09 09:37:05   3028s]   cdns_ddr900_custom_dataslice_h            internal power, 
[01/09 09:37:05   3028s]   
[01/09 09:37:05   3028s] 
[01/09 09:37:05   3028s] ** WARN:  (VOLTUS_POWR-3401): Leakage Power table for pg_pins VDD VDD_PLL VDD_SENSE VDDG VDDQ VDDQ_SENSE VDDQX not present in library of cell cdns_ddr900_custom_dataslice_h.
[01/09 09:37:05   3028s] 
[01/09 09:37:05   3028s] 
[01/09 09:37:05   3028s] Starting Calculating power
[01/09 09:37:05   3028s] 2026-Jan-09 09:37:05 (2026-Jan-09 04:07:05 GMT)
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 10%
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 20%
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 30%
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 40%
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 50%
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 60%
[01/09 09:37:06   3028s] 2026-Jan-09 09:37:06 (2026-Jan-09 04:07:06 GMT): 70%
[01/09 09:37:07   3028s] 2026-Jan-09 09:37:07 (2026-Jan-09 04:07:07 GMT): 80%
[01/09 09:37:07   3028s] 2026-Jan-09 09:37:07 (2026-Jan-09 04:07:07 GMT): 90%
[01/09 09:37:07   3028s] 
[01/09 09:37:07   3028s] Finished Calculating power
[01/09 09:37:07   3028s] 2026-Jan-09 09:37:07 (2026-Jan-09 04:07:07 GMT)
[01/09 09:37:07   3028s]   # of MSMV cell(s) missing power_level: 7
[01/09 09:37:07   3028s] ** WARN:  (VOLTUS_POWR-1504): '7' cell(s) in the design have multiple power domains, but do not have low power constructs
[01/09 09:37:07   3028s] in the dotlib file. The tool may not be able to assign leakage/internal power to the correct power domain.
[01/09 09:37:07   3028s] Check if dotlib has power tables characterized for different power pins of the MSMV cell.
[01/09 09:37:07   3028s] The cells are:
[01/09 09:37:07   3028s] 
[01/09 09:37:07   3028s]   BOUNDARYPROW2MZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s]   BOUNDARYPROW1MZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s]   BOUNDARYRIGHTMZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s]   BOUNDARYPROW4MZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s]   BOUNDARYLEFTMZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s]   BOUNDARYPROW8MZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s]   BOUNDARYPCORNERMZBWP210H6P51CNODSVT
[01/09 09:37:07   3028s] Begin Processing set_power
[01/09 09:37:07   3028s] Ended Processing set_power: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3529.34MB/17347.82MB/10319.73MB)
[01/09 09:37:07   3028s] Begin Processing set_power stats
[01/09 09:37:07   3028s] Ended Processing set_power stats: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3529.39MB/17347.82MB/10319.73MB)
[01/09 09:37:07   3028s] Ended Power Analysis: (cpu=0:00:15, real=0:00:01, mem(process/total/peak)=3529.39MB/17347.82MB/10319.73MB)
[01/09 09:37:07   3028s] 
[01/09 09:37:07   3028s] 
[01/09 09:37:07   3028s] Begin Writing Current Files
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODELVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWRGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW1MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW2MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVTLL has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNCORNERCWMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROWLGAPMZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW8MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (VOLTUS_POWR-3424): Cell BOUNDARYNROW4MZBWP210H6P51CNODLVT has no power pin defined in LEF/PGV.
[01/09 09:37:08   3028s] 
[01/09 09:37:08   3028s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[01/09 09:37:08   3028s] To increase the message display limit, refer to the product command reference manual.
[01/09 09:37:08   3028s] 
[01/09 09:37:10   3028s] Ended Writing Current Files: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3545.30MB/17347.82MB/10319.73MB)
[01/09 09:37:10   3028s] 
[01/09 09:37:10   3028s] 
[01/09 09:37:10   3028s] Power Analysis Statistics:
[01/09 09:37:10   3028s]   Warning messages: 28
[01/09 09:37:10   3028s]   Error messages: 0
[01/09 09:37:10   3028s] 
[01/09 09:37:10   3028s] 
[01/09 09:37:10   3028s] Begin Static Power Report Generation
[01/09 09:37:12   3028s] ** INFO:  (VOLTUS_POWR-3465): There are 143164 decaps and 146308 fillers in the design
[01/09 09:37:12   3028s] 
[01/09 09:37:12   3028s] Ended Static Power Report Generation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3645.14MB/17347.82MB/10319.73MB)
[01/09 09:37:12   3028s] 
[01/09 09:37:12   3028s] 
[01/09 09:37:12   3028s] Finished Power Analysis at 09:37:12 01/09/2026 (cpu=0:08:23, real=0:01:35, peak mem=9949.26MB)
[01/09 09:37:12   3028s] Current Voltus IC Power Integrity Solution resource usage: (total cpu=0:45:03, real=0:14:01, mem=8771.18MB)
[01/09 09:37:12   3028s] 
[01/09 09:37:12   3028s] 
[01/09 09:37:15   3028s] 
[01/09 09:37:15   3028s] Exit code 0.
[01/09 09:37:15   3028s] Voltus Power Analysis exited successfully.
[01/09 09:37:21   3617s] <CMD> set_power_data -format current -scale 1 ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VSS.ptiavg
[01/09 09:37:21   3617s] <CMD> set_power_data -format current -scale 1 ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VDD.ptiavg
[01/09 09:37:21   3617s] <CMD> set_power_data -format current -scale 1 ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VDD_PLL.ptiavg
[01/09 09:37:21   3617s] <CMD> set_power_data -format current -scale 1 ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VDDQ.ptiavg
[01/09 09:37:21   3617s] <CMD> set_power_data -format current -scale 1 ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VDDQX.ptiavg
[01/09 09:37:21   3617s] <CMD> set_pg_nets -net VDD -voltage 0.675 -threshold 0.6615
[01/09 09:37:21   3617s] <CMD> set_pg_nets -net VSS -voltage 0 -threshold 0.015
[01/09 09:37:21   3617s] <CMD> set_rail_analysis_domain -name PD -pwrnets { VDD } -gndnets VSS
[01/09 09:37:21   3617s] <CMD> set_rail_analysis_mode -method static -ignore_shorts true -temp_directory_name ./tmp -temperature 125 -em_temperature 105 -ict_em_models /process/tsmcN4/data/gp/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/ICT_EM_v1d0p1a/cln4p_1p15m+ut-alrdl_1x1xb1xe1ya1yb5y2yy2z_shdmim.ictem -process_techgen_em_rules true -accuracy hd -vsrc_search_distance 50 -enable_rlrp_analysis true -report_via_current_direction false -power_grid_library {/projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl}
[01/09 09:37:22   3618s] **WARN: (VOLTUS-1007):	The distributed processing (DP) mode will be made obsolete in a future release and it is recommended to use the Extensively Parallel (XP) mode. The obsolete DP mode still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts to use the set_rail_analysis_mode -enable_xp true..
[01/09 09:37:22   3618s] <CMD> set_power_pads -net VDD -format xy -file dbs/vsrc/VDD.vsrc
[01/09 09:37:22   3618s] <CMD> set_power_pads -net VSS -format xy -file dbs/vsrc/VSS.vsrc
[01/09 09:37:22   3618s] <CMD> analyze_rail -type domain -results_directory ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static PD
[01/09 09:37:32   3626s] 
[01/09 09:37:32   3626s] 
[01/09 09:37:32   3626s] Started Rail Analysis at 09:37:29 01/09/2026
[01/09 09:37:32   3626s] 
[01/09 09:37:33   3626s]  
[01/09 09:37:33   3626s] Opening dproc sockets
[01/09 09:37:33   3626s] connection complete
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] Multi-CPU Configuration:
[01/09 09:37:33   3626s] 	#CPU: 16
[01/09 09:37:33   3626s] 	Mode: local
[01/09 09:37:33   3626s] 	Host: nfdpc283
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] Start distributed processes ...
[01/09 09:37:33   3626s] INFO (PRL-36): The timeout for a remote job to respond is 3600 seconds.
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] Submit command for task runs will be: local
[01/09 09:37:33   3626s] INFO (PRL-725): EDP: start server on nfdpc283:56848
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] INFO (PRL-819): Connected to nfdpc283 38789 1 ( PID=152567 ). Wait time was 1 seconds
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] INFO (PRL-819): Connected to nfdpc283 51204 0 ( PID=152569 ). Wait time was 1 seconds
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] INFO (PRL-742): EDP: all 2 edp slave(s) are launched
[01/09 09:37:33   3626s] 
[01/09 09:37:33   3626s] Begin Processing Cell Libraries for Rail Analysis
[01/09 09:37:34   3626s] 
[01/09 09:37:34   3626s] Merging libraries:
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/tech_ssgnp_0p675v_125c_cworst_CCworst_T/techonly.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_elvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_lvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_svt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvtll_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/sc_ulvt_ssgnp_0p675v_125c_cworst_CCworst_T/stdcells.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_caslice_h.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice1_h.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_cmnslice2_h.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/ddrio_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_dataslice_h.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_1x1.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_2x2.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/decap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr_custom_decap_core_gated_4x4.cl
[01/09 09:37:34   3626s] /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/AMS/mimcap_ssgnp_0p675v_125c_cworst_CCworst_T/cdns_ddr900_custom_mimcap_h.cl
[01/09 09:37:34   3626s] 
[01/09 09:37:34   3626s] Output library: ./work/lib_merged.cl
[01/09 09:37:34   3626s] 
[01/09 09:37:39   3626s] ** WARN:  (VOLTUS_RAIL-4062): Library merging finished with warnings:
[01/09 09:37:39   3626s] WARNING : The power-grid view library /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt.cl contain standard-cell such as cdns_ddr_cinv_32X_tcbn05_bwph210l6p51cnod_base_ulvt but the cell does not have optimized view in the library. Please turn ON Voltus level option to generate on-the-fly EARLY-view using the set_rail_analysis command. For e.g., use following command : "set_rail_analysis_mode -optimize_stdcells_library true".
[01/09 09:37:39   3626s] WARNING : The power-grid view library /projects/byd_A3_N4P_32bits_LPDDR5_phy/libs/pgv/dcc_ssgnp_0p675v_125c_cworst_CCworst_T/macros_cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt.cl contain standard-cell such as cdns_ddr_cinv_64X_tcbn05_bwph210l6p51cnod_base_ulvt but the cell does not have optimized view in the library. Please turn ON Voltus level option to generate on-the-fly EARLY-view using the set_rail_analysis command. For e.g., use following command : "set_rail_analysis_mode -optimize_stdcells_library true".
[01/09 09:37:39   3626s] Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_gated_1x1.cl:
[01/09 09:37:39   3626s] 	VD
[01/09 09:37:39   3626s] 
[01/09 09:37:39   3626s] Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_gated_2x2.cl:
[01/09 09:37:39   3626s] 	VD
[01/09 09:37:39   3626s] 
[01/09 09:37:39   3626s] Following 1 layers of rule DEFAULT are not present in the top level library, but are present in the rule of the same name in library cdns_ddr_custom_decap_core_gated_4x4.cl:
[01/09 09:37:39   3626s] 	VD
[01/09 09:37:39   3626s] 
[01/09 09:37:39   3626s] The inconsistencies reported above were found among the technologies of the libraries being merged or linked together. The actual technology stored in the merged library is a subset of the data from the original libraries. This data has been written to the text file "technology.pick".
[01/09 09:37:39   3626s]  If this library will be used to provide the technology data required to extract DEF files, it is the user's responsibility to inspect this file, and verify that the technology data is correct with respect to the DEF. If the data is not correct, try changing the order in which the input libraries are specified, or use the Libgen tool to manually merge the libraries.  See the Libgen documentation for more information on manually merging libraries.
[01/09 09:37:39   3626s]  
[01/09 09:37:39   3626s] Ended Processing Cell Libraries for Rail Analysis: (cpu=0:00:02, real=0:00:06, mem(process/total/peak)=307.07MB/11216.61MB/10319.73MB)
[01/09 09:37:39   3626s] Created merged cell library ./work/lib_merged.cl.
[01/09 09:37:39   3626s] 
[01/09 09:37:41   3626s] 
[01/09 09:37:41   3626s] Running OCI  extraction for /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/dbs/cdns_lp5x_x32_ew_phy_ds_top.innovusOUTwD0.def.gz ...
[01/09 09:37:41   3626s] 
[01/09 09:37:41   3626s] INFO: load_optimized_views is turned off for TSMC N5 and below
[01/09 09:37:41   3626s] Extraction option setup as:
[01/09 09:37:41   3626s] setenv gray_data OBS
[01/09 09:37:41   3626s] setenv enable_cluster_overhang_via true
[01/09 09:37:41   3626s] setenv enable_dfm_mask_conflict_shape true
[01/09 09:37:41   3626s] Begin Preparing Data for Parasitic Extraction
[01/09 09:38:08   3627s] Number of cell instances that miss model definition from library (.cl): 2
[01/09 09:38:08   3627s] Please see ./work/missingLibModelCell.out for model names. Those cells will be ignored in analysis.
[01/09 09:38:50   3627s] Extracting following DFM effects:
[01/09 09:38:50   3627s] MetalFill        : ON
[01/09 09:38:50   3627s] WEE Effects      : r_only
[01/09 09:38:50   3627s] Erosion Effects  : none
[01/09 09:38:50   3627s] T/B Enlargements : ON
[01/09 09:38:50   3627s] R(w) Effects     : ON
[01/09 09:38:50   3627s] R(w,s) Effects   : ON
[01/09 09:38:50   3627s] R(sw,st) Effects : ON
[01/09 09:38:50   3627s] TC(w) Effects    : ON
[01/09 09:38:50   3627s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[01/09 09:38:51   3627s] Ended Preparing Data for Parasitic Extraction: (cpu=0:02:34, real=0:01:09, mem(process/total/peak)=153.70MB/15235.76MB/10319.73MB)
[01/09 09:38:51   3627s] 
[01/09 09:38:51   3627s] Extraction option setup as:
[01/09 09:38:51   3627s] setenv gray_data OBS
[01/09 09:38:51   3627s] setenv enable_cluster_overhang_via true
[01/09 09:38:51   3627s] setenv enable_dfm_mask_conflict_shape true
[01/09 09:38:51   3627s] Begin Parasitic Extraction
[01/09 09:38:51   3627s] Extracting Progress:
[01/09 09:38:51   3627s]     0% at 09:38:51 01/09/2026
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M2. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M2. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s]    10% at 09:38:58 01/09/2026
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M2. Mask 2 and 1 shapes
[01/09 09:38:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:38:58   3627s] worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M2. Mask 2 and 1
[01/09 09:38:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:38:58   3627s] the worst mask definition.
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s] 
[01/09 09:38:58   3627s]    20% at 09:38:58 01/09/2026
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M2. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M2. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s]    30% at 09:39:12 01/09/2026
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M2. Mask 2 and 1 shapes
[01/09 09:39:12   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:12   3627s] worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M2. Mask 2 and 1
[01/09 09:39:12   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:12   3627s] the worst mask definition.
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s] 
[01/09 09:39:12   3627s]    40% at 09:39:12 01/09/2026
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.138) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.348) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.558) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.768) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.978) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.188) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.398) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.608) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.818) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,319.028) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.06) on M1. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.1) on M3. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s]    50% at 09:39:58 01/09/2026
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.138) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.348) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.558) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.768) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.978) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.188) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.398) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.608) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.818) on M0. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,319.028) on M0. Mask 2
[01/09 09:39:58   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.06) on M1. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.1) on M3. Mask 1
[01/09 09:39:58   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:39:58   3627s] using the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:39:58   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:39:58   3627s] worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:39:58   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:39:58   3627s] the worst mask definition.
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s] 
[01/09 09:39:58   3627s]    60% at 09:39:58 01/09/2026
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:40:09   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:09   3627s] worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:40:09   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:09   3627s] the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,478.838) on M0. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.048) on M0. Mask 1
[01/09 09:40:09   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.258) on M0. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.468) on M0. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.678) on M0. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.888) on M0. Mask 1
[01/09 09:40:09   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.098) on M0. Mask 1
[01/09 09:40:09   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.308) on M0. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.518) on M0. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.728) on M0. Mask 1
[01/09 09:40:09   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:40:09   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:09   3627s] worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:40:09   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:09   3627s] the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,478.76) on M1. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:40:09   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:09   3627s] worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:40:09   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:09   3627s] the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (332.108,440.64) on M3. Mask 2
[01/09 09:40:09   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:09   3627s] using the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:40:09   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:09   3627s] worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:40:09   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:09   3627s] the worst mask definition.
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s] 
[01/09 09:40:09   3627s]    70% at 09:40:09 01/09/2026
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:40:11   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:11   3627s] worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:40:11   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:11   3627s] the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,478.838) on M0. Mask 2
[01/09 09:40:11   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.048) on M0. Mask 2
[01/09 09:40:11   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.258) on M0. Mask 2
[01/09 09:40:11   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.468) on M0. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.678) on M0. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,479.888) on M0. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.098) on M0. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.308) on M0. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.518) on M0. Mask 2
[01/09 09:40:11   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,480.728) on M0. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:40:11   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:11   3627s] worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:40:11   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:11   3627s] the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,478.76) on M1. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:40:11   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:11   3627s] worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:40:11   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:11   3627s] the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (307.428,478.8) on M3. Mask 1
[01/09 09:40:11   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:11   3627s] using the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:40:11   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:11   3627s] worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:40:11   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:11   3627s] the worst mask definition.
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s] 
[01/09 09:40:11   3627s]    80% at 09:40:11 01/09/2026
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:40:21   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:21   3627s] worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:40:21   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:21   3627s] the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.138) on M0. Mask 1
[01/09 09:40:21   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.348) on M0. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.558) on M0. Mask 1
[01/09 09:40:21   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.768) on M0. Mask 1
[01/09 09:40:21   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.978) on M0. Mask 1
[01/09 09:40:21   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.188) on M0. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.398) on M0. Mask 1
[01/09 09:40:21   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.608) on M0. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.818) on M0. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,319.028) on M0. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:40:21   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:21   3627s] worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:40:21   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:21   3627s] the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.06) on M1. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:40:21   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:21   3627s] worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:40:21   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:21   3627s] the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.1) on M3. Mask 2
[01/09 09:40:21   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:21   3627s] using the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:40:21   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:21   3627s] worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:40:21   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:21   3627s] the worst mask definition.
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s] 
[01/09 09:40:21   3627s]    90% at 09:40:21 01/09/2026
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M0. Mask 2 and 1 shapes
[01/09 09:40:22   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:22   3627s] worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M0. Mask 2 and 1
[01/09 09:40:22   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:22   3627s] the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.138) on M0. Mask 1
[01/09 09:40:22   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.348) on M0. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.558) on M0. Mask 1
[01/09 09:40:22   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.768) on M0. Mask 1
[01/09 09:40:22   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.978) on M0. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.188) on M0. Mask 1
[01/09 09:40:22   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.398) on M0. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.608) on M0. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,318.818) on M0. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,319.028) on M0. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M1. Mask 2 and 1 shapes
[01/09 09:40:22   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:22   3627s] worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M1. Mask 2 and 1
[01/09 09:40:22   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:22   3627s] the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.06) on M1. Mask 1
[01/09 09:40:22   3627s] and 2 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M3. Mask 1 and 2 shapes
[01/09 09:40:22   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:22   3627s] worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M3. Mask 1 and 2
[01/09 09:40:22   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:22   3627s] the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (272.799,317.1) on M3. Mask 2
[01/09 09:40:22   3627s] and 1 shapes are overlapped and extractor estimate manufacturing effects 
[01/09 09:40:22   3627s] using the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,0) on M4. Mask 2 and 1 shapes
[01/09 09:40:22   3627s] are overlapped and extractor estimate manufacturing effects  using the
[01/09 09:40:22   3627s] worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] ** ERROR: (VOLTUS_EXTR-1293):  Detected a conflict in mask assignment at (0,200.032) on M4. Mask 2 and 1
[01/09 09:40:22   3627s] shapes are overlapped and extractor estimate manufacturing effects  using
[01/09 09:40:22   3627s] the worst mask definition.
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s] 
[01/09 09:40:22   3627s]   100% at 09:40:22 01/09/2026
[01/09 09:40:22   3627s] Ended Parasitic Extraction: (cpu=0:09:07, real=0:01:31, mem(process/total/peak)=11.83MB/11014.70MB/11465.06MB)
[01/09 09:40:22   3627s] 
[01/09 09:40:27   3627s] 
[01/09 09:40:27   3627s] Analyze Rail Settings:
[01/09 09:40:27   3627s] 	Temp directory: ./tmp
[01/09 09:40:27   3627s] 	Output directory: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static
[01/09 09:40:27   3627s] 	Run directory: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/
[01/09 09:40:27   3627s] 
[01/09 09:40:27   3627s] 
[01/09 09:40:27   3627s] (proc 1) Invoking: "/apps/SSV221_22.13-s090_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/voltus_rail_smg.VDD.cmd -l ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/voltus_rail_smg.VDD.log" ...
[01/09 09:40:27   3627s] (proc 0) Invoking: "/apps/SSV221_22.13-s090_1/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/voltus_rail_smg.VSS.cmd -l ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/voltus_rail_smg.VSS.log" ...
[01/09 09:40:27   3627s] (proc 1) Begin Merging power grid
[01/09 09:40:27   3627s] (proc 0) Begin Merging power grid
[01/09 09:40:27   3627s] (proc 0) Tech reference temperature: 25
[01/09 09:40:27   3627s] (proc 0) Target temperature: 125
[01/09 09:40:27   3627s] (proc 0) 
[01/09 09:40:27   3627s] (proc 1) Tech reference temperature: 25
[01/09 09:40:27   3627s] (proc 1) Target temperature: 125
[01/09 09:40:27   3627s] (proc 1) 
[01/09 09:40:27   3627s] (proc 0) Grid Statistics of Net VSS:
[01/09 09:40:27   3627s] (proc 0) - NODE
[01/09 09:40:27   3627s] (proc 0)   Total node: 1426402
[01/09 09:40:27   3627s] (proc 0)     Top Level grid node: 1425489
[01/09 09:40:27   3627s] (proc 0)       Top level interface node: 572659
[01/09 09:40:27   3627s] (proc 0)     Missing interface node: 0
[01/09 09:40:27   3627s] (proc 0)     Cell internal node: 913
[01/09 09:40:27   3627s] (proc 0) - ELEM
[01/09 09:40:27   3627s] (proc 0)   Total element: 1747893
[01/09 09:40:27   3627s] (proc 0)     Top Level grid element: 1746685
[01/09 09:40:27   3627s] (proc 0)     Cell internal element: 1208
[01/09 09:40:27   3627s] (proc 0) - INST
[01/09 09:40:27   3627s] (proc 0)   Instance logically connected: 568049
[01/09 09:40:27   3627s] (proc 0)     Tech: 0
[01/09 09:40:27   3627s] (proc 0)     StdCell: 568048
[01/09 09:40:27   3627s] (proc 0)     Macro:
[01/09 09:40:27   3627s] (proc 0)       Early: 0
[01/09 09:40:27   3627s] (proc 0)       IR: 0
[01/09 09:40:27   3627s] (proc 0)     Current Region:  0
[01/09 09:40:27   3627s] (proc 0)   Dropped instance due to missing/incomplete cell library: 0
[01/09 09:40:27   3627s] (proc 0) - TAP
[01/09 09:40:27   3627s] (proc 0)   Total tap: 572562
[01/09 09:40:27   3627s] (proc 0) 
[01/09 09:40:27   3627s] (proc 0) Ended Merging power grid: (cpu=0:00:09, real=0:00:04, mem(process/total/peak)=508.43MB/12015.91MB/11465.06MB)
[01/09 09:40:27   3627s] (proc 1) Grid Statistics of Net VDD:
[01/09 09:40:27   3627s] (proc 1) - NODE
[01/09 09:40:27   3627s] (proc 1)   Total node: 1417743
[01/09 09:40:27   3627s] (proc 1)     Top Level grid node: 1416960
[01/09 09:40:27   3627s] (proc 1)       Top level interface node: 569098
[01/09 09:40:27   3627s] (proc 1)     Missing interface node: 0
[01/09 09:40:27   3627s] (proc 1)     Cell internal node: 783
[01/09 09:40:27   3627s] (proc 1) - ELEM
[01/09 09:40:27   3627s] (proc 1)   Total element: 1737755
[01/09 09:40:27   3627s] (proc 1)     Top Level grid element: 1736673
[01/09 09:40:27   3627s] (proc 1)     Cell internal element: 1082
[01/09 09:40:27   3627s] (proc 1) - INST
[01/09 09:40:27   3627s] (proc 1)   Instance logically connected: 568873
[01/09 09:40:27   3627s] (proc 1)     Tech: 0
[01/09 09:40:27   3627s] (proc 1)     StdCell: 568872
[01/09 09:40:27   3627s] (proc 1)     Macro:
[01/09 09:40:27   3627s] (proc 1)       Early: 0
[01/09 09:40:27   3627s] (proc 1)       IR: 0
[01/09 09:40:27   3627s] (proc 1)     Current Region:  0
[01/09 09:40:27   3627s] (proc 1)   Dropped instance due to missing/incomplete cell library: 0
[01/09 09:40:27   3627s] (proc 1) - TAP
[01/09 09:40:27   3627s] (proc 1)   Total tap: 569001
[01/09 09:40:27   3627s] (proc 1) 
[01/09 09:40:27   3627s] (proc 1) Ended Merging power grid: (cpu=0:00:09, real=0:00:04, mem(process/total/peak)=507.06MB/11462.29MB/11465.06MB)
[01/09 09:40:27   3627s] 
[01/09 09:40:27   3627s] Begin Preparing Data for Rail Analysis
[01/09 09:40:30   3627s] 
[01/09 09:40:30   3627s] Net VSS
[01/09 09:40:30   3627s]   Power Pin Location File: /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/dbs/vsrc/VSS.vsrc
[01/09 09:40:30   3627s]   # Voltage Source Added/Total (%): 731/731 (100.00%)
[01/09 09:40:30   3627s] 
[01/09 09:40:32   3627s]   Power Database: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VSS.ptiavg
[01/09 09:40:32   3627s]   # Current Taps Matched/Total (%): 714689/714689 (100.00%)
[01/09 09:40:32   3627s]   # Instances Matched: 714689
[01/09 09:40:37   3627s] 
[01/09 09:40:37   3627s] Net VDD
[01/09 09:40:37   3627s]   Power Pin Location File: /projects/byd_A3_N4P_32bits_LPDDR5_phy/work/cdns_lp5x_x32_ew_phy_ds_top/muhanx/signoff/signoff-0109-wb/voltus_run/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/dbs/vsrc/VDD.vsrc
[01/09 09:40:37   3627s]   # Voltage Source Added/Total (%): 736/736 (100.00%)
[01/09 09:40:37   3627s] 
[01/09 09:40:38   3627s]   Power Database: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/static_VDD.ptiavg
[01/09 09:40:38   3627s]   # Current Taps Matched/Total (%): 714689/714689 (100.00%)
[01/09 09:40:38   3627s]   # Instances Matched: 714689
[01/09 09:40:39   3627s] 
[01/09 09:40:39   3627s] Begin PowerGrid Integrity Analysis
[01/09 09:40:41   3627s] 
[01/09 09:40:41   3627s] Begin Redistribute Disconnected Cap
[01/09 09:40:42   3627s] Ended Redistribute Disconnected Cap: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=800.48MB/12674.49MB/11465.06MB)
[01/09 09:40:42   3627s] 
[01/09 09:40:55   3627s] Ended PowerGrid Integrity Analysis: (cpu=0:00:13, real=0:00:15, mem(process/total/peak)=1059.07MB/12880.99MB/11465.06MB)
[01/09 09:40:55   3627s] 
[01/09 09:40:55   3627s] Ended Preparing Data for Rail Analysis: (cpu=0:00:28, real=0:00:27, mem(process/total/peak)=767.45MB/12880.99MB/11465.06MB)
[01/09 09:40:55   3627s] 
[01/09 09:40:55   3627s] 
[01/09 09:40:55   3627s] Begin Steady-State Analysis
[01/09 09:41:02   3627s] Ended Steady-State Analysis: (cpu=0:00:25, real=0:00:07, mem(process/total/peak)=1935.12MB/14070.85MB/11465.06MB)
[01/09 09:41:02   3627s] 
[01/09 09:41:07   3627s] 
[01/09 09:41:07   3627s] Begin Report Generation
[01/09 09:42:01   3627s] The report generation will be performed on multiple processes and the voltus.log will be updated once all the reports are generated.
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Net VSS:
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Preparing Database for Report Generation
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Circuit profile:
[01/09 09:42:01   3627s]                                                       Current    Voltage
[01/09 09:42:01   3627s] Layer Name                       Nodes   Resistors    Sources    Sources
[01/09 09:42:01   3627s] ----- --------------------  ----------  ----------  ---------  ---------
[01/09 09:42:01   3627s] 0     AP                             5           4          1          0
[01/09 09:42:01   3627s] 1     M15                          302         224          0          0
[01/09 09:42:01   3627s] 2     M14                          965         849          0        731
[01/09 09:42:01   3627s] 3     VIA13                          0         731          0          0
[01/09 09:42:01   3627s] 4     M13                        17136       17119          0          0
[01/09 09:42:01   3627s] 5     VIA12                          0       13600          0          0
[01/09 09:42:01   3627s] 6     M12                        20869       20837          0          0
[01/09 09:42:01   3627s] 7     VIA11                          0        7205          0          0
[01/09 09:42:01   3627s] 8     M11                        12915       12863          0          0
[01/09 09:42:01   3627s] 9     VIA10                          0        5476          0          0
[01/09 09:42:01   3627s] 10    M10                        10929       10804          0          0
[01/09 09:42:01   3627s] 11    VIA9                           0        5237          0          0
[01/09 09:42:01   3627s] 12    M9                          9670        9625          0          0
[01/09 09:42:01   3627s] 13    VIA8                           0        4248          0          0
[01/09 09:42:01   3627s] 14    M8                          9350        9248          0          0
[01/09 09:42:01   3627s] 15    VIA7                           0        4932          0          0
[01/09 09:42:01   3627s] 16    M7                         10363       10309          0          0
[01/09 09:42:01   3627s] 17    VIA6                           0        5166          0          0
[01/09 09:42:01   3627s] 18    M6                         10665       10550          0          0
[01/09 09:42:01   3627s] 19    VIA5                           0        5479          0          0
[01/09 09:42:01   3627s] 20    M5                         43705       43634          0          0
[01/09 09:42:01   3627s] 21    VIA4                           0       37913          0          0
[01/09 09:42:01   3627s] 22    M4                        114498      113731          0          0
[01/09 09:42:01   3627s] 23    VIA3                           0       75081          0          0
[01/09 09:42:01   3627s] 24    M3                        150845      150730          0          0
[01/09 09:42:01   3627s] 25    VIA2                           0       82667          0          0
[01/09 09:42:01   3627s] 26    M2                        161372      160561          0          0
[01/09 09:42:01   3627s] 27    VIA1                           0       77079          0          0
[01/09 09:42:01   3627s] 28    M1                        230881      153802          0          0
[01/09 09:42:01   3627s] 29    VIA0                           0       77079          0          0
[01/09 09:42:01   3627s] 30    M0                        621932      621110     544315          0
[01/09 09:42:01   3627s]                             ----------  ----------  ---------  ---------
[01/09 09:42:01   3627s] 31    Circuit total            1426403     1747893     544316        731
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Note: 1 current source are disconnected.
[01/09 09:42:01   3627s] Ended Preparing Database for Report Generation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=721.86MB/17542.34MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=721.94MB/17542.34MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin IR Drop (Linear) Report Generation
[01/09 09:42:01   3627s]   Voltage: 0
[01/09 09:42:01   3627s]   Threshold: 0.015
[01/09 09:42:01   3627s]   Minimum, Average, Maximum IR Drop: 0.000V, 0.501mV, 9.163mV
[01/09 09:42:01   3627s]     Range 1(   8.018mV  -     9.164mV ):        11 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(   6.872mV  -     8.018mV ):         3 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(   5.727mV  -     6.872mV ):        22 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(   4.582mV  -     5.727mV ):        33 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(   3.436mV  -     4.582mV ):       223 (  0.02%)
[01/09 09:42:01   3627s]     Range 6(   2.291mV  -     3.436mV ):      1654 (  0.12%)
[01/09 09:42:01   3627s]     Range 7(   1.145mV  -     2.291mV ):     60148 (  4.22%)
[01/09 09:42:01   3627s]     Range 8(    0.000V  -     1.145mV ):   1363826 ( 95.65%)
[01/09 09:42:01   3627s] *** Note : 482 disconnected nodes are excluded from the report.
[01/09 09:42:01   3627s]     Layer with maximum IR Drop:  M0
[01/09 09:42:01   3627s]       M14: 2.6782e-12 [0 - 0]
[01/09 09:42:01   3627s]       M13: 8.0708e-05 [4.7923e-07 - 8.1187e-05]
[01/09 09:42:01   3627s]       M12: 0.00010206 [1.0387e-06 - 0.0001031]
[01/09 09:42:01   3627s]       M11: 0.00048861 [2.0315e-06 - 0.00049064]
[01/09 09:42:01   3627s]       M10: 0.00049743 [4.8556e-06 - 0.00050229]
[01/09 09:42:01   3627s]       M9: 0.00051512 [7.3078e-06 - 0.00052243]
[01/09 09:42:01   3627s]       M8: 0.00053868 [9.0195e-06 - 0.0005477]
[01/09 09:42:01   3627s]       M7: 0.00065132 [1.1571e-05 - 0.00066289]
[01/09 09:42:01   3627s]       M6: 0.00080738 [1.4187e-05 - 0.00082157]
[01/09 09:42:01   3627s]       M5: 0.0011969 [1.6817e-05 - 0.0012137]
[01/09 09:42:01   3627s]       M4: 0.0017189 [1.709e-05 - 0.001736]
[01/09 09:42:01   3627s]       M3: 0.0021966 [1.7207e-05 - 0.0022138]
[01/09 09:42:01   3627s]       M2: 0.005084 [1.7285e-05 - 0.0051013]
[01/09 09:42:01   3627s]       M1: 0.0066674 [1.7357e-05 - 0.0066848]
[01/09 09:42:01   3627s]       M0: 0.0091458 [1.737e-05 - 0.0091632]
[01/09 09:42:01   3627s]   IR Report: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/VSS.main.rpt
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/ir_linear.gif
[01/09 09:42:01   3627s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=722.57MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin IR Drop (Limit) Report Generation
[01/09 09:42:01   3627s]   Voltage: 0
[01/09 09:42:01   3627s]   Threshold: 0.015
[01/09 09:42:01   3627s]   Minimum, Average, Maximum IR Drop: 0.000V, 0.501mV, 9.163mV
[01/09 09:42:01   3627s]     Range 1(  15.000mV  -    15.002mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(  13.750mV  -    15.000mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(  12.500mV  -    13.750mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(  11.250mV  -    12.500mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(  10.000mV  -    11.250mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(   8.750mV  -    10.000mV ):         2 (  0.00%)
[01/09 09:42:01   3627s]     Range 7(   7.500mV  -     8.750mV ):        10 (  0.00%)
[01/09 09:42:01   3627s]     Range 8(  -1.000uV  -     7.500mV ):   1425908 (100.00%)
[01/09 09:42:01   3627s] *** Note : 482 disconnected nodes are excluded from the report.
[01/09 09:42:01   3627s]     Layer with maximum IR Drop:  M0
[01/09 09:42:01   3627s]       M14: 2.6782e-12 [0 - 0]
[01/09 09:42:01   3627s]       M13: 8.0708e-05 [4.7923e-07 - 8.1187e-05]
[01/09 09:42:01   3627s]       M12: 0.00010206 [1.0387e-06 - 0.0001031]
[01/09 09:42:01   3627s]       M11: 0.00048861 [2.0315e-06 - 0.00049064]
[01/09 09:42:01   3627s]       M10: 0.00049743 [4.8556e-06 - 0.00050229]
[01/09 09:42:01   3627s]       M9: 0.00051512 [7.3078e-06 - 0.00052243]
[01/09 09:42:01   3627s]       M8: 0.00053868 [9.0195e-06 - 0.0005477]
[01/09 09:42:01   3627s]       M7: 0.00065132 [1.1571e-05 - 0.00066289]
[01/09 09:42:01   3627s]       M6: 0.00080738 [1.4187e-05 - 0.00082157]
[01/09 09:42:01   3627s]       M5: 0.0011969 [1.6817e-05 - 0.0012137]
[01/09 09:42:01   3627s]       M4: 0.0017189 [1.709e-05 - 0.001736]
[01/09 09:42:01   3627s]       M3: 0.0021966 [1.7207e-05 - 0.0022138]
[01/09 09:42:01   3627s]       M2: 0.005084 [1.7285e-05 - 0.0051013]
[01/09 09:42:01   3627s]       M1: 0.0066674 [1.7357e-05 - 0.0066848]
[01/09 09:42:01   3627s]       M0: 0.0091458 [1.737e-05 - 0.0091632]
[01/09 09:42:01   3627s]   IR Report: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/VSS.main.rpt
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/ir_limit.gif
[01/09 09:42:01   3627s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=722.58MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Tap Current Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Tap Current: -96.620uA, -0.147uA, 0.000A
[01/09 09:42:01   3627s]   Total Current: -80.155mA
[01/09 09:42:01   3627s]     Range 1(  -1.000GA  -    -1.000mA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(  -1.000mA  -  -100.000uA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(-100.000uA  -   -10.000uA ):       655 (  0.12%)
[01/09 09:42:01   3627s]     Range 4( -10.000uA  -    -1.000uA ):     20912 (  3.84%)
[01/09 09:42:01   3627s]     Range 5(  -1.000uA  -  -100.000nA ):     63244 ( 11.62%)
[01/09 09:42:01   3627s]     Range 6(-100.000nA  -   -10.000nA ):     86366 ( 15.87%)
[01/09 09:42:01   3627s]     Range 7( -10.000nA  -    -1.000nA ):     38197 (  7.02%)
[01/09 09:42:01   3627s]     Range 8(  -1.000nA  -      0.000A ):    334941 ( 61.53%)
[01/09 09:42:01   3627s] *** Note: 1 disconnected taps (-0.171A) are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/tc.gif
[01/09 09:42:01   3627s] Ended Tap Current Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=722.66MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Instance Based IR Drop Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Instance Based IR Drop: 17.381uV, 0.622mV, 9.163mV
[01/09 09:42:01   3627s]     Range 1(  15.000mV  -    15.002mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(  13.750mV  -    15.000mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(  12.500mV  -    13.750mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(  11.250mV  -    12.500mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(  10.000mV  -    11.250mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(   8.750mV  -    10.000mV ):         2 (  0.00%)
[01/09 09:42:01   3627s]     Range 7(   7.500mV  -     8.750mV ):         8 (  0.00%)
[01/09 09:42:01   3627s]     Range 8(  -1.000uV  -     7.500mV ):    544305 (100.00%)
[01/09 09:42:01   3627s] *** Note : 1 disconnected nodes are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/iv.gif
[01/09 09:42:01   3627s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=722.98MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Effective Instance Voltage Report Generation
[01/09 09:42:01   3627s] Ended Effective Instance Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=723.00MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Voltage Source Current Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Voltage Source Current: 13.591uA, 0.110mA, 0.281mA
[01/09 09:42:01   3627s]   Total Current: 80.155mA
[01/09 09:42:01   3627s]     Range 1(   0.248mA  -     0.281mA ):         7 (  0.96%)
[01/09 09:42:01   3627s]     Range 2(   0.214mA  -     0.248mA ):        28 (  3.83%)
[01/09 09:42:01   3627s]     Range 3(   0.181mA  -     0.214mA ):        47 (  6.43%)
[01/09 09:42:01   3627s]     Range 4(   0.148mA  -     0.181mA ):        74 ( 10.12%)
[01/09 09:42:01   3627s]     Range 5(   0.114mA  -     0.148mA ):       123 ( 16.83%)
[01/09 09:42:01   3627s]     Range 6(  80.546uA  -     0.114mA ):       226 ( 30.92%)
[01/09 09:42:01   3627s]     Range 7(  47.068uA  -    80.546uA ):       165 ( 22.57%)
[01/09 09:42:01   3627s]     Range 8(  13.589uA  -    47.068uA ):        61 (  8.34%)
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/vc.gif
[01/09 09:42:01   3627s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=723.07MB/17542.35MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Resistor Current Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Resistor Current: 0.000A, 1.839uA, 0.281mA
[01/09 09:42:01   3627s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2( 100.000uA  -     1.000mA ):       736 (  0.04%)
[01/09 09:42:01   3627s]     Range 3(  10.000uA  -   100.000uA ):     76687 (  4.39%)
[01/09 09:42:01   3627s]     Range 4(   1.000uA  -    10.000uA ):    466268 ( 26.68%)
[01/09 09:42:01   3627s]     Range 5(   0.100uA  -     1.000uA ):    845303 ( 48.37%)
[01/09 09:42:01   3627s]     Range 6(  10.000nA  -     0.100uA ):    168765 (  9.66%)
[01/09 09:42:01   3627s]     Range 7(   1.000nA  -    10.000nA ):     22183 (  1.27%)
[01/09 09:42:01   3627s]     Range 8(    0.000A  -     1.000nA ):    167691 (  9.60%)
[01/09 09:42:01   3627s] *** Note : 260 disconnected resistors are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/rc.gif
[01/09 09:42:01   3627s] Ended Resistor Current Report Generation: (cpu=0:00:06, real=0:00:06, mem(process/total/peak)=1595.12MB/19265.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Resistor Voltage Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 17.648uV, 2.219mV
[01/09 09:42:01   3627s]     Range 1(   1.941mV  -     2.219mV ):         1 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(   1.664mV  -     1.941mV ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(   1.387mV  -     1.664mV ):         6 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(   1.109mV  -     1.387mV ):         3 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(   0.832mV  -     1.109mV ):        24 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(   0.555mV  -     0.832mV ):       107 (  0.01%)
[01/09 09:42:01   3627s]     Range 7(   0.277mV  -     0.555mV ):      1623 (  0.09%)
[01/09 09:42:01   3627s]     Range 8(    0.000V  -     0.277mV ):   1745869 ( 99.90%)
[01/09 09:42:01   3627s] *** Note : 260 disconnected resistors are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/rv.gif
[01/09 09:42:01   3627s] Ended Resistor Voltage Report Generation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1610.57MB/19299.69MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Power Gate I/Idsat Report Generation
[01/09 09:42:01   3627s]   No data found
[01/09 09:42:01   3627s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.60MB/19299.69MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Power Gate Voltage Report Generation
[01/09 09:42:01   3627s]   No data found.
[01/09 09:42:01   3627s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.61MB/19299.68MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Resistance of the Least Resistive Path Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Resistance of the Least Resistive Path: 197.066Ohm, 288.791Ohm, 553.224Ohm
[01/09 09:42:01   3627s]     Range 1(  508.704Ohm  -    553.279Ohm ):        10 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(  464.184Ohm  -    508.704Ohm ):        61 (  0.01%)
[01/09 09:42:01   3627s]     Range 3(  419.665Ohm  -    464.184Ohm ):       147 (  0.03%)
[01/09 09:42:01   3627s]     Range 4(  375.145Ohm  -    419.665Ohm ):      1738 (  0.31%)
[01/09 09:42:01   3627s]     Range 5(  330.625Ohm  -    375.145Ohm ):     35653 (  6.28%)
[01/09 09:42:01   3627s]     Range 6(  286.106Ohm  -    330.625Ohm ):    283994 ( 49.99%)
[01/09 09:42:01   3627s]     Range 7(  241.586Ohm  -    286.106Ohm ):    199623 ( 35.14%)
[01/09 09:42:01   3627s]     Range 8(  197.047Ohm  -    241.586Ohm ):     46822 (  8.24%)
[01/09 09:42:01   3627s] *** Note : 1 disconnected Instances are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/rlrp.gif
[01/09 09:42:01   3627s] Ended Resistance of the Least Resistive Path Report Generation: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=1863.23MB/20002.99MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Info: Using Layer-stack details from : './work/lib_merged.cl/qrcTechFile_RCgen'
[01/09 09:42:01   3627s] Info: Using EM Rules from : '/process/tsmcN4/data/gp/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/ICT_EM_v1d0p1a/cln4p_1p15m+ut-alrdl_1x1xb1xe1ya1yb5y2yy2z_shdmim.ictem'
[01/09 09:42:01   3627s] Warning: WARNING (EM_MSG-1006): The value of lifetime is not specified. As a result, 87600 hours will be used as the default value of lifetime.
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Current Density (J/JMAX) Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Current Density (J/JMAX): 0.000, 3.351m, 0.403
[01/09 09:42:01   3627s]     Range 1(    1.000  -     1.000G ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(    0.857  -      1.000 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(    0.714  -      0.857 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(    0.571  -      0.714 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(    0.429  -      0.571 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(    0.286  -      0.429 ):         2 (  0.00%)
[01/09 09:42:01   3627s]     Range 7(    0.143  -      0.286 ):        17 (  0.00%)
[01/09 09:42:01   3627s]     Range 8(    0.000  -      0.143 ):   1717522 (100.00%)
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VSS/rj.gif
[01/09 09:42:01   3627s] Ended Current Density (J/JMAX) Report Generation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=1948.31MB/20079.12MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Voltage Across Vias and Contacts Report Generation
[01/09 09:42:01   3627s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1948.32MB/20079.12MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Weak Grid Connectivity Report
[01/09 09:42:01   3627s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1948.71MB/20079.14MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Grid Integrity Report Generation
[01/09 09:42:01   3627s]   # Missing Cell Power-Grid Views: 0
[01/09 09:42:01   3627s]   # Physically Disconnected Instances: 1
[01/09 09:42:01   3627s]   # Instances with Floating Power Pins: 0
[01/09 09:42:01   3627s]   # Disconnected Wire Segments: 222
[01/09 09:42:01   3627s]   # Weakly Connected Metal Segments: 151
[01/09 09:42:01   3627s]   # Dropped Voltage Sources: 0
[01/09 09:42:01   3627s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1948.84MB/20079.14MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Net VDD:
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Preparing Database for Report Generation
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Circuit profile:
[01/09 09:42:01   3627s]                                                       Current    Voltage
[01/09 09:42:01   3627s] Layer Name                       Nodes   Resistors    Sources    Sources
[01/09 09:42:01   3627s] ----- --------------------  ----------  ----------  ---------  ---------
[01/09 09:42:01   3627s] 0     AP                             5           4          1          0
[01/09 09:42:01   3627s] 1     M15                          187         146          0          0
[01/09 09:42:01   3627s] 2     M14                          893         846          0        736
[01/09 09:42:01   3627s] 3     VIA13                          0         736          0          0
[01/09 09:42:01   3627s] 4     M13                        15696       15680          0          0
[01/09 09:42:01   3627s] 5     VIA12                          0       12400          0          0
[01/09 09:42:01   3627s] 6     M12                        19594       19562          0          0
[01/09 09:42:01   3627s] 7     VIA11                          0        7130          0          0
[01/09 09:42:01   3627s] 8     M11                        12920       12867          0          0
[01/09 09:42:01   3627s] 9     VIA10                          0        5550          0          0
[01/09 09:42:01   3627s] 10    M10                        11077       10952          0          0
[01/09 09:42:01   3627s] 11    VIA9                           0        5311          0          0
[01/09 09:42:01   3627s] 12    M9                          9848        9800          0          0
[01/09 09:42:01   3627s] 13    VIA8                           0        4344          0          0
[01/09 09:42:01   3627s] 14    M8                          9447        9345          0          0
[01/09 09:42:01   3627s] 15    VIA7                           0        4933          0          0
[01/09 09:42:01   3627s] 16    M7                         10417       10364          0          0
[01/09 09:42:01   3627s] 17    VIA6                           0        5219          0          0
[01/09 09:42:01   3627s] 18    M6                         10871       10755          0          0
[01/09 09:42:01   3627s] 19    VIA5                           0        5430          0          0
[01/09 09:42:01   3627s] 20    M5                         42967       42899          0          0
[01/09 09:42:01   3627s] 21    VIA4                           0       37236          0          0
[01/09 09:42:01   3627s] 22    M4                        113839      113072          0          0
[01/09 09:42:01   3627s] 23    VIA3                           0       75099          0          0
[01/09 09:42:01   3627s] 24    M3                        150849      150734          0          0
[01/09 09:42:01   3627s] 25    VIA2                           0       82661          0          0
[01/09 09:42:01   3627s] 26    M2                        161458      160647          0          0
[01/09 09:42:01   3627s] 27    VIA1                           0       77175          0          0
[01/09 09:42:01   3627s] 28    M1                        231067      153892          0          0
[01/09 09:42:01   3627s] 29    VIA0                           0       77175          0          0
[01/09 09:42:01   3627s] 30    M0                        616608      615791     538901          0
[01/09 09:42:01   3627s]                             ----------  ----------  ---------  ---------
[01/09 09:42:01   3627s] 31    Circuit total            1417744     1737755     538902        736
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Note: 1 current source are disconnected.
[01/09 09:42:01   3627s] Ended Preparing Database for Report Generation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=723.33MB/17542.33MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=723.41MB/17542.33MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin IR Drop (Linear) Report Generation
[01/09 09:42:01   3627s]   Voltage: 0.675
[01/09 09:42:01   3627s]   Threshold: 0.6615
[01/09 09:42:01   3627s]   Minimum, Average, Maximum IR Drop: 0.666V, 0.674V, 0.675V
[01/09 09:42:01   3627s]     Range 1(    0.666V  -      0.667V ):        10 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(    0.667V  -      0.668V ):         2 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(    0.668V  -      0.669V ):        14 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(    0.669V  -      0.670V ):        39 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(    0.670V  -      0.671V ):       149 (  0.01%)
[01/09 09:42:01   3627s]     Range 6(    0.671V  -      0.673V ):      1557 (  0.11%)
[01/09 09:42:01   3627s]     Range 7(    0.673V  -      0.674V ):     54865 (  3.87%)
[01/09 09:42:01   3627s]     Range 8(    0.674V  -      0.675V ):   1360848 ( 96.00%)
[01/09 09:42:01   3627s] *** Note : 259 disconnected nodes are excluded from the report.
[01/09 09:42:01   3627s]     Layer with maximum IR Drop:  M0
[01/09 09:42:01   3627s]       M14: 0 [0.675 - 0.675]
[01/09 09:42:01   3627s]       M13: 8.148e-05 [0.67492 - 0.675]
[01/09 09:42:01   3627s]       M12: 0.0001452 [0.67485 - 0.675]
[01/09 09:42:01   3627s]       M11: 0.0012884 [0.67371 - 0.67499]
[01/09 09:42:01   3627s]       M10: 0.0012847 [0.67371 - 0.67499]
[01/09 09:42:01   3627s]       M9: 0.0012795 [0.67371 - 0.67499]
[01/09 09:42:01   3627s]       M8: 0.0012746 [0.67371 - 0.67498]
[01/09 09:42:01   3627s]       M7: 0.0012712 [0.6737 - 0.67498]
[01/09 09:42:01   3627s]       M6: 0.0012729 [0.6737 - 0.67497]
[01/09 09:42:01   3627s]       M5: 0.0012741 [0.6737 - 0.67497]
[01/09 09:42:01   3627s]       M4: 0.0022525 [0.67272 - 0.67497]
[01/09 09:42:01   3627s]       M3: 0.0026829 [0.67229 - 0.67497]
[01/09 09:42:01   3627s]       M2: 0.0053448 [0.66963 - 0.67497]
[01/09 09:42:01   3627s]       M1: 0.0069097 [0.66806 - 0.67497]
[01/09 09:42:01   3627s]       M0: 0.0093622 [0.66561 - 0.67497]
[01/09 09:42:01   3627s]   IR Report: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/VDD.main.rpt
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/ir_linear.gif
[01/09 09:42:01   3627s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=724.04MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin IR Drop (Limit) Report Generation
[01/09 09:42:01   3627s]   Voltage: 0.675
[01/09 09:42:01   3627s]   Threshold: 0.6615
[01/09 09:42:01   3627s]   Minimum, Average, Maximum IR Drop: 0.666V, 0.674V, 0.675V
[01/09 09:42:01   3627s]     Range 1(    0.661V  -      0.661V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(    0.661V  -      0.663V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(    0.663V  -      0.664V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(    0.664V  -      0.665V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(    0.665V  -      0.666V ):         3 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(    0.666V  -      0.667V ):         7 (  0.00%)
[01/09 09:42:01   3627s]     Range 7(    0.667V  -      0.668V ):         8 (  0.00%)
[01/09 09:42:01   3627s]     Range 8(    0.668V  -      0.675V ):   1417466 (100.00%)
[01/09 09:42:01   3627s] *** Note : 259 disconnected nodes are excluded from the report.
[01/09 09:42:01   3627s]     Layer with maximum IR Drop:  M0
[01/09 09:42:01   3627s]       M14: 0 [0.675 - 0.675]
[01/09 09:42:01   3627s]       M13: 8.148e-05 [0.67492 - 0.675]
[01/09 09:42:01   3627s]       M12: 0.0001452 [0.67485 - 0.675]
[01/09 09:42:01   3627s]       M11: 0.0012884 [0.67371 - 0.67499]
[01/09 09:42:01   3627s]       M10: 0.0012847 [0.67371 - 0.67499]
[01/09 09:42:01   3627s]       M9: 0.0012795 [0.67371 - 0.67499]
[01/09 09:42:01   3627s]       M8: 0.0012746 [0.67371 - 0.67498]
[01/09 09:42:01   3627s]       M7: 0.0012712 [0.6737 - 0.67498]
[01/09 09:42:01   3627s]       M6: 0.0012729 [0.6737 - 0.67497]
[01/09 09:42:01   3627s]       M5: 0.0012741 [0.6737 - 0.67497]
[01/09 09:42:01   3627s]       M4: 0.0022525 [0.67272 - 0.67497]
[01/09 09:42:01   3627s]       M3: 0.0026829 [0.67229 - 0.67497]
[01/09 09:42:01   3627s]       M2: 0.0053448 [0.66963 - 0.67497]
[01/09 09:42:01   3627s]       M1: 0.0069097 [0.66806 - 0.67497]
[01/09 09:42:01   3627s]       M0: 0.0093622 [0.66561 - 0.67497]
[01/09 09:42:01   3627s]   IR Report: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/VDD.main.rpt
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/ir_limit.gif
[01/09 09:42:01   3627s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=724.05MB/17542.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Tap Current Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Tap Current: 0.000A, 0.149uA, 96.620uA
[01/09 09:42:01   3627s]   Total Current: 80.108mA
[01/09 09:42:01   3627s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(  10.000uA  -   100.000uA ):       662 (  0.12%)
[01/09 09:42:01   3627s]     Range 4(   1.000uA  -    10.000uA ):     21234 (  3.94%)
[01/09 09:42:01   3627s]     Range 5( 100.000nA  -     1.000uA ):     60231 ( 11.18%)
[01/09 09:42:01   3627s]     Range 6(  10.000nA  -   100.000nA ):     84919 ( 15.76%)
[01/09 09:42:01   3627s]     Range 7(   1.000nA  -    10.000nA ):     37954 (  7.04%)
[01/09 09:42:01   3627s]     Range 8(    0.000A  -     1.000nA ):    333901 ( 61.96%)
[01/09 09:42:01   3627s] *** Note: 1 disconnected taps (0.159A) are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/tc.gif
[01/09 09:42:01   3627s] Ended Tap Current Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=724.14MB/17542.35MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Instance Based IR Drop Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Instance Based IR Drop: 0.666V, 0.674V, 0.675V
[01/09 09:42:01   3627s]     Range 1(    0.661V  -      0.661V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(    0.661V  -      0.663V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(    0.663V  -      0.664V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(    0.664V  -      0.665V ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(    0.665V  -      0.666V ):         3 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(    0.666V  -      0.667V ):         5 (  0.00%)
[01/09 09:42:01   3627s]     Range 7(    0.667V  -      0.668V ):         5 (  0.00%)
[01/09 09:42:01   3627s]     Range 8(    0.668V  -      0.675V ):    538888 (100.00%)
[01/09 09:42:01   3627s] *** Note : 1 disconnected nodes are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/iv.gif
[01/09 09:42:01   3627s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=724.46MB/17956.35MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Effective Instance Voltage Report Generation
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s]  Avg EIV:
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Effective Instance Voltage: 0.656V, 0.674V, 0.675V
[01/09 09:42:01   3627s]     Range 1(    0.656V  -      0.659V ):         2 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(    0.659V  -      0.661V ):         1 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(    0.661V  -      0.663V ):         3 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(    0.663V  -      0.666V ):        10 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(    0.666V  -      0.668V ):        63 (  0.03%)
[01/09 09:42:01   3627s]     Range 6(    0.668V  -      0.670V ):       482 (  0.22%)
[01/09 09:42:01   3627s]     Range 7(    0.670V  -      0.673V ):     17976 (  8.10%)
[01/09 09:42:01   3627s]     Range 8(    0.673V  -      0.675V ):    203509 ( 91.65%)
[01/09 09:42:01   3627s]   *** Note: 1 instance(s) don't have valid elapsed EIV results and they are excluded from histogram and gif file. For more details, please check the EIV report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD_VSS.avg_div.gif
[01/09 09:42:01   3627s]   GIF Limit plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD_VSS.avg_limit_div.gif
[01/09 09:42:01   3627s]   **** Note: Histogram and gif file are generated based on elapsed EIV results.
[01/09 09:42:01   3627s] Ended Effective Instance Voltage Report Generation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=724.63MB/18372.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Voltage Source Current Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Voltage Source Current: -0.471mA, -0.109mA, -1.954uA
[01/09 09:42:01   3627s]   Total Current: -80.113mA
[01/09 09:42:01   3627s]     Range 1(  -0.471mA  -    -0.412mA ):         1 (  0.14%)
[01/09 09:42:01   3627s]     Range 2(  -0.412mA  -    -0.354mA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(  -0.354mA  -    -0.295mA ):         4 (  0.54%)
[01/09 09:42:01   3627s]     Range 4(  -0.295mA  -    -0.236mA ):        15 (  2.04%)
[01/09 09:42:01   3627s]     Range 5(  -0.236mA  -    -0.178mA ):        72 (  9.78%)
[01/09 09:42:01   3627s]     Range 6(  -0.178mA  -    -0.119mA ):       203 ( 27.58%)
[01/09 09:42:01   3627s]     Range 7(  -0.119mA  -   -60.581uA ):       256 ( 34.78%)
[01/09 09:42:01   3627s]     Range 8( -60.581uA  -    -1.954uA ):       185 ( 25.14%)
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/vc.gif
[01/09 09:42:01   3627s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=724.68MB/18373.36MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Resistor Current Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Resistor Current: 0.000A, 1.845uA, 0.472mA
[01/09 09:42:01   3627s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2( 100.000uA  -     1.000mA ):      1093 (  0.06%)
[01/09 09:42:01   3627s]     Range 3(  10.000uA  -   100.000uA ):     65410 (  3.76%)
[01/09 09:42:01   3627s]     Range 4(   1.000uA  -    10.000uA ):    453760 ( 26.11%)
[01/09 09:42:01   3627s]     Range 5(   0.100uA  -     1.000uA ):    840382 ( 48.36%)
[01/09 09:42:01   3627s]     Range 6(  10.000nA  -     0.100uA ):    163175 (  9.39%)
[01/09 09:42:01   3627s]     Range 7(   1.000nA  -    10.000nA ):     17233 (  0.99%)
[01/09 09:42:01   3627s]     Range 8(    0.000A  -     1.000nA ):    196550 ( 11.31%)
[01/09 09:42:01   3627s] *** Note : 152 disconnected resistors are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/rc.gif
[01/09 09:42:01   3627s] Ended Resistor Current Report Generation: (cpu=0:00:05, real=0:00:06, mem(process/total/peak)=1600.78MB/19299.68MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Resistor Voltage Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 17.648uV, 2.132mV
[01/09 09:42:01   3627s]     Range 1(   1.865mV  -     2.132mV ):         1 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(   1.599mV  -     1.865mV ):         1 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(   1.332mV  -     1.599mV ):         5 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(   1.066mV  -     1.332mV ):         4 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(   0.799mV  -     1.066mV ):        26 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(   0.533mV  -     0.799mV ):       125 (  0.01%)
[01/09 09:42:01   3627s]     Range 7(   0.266mV  -     0.533mV ):      1888 (  0.11%)
[01/09 09:42:01   3627s]     Range 8(    0.000V  -     0.266mV ):   1735553 ( 99.88%)
[01/09 09:42:01   3627s] *** Note : 152 disconnected resistors are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/rv.gif
[01/09 09:42:01   3627s] Ended Resistor Voltage Report Generation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=1616.16MB/19658.98MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Power Gate I/Idsat Report Generation
[01/09 09:42:01   3627s]   No data found
[01/09 09:42:01   3627s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1616.16MB/19658.98MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Power Gate Voltage Report Generation
[01/09 09:42:01   3627s]   No data found.
[01/09 09:42:01   3627s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1616.20MB/19658.98MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Resistance of the Least Resistive Path Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Resistance of the Least Resistive Path: 195.173Ohm, 287.462Ohm, 533.766Ohm
[01/09 09:42:01   3627s]     Range 1(  491.442Ohm  -    533.819Ohm ):        54 (  0.01%)
[01/09 09:42:01   3627s]     Range 2(  449.117Ohm  -    491.442Ohm ):        85 (  0.01%)
[01/09 09:42:01   3627s]     Range 3(  406.793Ohm  -    449.117Ohm ):       171 (  0.03%)
[01/09 09:42:01   3627s]     Range 4(  364.469Ohm  -    406.793Ohm ):      1772 (  0.31%)
[01/09 09:42:01   3627s]     Range 5(  322.145Ohm  -    364.469Ohm ):     63572 ( 11.18%)
[01/09 09:42:01   3627s]     Range 6(  279.821Ohm  -    322.145Ohm ):    286530 ( 50.37%)
[01/09 09:42:01   3627s]     Range 7(  237.497Ohm  -    279.821Ohm ):    180275 ( 31.69%)
[01/09 09:42:01   3627s]     Range 8(  195.153Ohm  -    237.497Ohm ):     36413 (  6.40%)
[01/09 09:42:01   3627s] *** Note : 1 disconnected Instances are excluded from the report.
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/rlrp.gif
[01/09 09:42:01   3627s] Ended Resistance of the Least Resistive Path Report Generation: (cpu=0:00:04, real=0:00:05, mem(process/total/peak)=1868.71MB/20002.97MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Info: Using Layer-stack details from : './work/lib_merged.cl/qrcTechFile_RCgen'
[01/09 09:42:01   3627s] Info: Using EM Rules from : '/process/tsmcN4/data/gp/QRC/15M1X1Xb1Xe1Ya1Yb5Y2Yy2Z_SHDMIM_UT/ICT_EM_v1d0p1a/cln4p_1p15m+ut-alrdl_1x1xb1xe1ya1yb5y2yy2z_shdmim.ictem'
[01/09 09:42:01   3627s] Warning: WARNING (EM_MSG-1006): The value of lifetime is not specified. As a result, 87600 hours will be used as the default value of lifetime.
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Current Density (J/JMAX) Report Generation
[01/09 09:42:01   3627s]   Minimum, Average, Maximum Current Density (J/JMAX): 0.000, 3.509m, 0.415
[01/09 09:42:01   3627s]     Range 1(    1.000  -     1.000G ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 2(    0.857  -      1.000 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 3(    0.714  -      0.857 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 4(    0.571  -      0.714 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 5(    0.429  -      0.571 ):         0 (  0.00%)
[01/09 09:42:01   3627s]     Range 6(    0.286  -      0.429 ):         3 (  0.00%)
[01/09 09:42:01   3627s]     Range 7(    0.143  -      0.286 ):        32 (  0.00%)
[01/09 09:42:01   3627s]     Range 8(    0.000  -      0.143 ):   1707213 (100.00%)
[01/09 09:42:01   3627s]   GIF plot: ./dbs/func_func_ssgnp_0p675v_125c_cworst_CCworst_T_cworst_CCworst_T_setup_static/PD_125C_avg_1/Reports/VDD/rj.gif
[01/09 09:42:01   3627s] Ended Current Density (J/JMAX) Report Generation: (cpu=0:00:08, real=0:00:09, mem(process/total/peak)=1953.91MB/20079.10MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Voltage Across Vias and Contacts Report Generation
[01/09 09:42:01   3627s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1953.92MB/20079.10MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Weak Grid Connectivity Report
[01/09 09:42:01   3627s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1954.30MB/20079.10MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Begin Grid Integrity Report Generation
[01/09 09:42:01   3627s]   # Missing Cell Power-Grid Views: 0
[01/09 09:42:01   3627s]   # Physically Disconnected Instances: 1
[01/09 09:42:01   3627s]   # Instances with Floating Power Pins: 0
[01/09 09:42:01   3627s]   # Disconnected Wire Segments: 107
[01/09 09:42:01   3627s]   # Weakly Connected Metal Segments: 43
[01/09 09:42:01   3627s]   # Dropped Voltage Sources: 0
[01/09 09:42:01   3627s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1954.44MB/20079.10MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:01   3627s] Ended Report Generation: (cpu=0:00:00, real=0:00:54, mem(process/total/peak)=233.75MB/20079.08MB/11465.06MB)
[01/09 09:42:01   3627s] 
[01/09 09:42:03   3627s] 
[01/09 09:42:03   3627s] Rail Analysis Statistics:
[01/09 09:42:03   3627s] Warning messages:      0
[01/09 09:42:03   3627s] Error messages:        0
[01/09 09:42:03   3627s] 
[01/09 09:42:03   3627s] Rail Analysis completed successfully.
[01/09 09:42:03   3627s] 
[01/09 09:42:03   3627s] Finished Rail Analysis at 09:42:03 01/09/2026 (cpu=0:12:43, real=0:04:34, peak mem=11465.06MB)
[01/09 09:42:03   3627s] Current Voltus IC Power Integrity Solution resource usage: (total cpu=0:53:38, real=0:18:52, mem=5364.82MB)
[01/09 09:42:04   4364s] <CMD> exit
[01/09 09:42:04   4365s] 
--------------------------------------------------------------------------------
Exiting Voltus IC Power Integrity Solution on Fri Jan  9 09:42:04 2026
  Total CPU time:     1:06:23
  Total real time:    0:18:53
  Peak memory (main): 11465.06MB

