# FIFO-verification-using-verilog
This project implements and verifies a synchronous FIFO (First-In-First-Out) memory buffer using SystemVerilog with a constrained-random testbench with proper write and read operation
