{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711696155573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711696155573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:39:15 2024 " "Processing started: Fri Mar 29 12:39:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711696155573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711696155573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JSoc -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711696155573 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711696156967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/soc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC " "Found entity 1: SOC" {  } { { "SoC/synthesis/SOC.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_irq_mapper " "Found entity 1: SOC_irq_mapper" {  } { { "SoC/synthesis/submodules/SOC_irq_mapper.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1 " "Found entity 1: SOC_mm_interconnect_1" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157420 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: SOC_mm_interconnect_1_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: SOC_mm_interconnect_1_rsp_xbar_demux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: SOC_mm_interconnect_1_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: SOC_mm_interconnect_1_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157577 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696157671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696157671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_id_router_default_decode " "Found entity 1: SOC_mm_interconnect_1_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157671 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_1_id_router " "Found entity 2: SOC_mm_interconnect_1_id_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157671 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696157686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696157686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_1_addr_router_default_decode " "Found entity 1: SOC_mm_interconnect_1_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157702 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_1_addr_router " "Found entity 2: SOC_mm_interconnect_1_addr_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SoC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0 " "Found entity 1: SOC_mm_interconnect_0" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696157953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696157953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: SOC_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_mux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: SOC_mm_interconnect_0_cmd_xbar_demux" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: SOC_mm_interconnect_0_id_router_003_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158250 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_id_router_003 " "Found entity 2: SOC_mm_interconnect_0_id_router_003" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: SOC_mm_interconnect_0_id_router_002_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158281 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_id_router_002 " "Found entity 2: SOC_mm_interconnect_0_id_router_002" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158281 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_id_router_default_decode " "Found entity 1: SOC_mm_interconnect_0_id_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158312 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_id_router " "Found entity 2: SOC_mm_interconnect_0_id_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: SOC_mm_interconnect_0_addr_router_001_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158344 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_addr_router_001 " "Found entity 2: SOC_mm_interconnect_0_addr_router_001" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SOC_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SOC_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at SOC_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1711696158359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_mm_interconnect_0_addr_router_default_decode " "Found entity 1: SOC_mm_interconnect_0_addr_router_default_decode" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158359 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_mm_interconnect_0_addr_router " "Found entity 2: SOC_mm_interconnect_0_addr_router" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file soc/synthesis/submodules/soc_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sdram_controller_input_efifo_module " "Found entity 1: SOC_sdram_controller_input_efifo_module" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158401 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_sdram_controller " "Found entity 2: SOC_sdram_controller" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file soc/synthesis/submodules/soc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_altpll_dffpipe_l2c " "Found entity 1: SOC_altpll_dffpipe_l2c" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158406 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_altpll_stdsync_sv6 " "Found entity 2: SOC_altpll_stdsync_sv6" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158406 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_altpll_altpll_bch2 " "Found entity 3: SOC_altpll_altpll_bch2" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158406 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_altpll " "Found entity 4: SOC_altpll" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_led_out.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_led_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_led_out " "Found entity 1: SOC_led_out" {  } { { "SoC/synthesis/submodules/SOC_led_out.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_led_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_sysid " "Found entity 1: SOC_sysid" {  } { { "SoC/synthesis/submodules/SOC_sysid.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_timer " "Found entity 1: SOC_timer" {  } { { "SoC/synthesis/submodules/SOC_timer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/synthesis/submodules/soc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_jtag_uart_sim_scfifo_w " "Found entity 1: SOC_jtag_uart_sim_scfifo_w" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158438 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_jtag_uart_scfifo_w " "Found entity 2: SOC_jtag_uart_scfifo_w" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158438 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_jtag_uart_sim_scfifo_r " "Found entity 3: SOC_jtag_uart_sim_scfifo_r" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158438 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_jtag_uart_scfifo_r " "Found entity 4: SOC_jtag_uart_scfifo_r" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158438 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_jtag_uart " "Found entity 5: SOC_jtag_uart" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc/synthesis/submodules/soc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_register_bank_a_module " "Found entity 1: SOC_cpu_register_bank_a_module" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "2 SOC_cpu_register_bank_b_module " "Found entity 2: SOC_cpu_register_bank_b_module" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "3 SOC_cpu_nios2_oci_debug " "Found entity 3: SOC_cpu_nios2_oci_debug" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "4 SOC_cpu_ociram_sp_ram_module " "Found entity 4: SOC_cpu_ociram_sp_ram_module" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "5 SOC_cpu_nios2_ocimem " "Found entity 5: SOC_cpu_nios2_ocimem" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "6 SOC_cpu_nios2_avalon_reg " "Found entity 6: SOC_cpu_nios2_avalon_reg" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "7 SOC_cpu_nios2_oci_break " "Found entity 7: SOC_cpu_nios2_oci_break" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "8 SOC_cpu_nios2_oci_xbrk " "Found entity 8: SOC_cpu_nios2_oci_xbrk" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "9 SOC_cpu_nios2_oci_dbrk " "Found entity 9: SOC_cpu_nios2_oci_dbrk" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "10 SOC_cpu_nios2_oci_itrace " "Found entity 10: SOC_cpu_nios2_oci_itrace" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "11 SOC_cpu_nios2_oci_td_mode " "Found entity 11: SOC_cpu_nios2_oci_td_mode" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "12 SOC_cpu_nios2_oci_dtrace " "Found entity 12: SOC_cpu_nios2_oci_dtrace" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "13 SOC_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: SOC_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "14 SOC_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: SOC_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "15 SOC_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: SOC_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "16 SOC_cpu_nios2_oci_fifo " "Found entity 16: SOC_cpu_nios2_oci_fifo" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "17 SOC_cpu_nios2_oci_pib " "Found entity 17: SOC_cpu_nios2_oci_pib" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "18 SOC_cpu_nios2_oci_im " "Found entity 18: SOC_cpu_nios2_oci_im" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "19 SOC_cpu_nios2_performance_monitors " "Found entity 19: SOC_cpu_nios2_performance_monitors" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "20 SOC_cpu_nios2_oci " "Found entity 20: SOC_cpu_nios2_oci" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""} { "Info" "ISGN_ENTITY_NAME" "21 SOC_cpu " "Found entity 21: SOC_cpu" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_jtag_debug_module_sysclk " "Found entity 1: SOC_cpu_jtag_debug_module_sysclk" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_sysclk.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_jtag_debug_module_tck " "Found entity 1: SOC_cpu_jtag_debug_module_tck" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_tck.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_jtag_debug_module_wrapper " "Found entity 1: SOC_cpu_jtag_debug_module_wrapper" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_oci_test_bench " "Found entity 1: SOC_cpu_oci_test_bench" {  } { { "SoC/synthesis/submodules/SOC_cpu_oci_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/synthesis/submodules/soc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/synthesis/submodules/soc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SOC_cpu_test_bench " "Found entity 1: SOC_cpu_test_bench" {  } { { "SoC/synthesis/submodules/SOC_cpu_test_bench.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696158517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696158517 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(1605) " "Verilog HDL or VHDL warning at SOC_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(1607) " "Verilog HDL or VHDL warning at SOC_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(1763) " "Verilog HDL or VHDL warning at SOC_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_cpu.v(2587) " "Verilog HDL or VHDL warning at SOC_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158549 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(316) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(316): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(326) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(326): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(336) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(336): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158563 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SOC_sdram_controller.v(680) " "Verilog HDL or VHDL warning at SOC_sdram_controller.v(680): conditional expression evaluates to a constant" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1711696158579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "toplevel.bdf 1 1 " "Using design file toplevel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696159408 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1711696159408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711696159408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC SOC:inst " "Elaborating entity \"SOC\" for hierarchy \"SOC:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 192 432 944 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696159455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu SOC:inst\|SOC_cpu:cpu " "Elaborating entity \"SOC_cpu\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\"" {  } { { "SoC/synthesis/SOC.v" "cpu" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696159486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_test_bench SOC:inst\|SOC_cpu:cpu\|SOC_cpu_test_bench:the_SOC_cpu_test_bench " "Elaborating entity \"SOC_cpu_test_bench\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_test_bench:the_SOC_cpu_test_bench\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696159580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_register_bank_a_module SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a " "Elaborating entity \"SOC_cpu_register_bank_a_module\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_register_bank_a" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696159611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696160049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"SOC_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160064 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696160064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6of1 " "Found entity 1: altsyncram_6of1" {  } { { "db/altsyncram_6of1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_6of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696160330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696160330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6of1 SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated " "Elaborating entity \"altsyncram_6of1\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_a_module:SOC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_register_bank_b_module SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b " "Elaborating entity \"SOC_cpu_register_bank_b_module\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_register_bank_b" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"SOC_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160534 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696160534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7of1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7of1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7of1 " "Found entity 1: altsyncram_7of1" {  } { { "db/altsyncram_7of1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_7of1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696160721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696160721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7of1 SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated " "Elaborating entity \"altsyncram_7of1\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_register_bank_b_module:SOC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7of1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci " "Elaborating entity \"SOC_cpu_nios2_oci\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_debug SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug " "Elaborating entity \"SOC_cpu_nios2_oci_debug\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_debug" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altera_std_synchronizer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160956 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696160987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_debug:the_SOC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160987 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696160987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_ocimem SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem " "Elaborating entity \"SOC_cpu_nios2_ocimem\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_ocimem" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696160987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_ociram_sp_ram_module SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram " "Elaborating entity \"SOC_cpu_ociram_sp_ram_module\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_ociram_sp_ram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_altsyncram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SOC_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"SOC_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161081 ""}  } { { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696161081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696161254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696161254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pu71 SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated " "Elaborating entity \"altsyncram_pu71\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_ocimem:the_SOC_cpu_nios2_ocimem\|SOC_cpu_ociram_sp_ram_module:SOC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_pu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_avalon_reg SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_avalon_reg:the_SOC_cpu_nios2_avalon_reg " "Elaborating entity \"SOC_cpu_nios2_avalon_reg\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_avalon_reg:the_SOC_cpu_nios2_avalon_reg\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_avalon_reg" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_break SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_break:the_SOC_cpu_nios2_oci_break " "Elaborating entity \"SOC_cpu_nios2_oci_break\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_break:the_SOC_cpu_nios2_oci_break\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_break" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_xbrk SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_xbrk:the_SOC_cpu_nios2_oci_xbrk " "Elaborating entity \"SOC_cpu_nios2_oci_xbrk\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_xbrk:the_SOC_cpu_nios2_oci_xbrk\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_xbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_dbrk SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dbrk:the_SOC_cpu_nios2_oci_dbrk " "Elaborating entity \"SOC_cpu_nios2_oci_dbrk\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dbrk:the_SOC_cpu_nios2_oci_dbrk\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_dbrk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_itrace SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_itrace:the_SOC_cpu_nios2_oci_itrace " "Elaborating entity \"SOC_cpu_nios2_oci_itrace\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_itrace:the_SOC_cpu_nios2_oci_itrace\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_itrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_dtrace SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace " "Elaborating entity \"SOC_cpu_nios2_oci_dtrace\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_dtrace" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_td_mode SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace\|SOC_cpu_nios2_oci_td_mode:SOC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SOC_cpu_nios2_oci_td_mode\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_dtrace:the_SOC_cpu_nios2_oci_dtrace\|SOC_cpu_nios2_oci_td_mode:SOC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "SOC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_fifo SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo " "Elaborating entity \"SOC_cpu_nios2_oci_fifo\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_compute_input_tm_cnt SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_compute_input_tm_cnt:the_SOC_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SOC_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_compute_input_tm_cnt:the_SOC_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_fifo_wrptr_inc SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_wrptr_inc:the_SOC_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SOC_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_wrptr_inc:the_SOC_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_fifo_cnt_inc SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_cnt_inc:the_SOC_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SOC_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_nios2_oci_fifo_cnt_inc:the_SOC_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_oci_test_bench SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_oci_test_bench:the_SOC_cpu_oci_test_bench " "Elaborating entity \"SOC_cpu_oci_test_bench\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_fifo:the_SOC_cpu_nios2_oci_fifo\|SOC_cpu_oci_test_bench:the_SOC_cpu_oci_test_bench\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_oci_test_bench" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_pib SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_pib:the_SOC_cpu_nios2_oci_pib " "Elaborating entity \"SOC_cpu_nios2_oci_pib\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_pib:the_SOC_cpu_nios2_oci_pib\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_pib" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_nios2_oci_im SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_im:the_SOC_cpu_nios2_oci_im " "Elaborating entity \"SOC_cpu_nios2_oci_im\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_nios2_oci_im:the_SOC_cpu_nios2_oci_im\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_nios2_oci_im" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_jtag_debug_module_wrapper SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"SOC_cpu_jtag_debug_module_wrapper\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\"" {  } { { "SoC/synthesis/submodules/SOC_cpu.v" "the_SOC_cpu_jtag_debug_module_wrapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_jtag_debug_module_tck SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_tck:the_SOC_cpu_jtag_debug_module_tck " "Elaborating entity \"SOC_cpu_jtag_debug_module_tck\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_tck:the_SOC_cpu_jtag_debug_module_tck\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "the_SOC_cpu_jtag_debug_module_tck" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_cpu_jtag_debug_module_sysclk SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_sysclk:the_SOC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"SOC_cpu_jtag_debug_module_sysclk\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|SOC_cpu_jtag_debug_module_sysclk:the_SOC_cpu_jtag_debug_module_sysclk\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "the_SOC_cpu_jtag_debug_module_sysclk" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "SOC_cpu_jtag_debug_module_phy" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\"" {  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Instantiated megafunction \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161973 ""}  } { { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696161973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696161989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SOC:inst\|SOC_cpu:cpu\|SOC_cpu_nios2_oci:the_SOC_cpu_nios2_oci\|SOC_cpu_jtag_debug_module_wrapper:the_SOC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:SOC_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart SOC:inst\|SOC_jtag_uart:jtag_uart " "Elaborating entity \"SOC_jtag_uart\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\"" {  } { { "SoC/synthesis/SOC.v" "jtag_uart" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_scfifo_w SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w " "Elaborating entity \"SOC_jtag_uart_scfifo_w\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "the_SOC_jtag_uart_scfifo_w" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "wfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162427 ""}  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696162427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696162599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696162599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696162661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696162661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696162708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696162708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696162924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696162924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696162928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696163115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696163115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696163303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696163303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696163491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696163491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_w:the_SOC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_jtag_uart_scfifo_r SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_r:the_SOC_jtag_uart_scfifo_r " "Elaborating entity \"SOC_jtag_uart_scfifo_r\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|SOC_jtag_uart_scfifo_r:the_SOC_jtag_uart_scfifo_r\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "the_SOC_jtag_uart_scfifo_r" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "SOC_jtag_uart_alt_jtag_atlantic" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic\"" {  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696163914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SOC:inst\|SOC_jtag_uart:jtag_uart\|alt_jtag_atlantic:SOC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163914 ""}  } { { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696163914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_timer SOC:inst\|SOC_timer:timer " "Elaborating entity \"SOC_timer\" for hierarchy \"SOC:inst\|SOC_timer:timer\"" {  } { { "SoC/synthesis/SOC.v" "timer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sysid SOC:inst\|SOC_sysid:sysid " "Elaborating entity \"SOC_sysid\" for hierarchy \"SOC:inst\|SOC_sysid:sysid\"" {  } { { "SoC/synthesis/SOC.v" "sysid" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696163977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_led_out SOC:inst\|SOC_led_out:led_out " "Elaborating entity \"SOC_led_out\" for hierarchy \"SOC:inst\|SOC_led_out:led_out\"" {  } { { "SoC/synthesis/SOC.v" "led_out" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll SOC:inst\|SOC_altpll:altpll " "Elaborating entity \"SOC_altpll\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\"" {  } { { "SoC/synthesis/SOC.v" "altpll" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_stdsync_sv6 SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"SOC_altpll_stdsync_sv6\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2\"" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "stdsync2" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_dffpipe_l2c SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2\|SOC_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"SOC_altpll_dffpipe_l2c\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_stdsync_sv6:stdsync2\|SOC_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "dffpipe3" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_altpll_altpll_bch2 SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1 " "Elaborating entity \"SOC_altpll_altpll_bch2\" for hierarchy \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\"" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "sd1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sdram_controller SOC:inst\|SOC_sdram_controller:sdram_controller " "Elaborating entity \"SOC_sdram_controller\" for hierarchy \"SOC:inst\|SOC_sdram_controller:sdram_controller\"" {  } { { "SoC/synthesis/SOC.v" "sdram_controller" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_sdram_controller_input_efifo_module SOC:inst\|SOC_sdram_controller:sdram_controller\|SOC_sdram_controller_input_efifo_module:the_SOC_sdram_controller_input_efifo_module " "Elaborating entity \"SOC_sdram_controller_input_efifo_module\" for hierarchy \"SOC:inst\|SOC_sdram_controller:sdram_controller\|SOC_sdram_controller_input_efifo_module:the_SOC_sdram_controller_input_efifo_module\"" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "the_SOC_sdram_controller_input_efifo_module" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "SoC/synthesis/SOC.v" "mm_clock_crossing_bridge_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(192) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(192): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711696164322 "|TopLevel|SOC:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(194) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(194): truncated value with size 32 to match size of target (3)" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711696164322 "|TopLevel|SOC:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SOC_mm_interconnect_0\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SoC/synthesis/SOC.v" "mm_interconnect_0" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_pll_slave_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "altpll_pll_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_out_s1_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "led_out_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696164979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "mm_clock_crossing_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"SOC_mm_interconnect_0_addr_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "addr_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router\|SOC_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router:addr_router\|SOC_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router_001 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"SOC_mm_interconnect_0_addr_router_001\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "addr_router_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_addr_router_001_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001\|SOC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_addr_router_001:addr_router_001\|SOC_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_addr_router_001.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router " "Elaborating entity \"SOC_mm_interconnect_0_id_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "id_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router\|SOC_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_id_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router:id_router\|SOC_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_002 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002 " "Elaborating entity \"SOC_mm_interconnect_0_id_router_002\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "id_router_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_002_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002\|SOC_mm_interconnect_0_id_router_002_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_id_router_002_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_002:id_router_002\|SOC_mm_interconnect_0_id_router_002_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_003 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"SOC_mm_interconnect_0_id_router_003\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "id_router_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_id_router_003_default_decode SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003\|SOC_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_id_router_003:id_router_003\|SOC_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_demux SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_demux_001 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_mux SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696165980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_mux_002 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_mux_002\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_mux_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_cmd_xbar_mux_003 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"SOC_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_demux_002 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_demux_002\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_demux_002" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_demux_003 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_mux SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_0_rsp_xbar_mux_001 SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"SOC_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0_rsp_xbar_mux_001.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|SOC_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_0.v" "crosser" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_0.v" 2483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1 SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"SOC_mm_interconnect_1\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\"" {  } { { "SoC/synthesis/SOC.v" "mm_interconnect_1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "timer_s1_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "mm_clock_crossing_bridge_0_m0_translator_avalon_universal_master_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "timer_s1_translator_avalon_universal_slave_0_agent" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:timer_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SoC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_addr_router SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"SOC_mm_interconnect_1_addr_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "addr_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_addr_router_default_decode SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router\|SOC_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_addr_router:addr_router\|SOC_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_addr_router.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_id_router SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router " "Elaborating entity \"SOC_mm_interconnect_1_id_router\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "id_router" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_id_router_default_decode SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router\|SOC_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"SOC_mm_interconnect_1_id_router_default_decode\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_id_router:id_router\|SOC_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696166995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "limiter" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_cmd_xbar_demux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"SOC_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "cmd_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_cmd_xbar_mux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "cmd_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_rsp_xbar_demux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"SOC_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "rsp_xbar_demux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_mm_interconnect_1_rsp_xbar_mux SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"SOC_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"SOC:inst\|SOC_mm_interconnect_1:mm_interconnect_1\|SOC_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "SoC/synthesis/submodules/SOC_mm_interconnect_1.v" "rsp_xbar_mux" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_mm_interconnect_1.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOC_irq_mapper SOC:inst\|SOC_irq_mapper:irq_mapper " "Elaborating entity \"SOC_irq_mapper\" for hierarchy \"SOC:inst\|SOC_irq_mapper:irq_mapper\"" {  } { { "SoC/synthesis/SOC.v" "irq_mapper" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser SOC:inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "SoC/synthesis/SOC.v" "irq_synchronizer" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696167324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167324 ""}  } { { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696167324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167339 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"SOC:inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "SoC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller\"" {  } { { "SoC/synthesis/SOC.v" "rst_controller" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SOC:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SOC:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "SoC/synthesis/SOC.v" "rst_controller_001" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/SOC.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696167464 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1711696180232 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1711696180232 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1711696180232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SOC:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711696180342 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711696180342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_asc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_asc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_asc1 " "Found entity 1: altsyncram_asc1" {  } { { "db/altsyncram_asc1.tdf" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/db/altsyncram_asc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711696180498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711696180498 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1711696181594 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 440 -1 0 } } { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 354 -1 0 } } { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3205 -1 0 } } { "SoC/synthesis/submodules/SOC_sdram_controller.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_sdram_controller.v" 304 -1 0 } } { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "SoC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 3780 -1 0 } } { "SoC/synthesis/submodules/SOC_jtag_uart.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "SoC/synthesis/submodules/SOC_cpu.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_cpu.v" 611 -1 0 } } { "SoC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 254 -1 0 } } { "SoC/synthesis/submodules/SOC_timer.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_timer.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1711696181891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1711696181891 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cke VCC " "Pin \"cke\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 464 152 328 480 "cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711696186287 "|TopLevel|cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711696186287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696187148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "86 " "86 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711696190481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/output_files/TopLevel.map.smsg " "Generated suppressed messages file D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1711696191326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711696193143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711696193143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3125 " "Implemented 3125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711696194629 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711696194629 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1711696194629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2897 " "Implemented 2897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711696194629 ""} { "Info" "ICUT_CUT_TM_RAMS" "156 " "Implemented 156 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1711696194629 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1711696194629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711696194629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711696194785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 12:39:54 2024 " "Processing ended: Fri Mar 29 12:39:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711696194785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711696194785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711696194785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711696194785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711696198492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711696198492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 12:39:56 2024 " "Processing started: Fri Mar 29 12:39:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711696198492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711696198492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JSoc -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off JSoc -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711696198492 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711696201356 ""}
{ "Info" "0" "" "Project  = JSoc" {  } {  } 0 0 "Project  = JSoc" 0 0 "Fitter" 0 0 1711696201356 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1711696201356 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1711696201747 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711696201841 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711696201937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711696201937 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|pll7\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[2\] -65.0 degrees -63.0 degrees " "Can't achieve requested value -65.0 degrees for clock output SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[2\] of parameter phase shift -- achieved value of -63.0 degrees" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 150 -1 0 } } { "" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 1498 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1711696202374 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[0\] port" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 150 -1 0 } } { "" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 1496 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1711696202374 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[1\] port" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 150 -1 0 } } { "" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 1497 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1711696202374 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[2\] 2 1 -63 -1750 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -63 degrees (-1750 ps) for SOC:inst\|SOC_altpll:altpll\|SOC_altpll_altpll_bch2:sd1\|wire_pll7_clk\[2\] port" {  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 150 -1 0 } } { "" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 1498 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1711696202374 ""}  } { { "SoC/synthesis/submodules/SOC_altpll.v" "" { Text "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/SoC/synthesis/submodules/SOC_altpll.v" 150 -1 0 } } { "" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 1496 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1711696202374 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711696203079 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711696203126 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1711696204486 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711696204486 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 8817 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711696204533 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 8819 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711696204533 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 8821 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711696204533 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 8823 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711696204533 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 8825 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1711696204533 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711696204533 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711696204533 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711696204627 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "addr\[6\] 2 3.0-V LVTTL 3.0V 3.3V " "Pin addr\[6\] is incompatible with I/O bank 2. It uses I/O standard 3.0-V LVTTL, which has VCCIO requirement of 3.0V.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO 3.3V." { { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "casn 2 3.3V " "Pin casn in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { casn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "casn" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 432 152 328 448 "casn" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { casn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "cke 2 3.3V " "Pin cke in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cke } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cke" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 464 152 328 480 "cke" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 275 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "csn 2 3.3V " "Pin csn in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { csn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "csn" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 496 152 328 512 "csn" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { csn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 276 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "rasn 2 3.3V " "Pin rasn in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rasn } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rasn" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 576 144 320 592 "rasn" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rasn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "wen 2 3.3V " "Pin wen in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { wen } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wen" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 600 152 328 616 "wen" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wen } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[12\] 2 3.3V " "Pin addr\[12\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[12\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[11\] 2 3.3V " "Pin addr\[11\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[11\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[10\] 2 3.3V " "Pin addr\[10\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[10\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 248 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[9\] 2 3.3V " "Pin addr\[9\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[8\] 2 3.3V " "Pin addr\[8\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[8\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 250 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""} { "Info" "IFIOMGR_PIN_IN_BANK_USES_VCCIO" "addr\[7\] 2 3.3V " "Pin addr\[7\] in I/O bank 2 uses VCCIO 3.3V" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[7\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 251 9662 10382 0}  }  } }  } 0 169073 "Pin %1!s! in I/O bank %2!s! uses VCCIO %3!s!" 0 0 "Quartus II" 0 -1 1711696207349 ""}  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[6\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 368 152 328 384 "addr" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 252 9662 10382 0}  }  } }  } 0 169026 "Pin %1!s! is incompatible with I/O bank %2!s!. It uses I/O standard %3!s!, which has VCCIO requirement of %4!s!.  That requirement is incompatible with bank's VCCIO setting or other output or bidirectional pins in the bank using VCCIO %5!s!." 0 0 "Fitter" 0 -1 1711696207349 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711696207365 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711696210368 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1711696210415 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "33 Cyclone IV E " "33 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[31\] 3.3-V LVTTL U1 " "Pin dq\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[31] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[31\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[30\] 3.3-V LVTTL U4 " "Pin dq\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[30] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[30\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[29\] 3.3-V LVTTL T3 " "Pin dq\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[29] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[29\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[28\] 3.3-V LVTTL R3 " "Pin dq\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[28] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[28\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[27\] 3.3-V LVTTL R2 " "Pin dq\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[27] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[27\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[26\] 3.3-V LVTTL R1 " "Pin dq\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[26] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[26\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[25\] 3.3-V LVTTL R7 " "Pin dq\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[25] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[25\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[24\] 3.3-V LVTTL U5 " "Pin dq\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[24] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[24\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[23\] 3.3-V LVTTL L7 " "Pin dq\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[23] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[23\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[22\] 3.3-V LVTTL M7 " "Pin dq\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[22] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[22\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[21\] 3.3-V LVTTL M4 " "Pin dq\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[21] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[21\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 224 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[20\] 3.3-V LVTTL N4 " "Pin dq\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[20\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 225 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[19\] 3.3-V LVTTL N3 " "Pin dq\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[19\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 226 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[18\] 3.3-V LVTTL P2 " "Pin dq\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[18\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 227 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[17\] 3.3-V LVTTL L8 " "Pin dq\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[17\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 228 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[16\] 3.3-V LVTTL M8 " "Pin dq\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[16\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[15\] 3.3-V LVTTL AC2 " "Pin dq\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[15\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[14\] 3.3-V LVTTL AB3 " "Pin dq\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[14\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[13\] 3.3-V LVTTL AC1 " "Pin dq\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[13\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[12\] 3.3-V LVTTL AB2 " "Pin dq\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[12\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[11\] 3.3-V LVTTL AA3 " "Pin dq\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[11\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[10\] 3.3-V LVTTL AB1 " "Pin dq\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[10\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[9\] 3.3-V LVTTL Y4 " "Pin dq\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[9\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[8\] 3.3-V LVTTL Y3 " "Pin dq\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[8\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[7\] 3.3-V LVTTL U3 " "Pin dq\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[7\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 238 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[6\] 3.3-V LVTTL V1 " "Pin dq\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[6\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[5\] 3.3-V LVTTL V2 " "Pin dq\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[5\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[4\] 3.3-V LVTTL V3 " "Pin dq\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[4\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[3\] 3.3-V LVTTL W1 " "Pin dq\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[3\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 242 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[2\] 3.3-V LVTTL V4 " "Pin dq\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[2\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[1\] 3.3-V LVTTL W2 " "Pin dq\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[1\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 244 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dq\[0\] 3.3-V LVTTL W3 " "Pin dq\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { dq[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dq\[0\]" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 520 152 328 536 "dq" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pin_name1 3.3-V LVTTL Y2 " "Pin pin_name1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { pin_name1 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } } { "toplevel.bdf" "" { Schematic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/toplevel.bdf" { { 264 208 384 280 "pin_name1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pin_name1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/AAApera/Sem6/CO503/Practicals/Practical1/Part2/" { { 0 { 0 ""} 0 274 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1711696210415 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1711696210415 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711696211166 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 29 12:40:11 2024 " "Processing ended: Fri Mar 29 12:40:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711696211166 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711696211166 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711696211166 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711696211166 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711696211970 ""}
