\hypertarget{struct_f_m_c___bank5__6___type_def}{}\section{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_c___bank5__6___type_def}\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}


Flexible Memory Controller Bank5\+\_\+6.  




{\ttfamily \#include $<$stm32f427xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_ae9c0ece98f21a3b60aeb74b80fd96375}{S\+D\+CR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_a1270b172aa29c22a793ebc5e203108d7}{S\+D\+TR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{S\+D\+C\+MR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{S\+D\+R\+TR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{S\+D\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Memory Controller Bank5\+\_\+6. 

Definition at line 578 of file stm32f427xx.\+h.



\subsection{Field Documentation}
\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+C\+MR@{S\+D\+C\+MR}}
\index{S\+D\+C\+MR@{S\+D\+C\+MR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+C\+MR}{SDCMR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+C\+MR}\hypertarget{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}{}\label{struct_f_m_c___bank5__6___type_def_a6722a71defead0b07cca1b79fab0fe88}
S\+D\+R\+AM Command Mode register, Address offset\+: 0x150 

Definition at line 582 of file stm32f427xx.\+h.

\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+CR@{S\+D\+CR}}
\index{S\+D\+CR@{S\+D\+CR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+CR}{SDCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+CR}\hypertarget{struct_f_m_c___bank5__6___type_def_ae9c0ece98f21a3b60aeb74b80fd96375}{}\label{struct_f_m_c___bank5__6___type_def_ae9c0ece98f21a3b60aeb74b80fd96375}
S\+D\+R\+AM Control registers , Address offset\+: 0x140-\/0x144 

Definition at line 580 of file stm32f427xx.\+h.

\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+R\+TR@{S\+D\+R\+TR}}
\index{S\+D\+R\+TR@{S\+D\+R\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+R\+TR}{SDRTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+R\+TR}\hypertarget{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}{}\label{struct_f_m_c___bank5__6___type_def_aed6d294188e6135964d6c3431c741fda}
S\+D\+R\+AM Refresh Timer register, Address offset\+: 0x154 

Definition at line 583 of file stm32f427xx.\+h.

\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+SR@{S\+D\+SR}}
\index{S\+D\+SR@{S\+D\+SR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+SR}{SDSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+SR}\hypertarget{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}{}\label{struct_f_m_c___bank5__6___type_def_ac36dc12c736f19eb2bc33fd6ab4c02de}
S\+D\+R\+AM Status register, Address offset\+: 0x158 

Definition at line 584 of file stm32f427xx.\+h.

\index{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}!S\+D\+TR@{S\+D\+TR}}
\index{S\+D\+TR@{S\+D\+TR}!F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def@{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+D\+TR}{SDTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+D\+TR}\hypertarget{struct_f_m_c___bank5__6___type_def_a1270b172aa29c22a793ebc5e203108d7}{}\label{struct_f_m_c___bank5__6___type_def_a1270b172aa29c22a793ebc5e203108d7}
S\+D\+R\+AM Timing registers , Address offset\+: 0x148-\/0x14C 

Definition at line 581 of file stm32f427xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f427xx_8h}{stm32f427xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f437xx_8h}{stm32f437xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
