==============================================================
File generated on Wed Aug 12 20:00:11 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_teste_array_2.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from CMF_teste_array_2.c:1:
In file included from CMF_teste_array_2.c:1:
./CMF_teste_array_2.h:7:9: error: unknown type name 'uint1'
typedef uint1 dataA_t;
        ^
1 error generated.
==============================================================
File generated on Wed Aug 12 20:04:31 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_teste_array_2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 101.176 ; gain = 16.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 101.176 ; gain = 16.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 102.293 ; gain = 17.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 102.547 ; gain = 17.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 122.961 ; gain = 38.160
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 122.961 ; gain = 38.160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMF_teste_array_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMF_teste_array_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.406 seconds; current allocated memory: 74.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 74.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMF_teste_array_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CMF_teste_array_2/pulsoSinc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMF_teste_array_2/Saida' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CMF_teste_array_2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'SimCLK' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'CMF_teste_array_2_dados1' to 'CMF_teste_array_2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMF_teste_array_2'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 74.705 MB.
INFO: [RTMG 210-279] Implementing memory 'CMF_teste_array_2bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 122.961 ; gain = 38.160
INFO: [SYSC 207-301] Generating SystemC RTL for CMF_teste_array_2.
INFO: [VHDL 208-304] Generating VHDL RTL for CMF_teste_array_2.
INFO: [VLOG 209-307] Generating Verilog RTL for CMF_teste_array_2.
INFO: [HLS 200-112] Total elapsed time: 35.137 seconds; peak allocated memory: 74.705 MB.
==============================================================
File generated on Wed Aug 12 20:15:11 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_teste_array_2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 101.328 ; gain = 16.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 101.328 ; gain = 16.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 102.398 ; gain = 17.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 102.652 ; gain = 17.879
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 123.141 ; gain = 38.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 123.141 ; gain = 38.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMF_teste_array_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMF_teste_array_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.496 seconds; current allocated memory: 74.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 74.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMF_teste_array_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CMF_teste_array_2/pulsoSinc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMF_teste_array_2/Saida' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CMF_teste_array_2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'SimCLK' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'CMF_teste_array_2_dados1' to 'CMF_teste_array_2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMF_teste_array_2'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 74.681 MB.
INFO: [RTMG 210-279] Implementing memory 'CMF_teste_array_2bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 123.141 ; gain = 38.367
INFO: [SYSC 207-301] Generating SystemC RTL for CMF_teste_array_2.
INFO: [VHDL 208-304] Generating VHDL RTL for CMF_teste_array_2.
INFO: [VLOG 209-307] Generating Verilog RTL for CMF_teste_array_2.
INFO: [HLS 200-112] Total elapsed time: 12.032 seconds; peak allocated memory: 74.681 MB.
==============================================================
File generated on Wed Aug 12 20:30:33 -0300 2020
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'CMF_teste_array_2.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.133 ; gain = 16.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 101.133 ; gain = 16.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 102.422 ; gain = 17.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 102.680 ; gain = 17.816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 122.637 ; gain = 37.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 122.637 ; gain = 37.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'CMF_teste_array_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CMF_teste_array_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.217 seconds; current allocated memory: 74.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 74.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CMF_teste_array_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'CMF_teste_array_2/pulsoSinc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'CMF_teste_array_2/Saida' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'CMF_teste_array_2' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'SimCLK' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'CMF_teste_array_2_dados1' to 'CMF_teste_array_2bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'CMF_teste_array_2'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 74.682 MB.
INFO: [RTMG 210-279] Implementing memory 'CMF_teste_array_2bkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 122.637 ; gain = 37.773
INFO: [SYSC 207-301] Generating SystemC RTL for CMF_teste_array_2.
INFO: [VHDL 208-304] Generating VHDL RTL for CMF_teste_array_2.
INFO: [VLOG 209-307] Generating Verilog RTL for CMF_teste_array_2.
INFO: [HLS 200-112] Total elapsed time: 12.522 seconds; peak allocated memory: 74.682 MB.
