
*** Running vivado
    with args -log frame_buffer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source frame_buffer.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source frame_buffer.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 363.430 ; gain = 95.012
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/synth/frame_buffer.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (11#1) [c:/Users/bened/Desktop/Proj/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/ip/frame_buffer/synth/frame_buffer.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 574.668 ; gain = 306.250
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 574.668 ; gain = 306.250
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 738.445 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:52 ; elapsed = 00:01:54 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:53 ; elapsed = 00:01:55 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:01:56 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Timing Optimization : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Technology Mapping : Time (s): cpu = 00:02:03 ; elapsed = 00:02:05 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT2       |     2|
|3     |LUT3       |     3|
|4     |LUT5       |    32|
|5     |LUT6       |   113|
|6     |MUXF7      |    36|
|7     |RAMB36E1   |    32|
|8     |RAMB36E1_1 |     6|
|9     |RAMB36E1_2 |     6|
|10    |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 738.445 ; gain = 470.027
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 738.445 ; gain = 478.363
