
The outer subsystem layer contains several 3rd party IP cores:

\begin{itemize}
\item AXI4 Bus Interconnect \cite{SCARV:XILINX:AXI-IC}.

\begin{itemize}
\item AXI4 UARTLite \cite{SCARV:XILINX:UART-Lite}.
\item AXI4 GPIO \cite{SCARV:XILINX:GPIO}.
\end{itemize}

\item System Clock Generator \cite{SCARV:XILINX:ClockingWizard}.

\item Processor System Reset \cite{SCARV:XILINX:ProcessorReset}.

\end{itemize}
