{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530677620817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530677620817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 01:13:40 2018 " "Processing started: Wed Jul 04 01:13:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530677620817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677620817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off normips -c normips " "Command: quartus_map --read_settings_files=on --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677620817 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530677621465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530677621465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normips.v 1 1 " "Found 1 design units, including 1 entities, in source file normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 normips " "Found entity 1: normips" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucao " "Found entity 1: memoriaInstrucao" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1 " "Found entity 1: somador1" {  } { { "somador1.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/somador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639672 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULA.v " "Can't analyze file -- file ULA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530677639672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor16_32 " "Found entity 1: extensor16_32" {  } { { "extensor16_32.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/extensor16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriaDados.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.v 1 1 " "Found 1 design units, including 1 entities, in source file somador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/somador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_2.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_2 " "Found entity 1: deslocamento_2" {  } { { "deslocamento_2.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/deslocamento_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1 " "Found entity 1: MUX_1" {  } { { "MUX_1.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_N " "Found entity 1: MUX_N" {  } { { "MUX_N.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_N.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor26_28.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor26_28 " "Found entity 1: extensor26_28" {  } { { "extensor26_28.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/extensor26_28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog1 " "Found entity 1: Verilog1" {  } { { "Verilog1.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog12.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog12 " "Found entity 1: Verilog12" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file sete_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/sete_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_normips.v 1 1 " "Found 1 design units, including 1 entities, in source file output_normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_normips " "Found entity 1: output_normips" {  } { { "output_normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7 " "Found entity 1: MUX_7" {  } { { "MUX_7.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/MUX_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639719 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debouncer.v " "Can't analyze file -- file output_files/debouncer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1530677639719 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "jorgecore jorgecore.v(8) " "Verilog Module Declaration warning at jorgecore.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"jorgecore\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677639844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jorgecore.v 1 1 " "Found 1 design units, including 1 entities, in source file jorgecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 jorgecore " "Found entity 1: jorgecore" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_shot_button.v 1 1 " "Found 1 design units, including 1 entities, in source file one_shot_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_shot_button " "Found entity 1: one_shot_button" {  } { { "one_shot_button.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/one_shot_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_cut.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_cut.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_cut " "Found entity 1: freq_cut" {  } { { "freq_cut.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/freq_cut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/DeBounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "temporizador.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677639860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SWITCH_EXTENDIDO normips.v(86) " "Verilog HDL Implicit Net warning at normips.v(86): created implicit net for \"SWITCH_EXTENDIDO\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MUX3_OPT Verilog12.v(42) " "Verilog HDL Implicit Net warning at Verilog12.v(42): created implicit net for \"MUX3_OPT\"" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog12.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CONTROLE_MUX5 Verilog12.v(62) " "Verilog HDL Implicit Net warning at Verilog12.v(62): created implicit net for \"CONTROLE_MUX5\"" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/Verilog12.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK jorgecore.v(61) " "Verilog HDL Implicit Net warning at jorgecore.v(61): created implicit net for \"CLOCK\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "INSTRUCAO_TEST jorgecore.v(97) " "Verilog HDL Implicit Net warning at jorgecore.v(97): created implicit net for \"INSTRUCAO_TEST\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/jorgecore.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677639860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "normips " "Elaborating entity \"normips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530677640338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_cut freq_cut:freq_cut " "Elaborating entity \"freq_cut\" for hierarchy \"freq_cut:freq_cut\"" {  } { { "normips.v" "freq_cut" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677640607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 freq_cut.v(9) " "Verilog HDL assignment warning at freq_cut.v(9): truncated value with size 32 to match size of target (25)" {  } { { "freq_cut.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/freq_cut.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677640638 "|normips|freq_cut:freq_cut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:programCounter\"" {  } { { "normips.v" "programCounter" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677640670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaInstrucao memoriaInstrucao:memoriaInstrucao " "Elaborating entity \"memoriaInstrucao\" for hierarchy \"memoriaInstrucao:memoriaInstrucao\"" {  } { { "normips.v" "memoriaInstrucao" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677640732 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "registradores_instrucao\[200..184\] 0 memoriaInstrucao.v(5) " "Net \"registradores_instrucao\[200..184\]\" at memoriaInstrucao.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530677641176 "|normips|memoriaInstrucao:memoriaInstrucao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidadeControle unidadeControle:unidadeControle " "Elaborating entity \"unidadeControle\" for hierarchy \"unidadeControle:unidadeControle\"" {  } { { "normips.v" "unidadeControle" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642241 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clock unidadeControle.v(26) " "Verilog HDL Always Construct warning at unidadeControle.v(26): variable \"clock\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeControle.v(20) " "Verilog HDL Case Statement warning at unidadeControle.v(20): incomplete case statement has no default case item" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX4 unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUX4\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX3 unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUX3\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUXN unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUXN\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_ALU unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_MUX2 unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_MUX2\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_escrita_BR unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_escrita_BR\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_escrita_memdados unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_escrita_memdados\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_D2_BR unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_D2_BR\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controleJAL unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controleJAL\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_OPT unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"controle_OPT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HALT unidadeControle.v(19) " "Verilog HDL Always Construct warning at unidadeControle.v(19): inferring latch(es) for variable \"HALT\", which holds its previous value in one or more paths through the always construct" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HALT unidadeControle.v(19) " "Inferred latch for \"HALT\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_OPT unidadeControle.v(19) " "Inferred latch for \"controle_OPT\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controleJAL unidadeControle.v(19) " "Inferred latch for \"controleJAL\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_D2_BR unidadeControle.v(19) " "Inferred latch for \"controle_D2_BR\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_escrita_memdados unidadeControle.v(19) " "Inferred latch for \"controle_escrita_memdados\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_escrita_BR unidadeControle.v(19) " "Inferred latch for \"controle_escrita_BR\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX2 unidadeControle.v(19) " "Inferred latch for \"controle_MUX2\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642350 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[2\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[2\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_ALU\[3\] unidadeControle.v(19) " "Inferred latch for \"controle_ALU\[3\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUXN\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_MUXN\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUXN\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_MUXN\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX3\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX3\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX3\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX3\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[0\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX4\[0\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[1\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX4\[1\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_MUX4\[2\] unidadeControle.v(19) " "Inferred latch for \"controle_MUX4\[2\]\" at unidadeControle.v(19)" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642366 "|normips|unidadeControle:unidadeControle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:bancoRegistradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:bancoRegistradores\"" {  } { { "normips.v" "bancoRegistradores" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor16_32 extensor16_32:extensor16_32 " "Elaborating entity \"extensor16_32\" for hierarchy \"extensor16_32:extensor16_32\"" {  } { { "normips.v" "extensor16_32" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:MUX_2 " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:MUX_2\"" {  } { { "normips.v" "MUX_2" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "normips.v" "ALU" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642550 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ALU.v(9) " "Inferred latch for \"saida\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ALU.v(9) " "Inferred latch for \"saida\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ALU.v(9) " "Inferred latch for \"saida\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ALU.v(9) " "Inferred latch for \"saida\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ALU.v(9) " "Inferred latch for \"saida\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ALU.v(9) " "Inferred latch for \"saida\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ALU.v(9) " "Inferred latch for \"saida\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ALU.v(9) " "Inferred latch for \"saida\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] ALU.v(9) " "Inferred latch for \"saida\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] ALU.v(9) " "Inferred latch for \"saida\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] ALU.v(9) " "Inferred latch for \"saida\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] ALU.v(9) " "Inferred latch for \"saida\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] ALU.v(9) " "Inferred latch for \"saida\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] ALU.v(9) " "Inferred latch for \"saida\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] ALU.v(9) " "Inferred latch for \"saida\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] ALU.v(9) " "Inferred latch for \"saida\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] ALU.v(9) " "Inferred latch for \"saida\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] ALU.v(9) " "Inferred latch for \"saida\[17\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] ALU.v(9) " "Inferred latch for \"saida\[18\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] ALU.v(9) " "Inferred latch for \"saida\[19\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] ALU.v(9) " "Inferred latch for \"saida\[20\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] ALU.v(9) " "Inferred latch for \"saida\[21\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] ALU.v(9) " "Inferred latch for \"saida\[22\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] ALU.v(9) " "Inferred latch for \"saida\[23\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] ALU.v(9) " "Inferred latch for \"saida\[24\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] ALU.v(9) " "Inferred latch for \"saida\[25\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] ALU.v(9) " "Inferred latch for \"saida\[26\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] ALU.v(9) " "Inferred latch for \"saida\[27\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] ALU.v(9) " "Inferred latch for \"saida\[28\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] ALU.v(9) " "Inferred latch for \"saida\[29\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] ALU.v(9) " "Inferred latch for \"saida\[30\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] ALU.v(9) " "Inferred latch for \"saida\[31\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 "|normips|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_N MUX_N:MUX_N " "Elaborating entity \"MUX_N\" for hierarchy \"MUX_N:MUX_N\"" {  } { { "normips.v" "MUX_N" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDados memoriaDados:memoriaDados " "Elaborating entity \"memoriaDados\" for hierarchy \"memoriaDados:memoriaDados\"" {  } { { "normips.v" "memoriaDados" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_3 MUX_3:MUX_3 " "Elaborating entity \"MUX_3\" for hierarchy \"MUX_3:MUX_3\"" {  } { { "normips.v" "MUX_3" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor26_28 extensor26_28:extensor26_28 " "Elaborating entity \"extensor26_28\" for hierarchy \"extensor26_28:extensor26_28\"" {  } { { "normips.v" "extensor26_28" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 MUX_4:MUX_4 " "Elaborating entity \"MUX_4\" for hierarchy \"MUX_4:MUX_4\"" {  } { { "normips.v" "MUX_4" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_normips output_normips:output_normips " "Elaborating entity \"output_normips\" for hierarchy \"output_normips:output_normips\"" {  } { { "normips.v" "output_normips" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binario_bcd output_normips:output_normips\|binario_bcd:binario_bcd " "Elaborating entity \"binario_bcd\" for hierarchy \"output_normips:output_normips\|binario_bcd:binario_bcd\"" {  } { { "output_normips.v" "binario_bcd" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_normips.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(21) " "Verilog HDL assignment warning at binario_bcd.v(21): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(23) " "Verilog HDL assignment warning at binario_bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(25) " "Verilog HDL assignment warning at binario_bcd.v(25): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(27) " "Verilog HDL assignment warning at binario_bcd.v(27): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(29) " "Verilog HDL assignment warning at binario_bcd.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(31) " "Verilog HDL assignment warning at binario_bcd.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(33) " "Verilog HDL assignment warning at binario_bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binario_bcd.v(35) " "Verilog HDL assignment warning at binario_bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/binario_bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 "|normips|output_normips:output_normips|binario_bcd:binario_bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos output_normips:output_normips\|sete_segmentos:displayA " "Elaborating entity \"sete_segmentos\" for hierarchy \"output_normips:output_normips\|sete_segmentos:displayA\"" {  } { { "output_normips.v" "displayA" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/output_normips.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677642718 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoriaDados:memoriaDados\|registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoriaDados:memoriaDados\|registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 50 " "Parameter NUMWORDS_A set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 50 " "Parameter NUMWORDS_B set to 50" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530677653705 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1530677653705 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530677653705 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677653736 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677653736 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530677653736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0 " "Elaborated megafunction instantiation \"memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677655234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0 " "Instantiated megafunction \"memoriaDados:memoriaDados\|altsyncram:registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 50 " "Parameter \"NUMWORDS_A\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 50 " "Parameter \"NUMWORDS_B\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677655268 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530677655268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvc1 " "Found entity 1: altsyncram_mvc1" {  } { { "db/altsyncram_mvc1.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/altsyncram_mvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677655917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677655917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677656133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656133 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530677656133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677656291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677656291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677656578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530677656578 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530677656578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677656731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677656731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677656809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677656809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677657113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677657113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677657550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677657550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530677657713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677657713 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } } { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677658032 "|normips|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 19 -1 0 } } { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 90 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677658032 "|normips|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530677658032 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530677658032 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530677659533 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1530677659881 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1530677659881 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_OPT " "Latch unidadeControle:unidadeControle\|controle_OPT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[2\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[29\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[29\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX4\[1\] " "Latch unidadeControle:unidadeControle\|controle_MUX4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[0\] " "Latch ALU:ALU\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[1\] " "Latch ALU:ALU\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[2\] " "Latch ALU:ALU\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[3\] " "Latch ALU:ALU\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[4\] " "Latch ALU:ALU\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[5\] " "Latch ALU:ALU\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[6\] " "Latch ALU:ALU\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[7\] " "Latch ALU:ALU\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[8\] " "Latch ALU:ALU\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[9\] " "Latch ALU:ALU\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[10\] " "Latch ALU:ALU\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[11\] " "Latch ALU:ALU\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[12\] " "Latch ALU:ALU\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[13\] " "Latch ALU:ALU\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659959 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[14\] " "Latch ALU:ALU\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[15\] " "Latch ALU:ALU\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[16\] " "Latch ALU:ALU\|saida\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[17\] " "Latch ALU:ALU\|saida\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[18\] " "Latch ALU:ALU\|saida\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[19\] " "Latch ALU:ALU\|saida\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[20\] " "Latch ALU:ALU\|saida\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[21\] " "Latch ALU:ALU\|saida\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[22\] " "Latch ALU:ALU\|saida\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[23\] " "Latch ALU:ALU\|saida\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[24\] " "Latch ALU:ALU\|saida\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[25\] " "Latch ALU:ALU\|saida\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[26\] " "Latch ALU:ALU\|saida\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[27\] " "Latch ALU:ALU\|saida\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[28\] " "Latch ALU:ALU\|saida\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[29\] " "Latch ALU:ALU\|saida\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[30\] " "Latch ALU:ALU\|saida\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|saida\[31\] " "Latch ALU:ALU\|saida\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA unidadeControle:unidadeControle\|controle_ALU\[3\] " "Ports D and ENA on the latch are fed by the same signal unidadeControle:unidadeControle\|controle_ALU\[3\]" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/ALU.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX2 " "Latch unidadeControle:unidadeControle\|controle_MUX2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[31\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[31\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUXN\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUXN\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX3\[0\] " "Latch unidadeControle:unidadeControle\|controle_MUX3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_MUX3\[1\] " "Latch unidadeControle:unidadeControle\|controle_MUX3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_escrita_memdados " "Latch unidadeControle:unidadeControle\|controle_escrita_memdados has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|HALT " "Latch unidadeControle:unidadeControle\|HALT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ENTER1 " "Ports D and ENA on the latch are fed by the same signal ENTER1" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[0\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[1\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[2\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_ALU\[3\] " "Latch unidadeControle:unidadeControle\|controle_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_D2_BR " "Latch unidadeControle:unidadeControle\|controle_D2_BR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controleJAL " "Latch unidadeControle:unidadeControle\|controleJAL has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[26\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[26\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "unidadeControle:unidadeControle\|controle_escrita_BR " "Latch unidadeControle:unidadeControle\|controle_escrita_BR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaInstrucao:memoriaInstrucao\|instrucao\[30\] " "Ports D and ENA on the latch are fed by the same signal memoriaInstrucao:memoriaInstrucao\|instrucao\[30\]" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/memoriaInstrucao.v" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530677659975 ""}  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/unidadeControle.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530677659975 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[8\] GND " "Pin \"INSTRUCAO_TEST\[8\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530677668810 "|normips|INSTRUCAO_TEST[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[9\] GND " "Pin \"INSTRUCAO_TEST\[9\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530677668810 "|normips|INSTRUCAO_TEST[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCAO_TEST\[10\] GND " "Pin \"INSTRUCAO_TEST\[10\]\" is stuck at GND" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1530677668810 "|normips|INSTRUCAO_TEST[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1530677668810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530677669557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530677690315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530677690315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[1\] " "No output dependent on input pin \"SWITCH\[1\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[2\] " "No output dependent on input pin \"SWITCH\[2\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[3\] " "No output dependent on input pin \"SWITCH\[3\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[4\] " "No output dependent on input pin \"SWITCH\[4\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[5\] " "No output dependent on input pin \"SWITCH\[5\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[6\] " "No output dependent on input pin \"SWITCH\[6\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[7\] " "No output dependent on input pin \"SWITCH\[7\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[8\] " "No output dependent on input pin \"SWITCH\[8\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[9\] " "No output dependent on input pin \"SWITCH\[9\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[10\] " "No output dependent on input pin \"SWITCH\[10\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[11\] " "No output dependent on input pin \"SWITCH\[11\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[12\] " "No output dependent on input pin \"SWITCH\[12\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[13\] " "No output dependent on input pin \"SWITCH\[13\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[14\] " "No output dependent on input pin \"SWITCH\[14\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH\[15\] " "No output dependent on input pin \"SWITCH\[15\]\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Downloads/fin2/projeto_bruno/normips.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1530677692657 "|normips|SWITCH[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1530677692657 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7602 " "Implemented 7602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530677692657 ""} { "Info" "ICUT_CUT_TM_OPINS" "464 " "Implemented 464 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530677692657 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7081 " "Implemented 7081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530677692657 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530677692657 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1530677692657 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530677692657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "738 " "Peak virtual memory: 738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530677692729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 01:14:52 2018 " "Processing ended: Wed Jul 04 01:14:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530677692729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530677692729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530677692729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530677692729 ""}
