[
  "What is the smallest unit of information that a digital computer can process and store?",
  "In synchronous digital design, what is a key characteristic of a Moore Finite State Machine (FSM) compared to a Mealy FSM?",
  "Which type of memory typically uses a capacitor to store each bit, requiring periodic refreshing to retain data, and is commonly used for main system memory (RAM)?",
  "In a superscalar, out-of-order processor, what is the primary purpose of *register renaming*?",
  "In the physical implementation of high-speed digital integrated circuits, excessive *clock skew* can lead to which of the following timing violations?",
  "In synchronous digital circuit design, what are \"setup time\" and \"hold time\" primarily concerned with, for a flip-flop?",
  "Which principle states that if a particular memory location is accessed, it is likely that nearby memory locations will be accessed soon?",
  "Beyond functional correctness, what aspect of a digital IC design is primarily verified by \"Power Integrity (PI) analysis\"?",
  "What architectural model is characterized by multiple identical processors sharing a single, uniform main memory via a common bus or interconnect, where any processor can access any memory location with the same latency, and cache coherence protocols maintain data consistency across individual processor caches?",
  "Which phenomenon in semiconductor devices refers to the gradual degradation of device performance (e.g., threshold voltage shift, reduced current drive) due to the trapping of hot carriers (electrons or holes) in the gate dielectric, often exacerbated by high electric fields and switching activity?",
  "What does CMOS primarily stand for in the context of digital integrated circuits?",
  "Which architectural approach relies heavily on the compiler to statically identify and bundle multiple independent operations into a single, wide instruction word, allowing them to be executed in parallel by multiple functional units?",
  "In synchronous digital circuits, what phenomenon occurs when a flip-flop's input changes too close to its clock edge (violating setup or hold times), leading to an unpredictable output state that can persist for an arbitrary duration or eventually settle to a random stable state?",
  "Which memory consistency model guarantees that all memory operations appear to execute in the program order of each processor, and all processors observe memory operations from all other processors in the same global total order, simplifying programming but potentially limiting performance?",
  "In the physical design flow of an integrated circuit, what is the primary goal of 'Floorplanning'?",
  "What is the fundamental building block of synchronous sequential digital circuits, capable of storing a single bit of information and updating its state only at specific clock edges?",
  "In a CPU's memory hierarchy, what is the primary advantage of a `set-associative` cache over a `direct-mapped` cache?",
  "In digital IC design, what is the primary purpose of implementing `scan chains` as part of Design for Testability (DFT)?",
  "Which type of specialized processor architecture is designed to efficiently perform the same operation on multiple data elements simultaneously, often using a single instruction to operate on entire arrays or vectors of data?",
  "In the physical design phase of an Application-Specific Integrated Circuit (ASIC), what is the primary objective of the `Place and Route` step?",
  "What is the fundamental semiconductor device used as the primary building block for implementing logic gates and memory cells in modern digital integrated circuits?",
  "In the CPU's memory hierarchy, which type of memory typically provides the fastest access times and is used for CPU registers and L1/L2 caches, despite its higher cost per bit and lower density compared to main system memory?",
  "In the physical design flow of an Application-Specific Integrated Circuit (ASIC), what is the primary purpose of 'power grid synthesis'?",
  "In modern CPU architecture, what is the primary purpose of 'out-of-order execution'?",
  "In advanced functional verification using Property Specification Languages (PSL) or SystemVerilog Assertions (SVA), what is the key advantage they offer over traditional simulation-based testbenches?",
  "What is a key characteristic of a *combinational logic circuit*?",
  "In a CPU, what is the primary function of the *Translation Lookaside Buffer (TLB)*?",
  "In the physical verification phase of an integrated circuit design, what is the main purpose of *Design Rule Checking (DRC)*?",
  "In multi-processor systems, which statement best describes a *weak consistency model* for memory?",
  "In Static Timing Analysis (STA), what does a *positive slack* value on a timing path indicate?",
  "What is the output of a 2-input NAND gate if both inputs are HIGH (logic 1)?",
  "In cache memory systems, which write policy dictates that data is written only to the cache and marked as 'dirty', with updates to main memory occurring only when the cache line is evicted or replaced?",
  "In a modern pipelined processor, what is the primary function of the Branch Target Buffer (BTB)?",
  "Which Design for Testability (DFT) technique is standardized as IEEE 1149.1 and enables structured testing of interconnects on a printed circuit board (PCB) as well as internal logic of compliant ICs via a serial interface?",
  "To reduce static and dynamic power consumption in inactive parts of an SoC, which low-power design technique involves switching off the power supply to specific blocks or domains when they are not in use?",
  "What is the primary role of an Instruction Set Architecture (ISA) in computer architecture?",
  "In the typical digital IC design flow, what is the main objective of the 'logic synthesis' step?",
  "Which of Flynn's classifications for computer architectures describes systems capable of executing multiple, distinct instruction streams on multiple, independent data streams simultaneously, often found in multi-core processors?",
  "In the context of CPU cache memory, which replacement policy discards the cache line that has been in the cache for the longest duration, regardless of how recently it was accessed?",
  "For p-type MOSFETs (PMOS) in advanced technology nodes, what specific reliability mechanism causes a gradual increase in threshold voltage (Vth) over time when the device is under a constant negative gate-to-source voltage and elevated temperature?",
  "In a multi-processor system with private caches, what is the primary purpose of a cache coherence protocol?",
  "When using a Hardware Description Language (HDL) like Verilog or VHDL, what is the fundamental difference in the outcome between simulating a design and synthesizing it for an ASIC or FPGA?",
  "In computer architecture, when an interrupt occurs, what mechanism does the CPU typically use to determine which interrupt service routine (ISR) to execute?",
  "In Static Timing Analysis (STA) of a digital circuit, what does a *negative slack* value on a critical path signify?",
  "Which of the following statements best describes a key difference between a Field-Programmable Gate Array (FPGA) and an Application-Specific Integrated Circuit (ASIC)?",
  "What is the primary function of a multiplexer (MUX) in digital design?",
  "What is the primary purpose of a *write buffer* in a CPU's memory system?",
  "What is the primary goal of a `Clock Tree Synthesis (CTS)` step in the physical design flow of an Application-Specific Integrated Circuit (ASIC)?",
  "In a directory-based cache coherence protocol, what is the primary function of the 'directory'?",
  "In digital circuit design, what is the primary reason for performing `glitch analysis`?"
]