Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/lab3_v2/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/lab3_v2/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: lab3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab3"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : lab3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : lab3.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "./image_ds.v" in library work
Compiling verilog file "./colormap_ds.v" in library work
Module <image_ds> compiled
Compiling verilog file "lab3.v" in library work
Module <colormap_ds> compiled
Module <debounce> compiled
Module <lab3> compiled
Module <xvga> compiled
Module <pong_game> compiled
No errors in compilation
Analysis of file <"lab3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <lab3> in library <work>.

Analyzing hierarchy for module <debounce> in library <work>.

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <pong_game> in library <work> with parameters.
	PADDLESTART_X = "00000000000000000000000011111010"
	PADDLESTART_Y = "00000000000000000000000100101100"
	PADDLE_HEIGHT = "00000000000000000000000010101000"
	PADDLE_WIDTH = "00000000000000000000000000001010"
	PUCK_RADIUS = "00000000000000000000000001111000"
	PUCK_STARTX = "00000000000000000000000111111111"
	PUCK_STARTY = "00000000000000000000000110000000"
	SCREEN_HEIGHT = "00000000000000000000001011111111"
	SCREEN_WIDTH = "00000000000000000000001111111111"

WARNING:Xst:2591 - "lab3.v" line 339: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 339: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 339: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "lab3.v" line 339: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <lab3>.
Module <lab3> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <lab3>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <lab3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <lab3>.
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <lab3>.
Analyzing module <debounce> in library <work>.
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <pong_game> in library <work>.
	PADDLESTART_X = 32'sb00000000000000000000000011111010
	PADDLESTART_Y = 32'sb00000000000000000000000100101100
	PADDLE_HEIGHT = 32'sb00000000000000000000000010101000
	PADDLE_WIDTH = 32'sb00000000000000000000000000001010
	PUCK_RADIUS = 32'sb00000000000000000000000001111000
	PUCK_STARTX = 32'sb00000000000000000000000111111111
	PUCK_STARTY = 32'sb00000000000000000000000110000000
	SCREEN_HEIGHT = 32'sb00000000000000000000001011111111
	SCREEN_WIDTH = 32'sb00000000000000000000001111111111
Module <pong_game> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <lab3> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <lab3> is removed.
INFO:Xst:2679 - Register <paddle_x_next> in unit <pong_game> has a constant value of 0011111010 during circuit operation. The register is replaced by logic.

Synthesizing Unit <debounce>.
    Related source file is "lab3.v".
    Found 1-bit register for signal <clean>.
    Found 20-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 20.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "lab3.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <pong_game>.
    Related source file is "lab3.v".
WARNING:Xst:653 - Signal <clk_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <angle> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <pixel_out>.
    Found 25-bit adder for signal <$add0002> created at line 720.
    Found 25-bit adder for signal <$add0003> created at line 720.
    Found 25-bit adder for signal <$add0004> created at line 815.
    Found 11x11-bit multiplier for signal <$mult0000> created at line 720.
    Found 11x11-bit multiplier for signal <$mult0001> created at line 815.
    Found 12-bit subtractor for signal <$sub0000> created at line 682.
    Found 12-bit subtractor for signal <$sub0001> created at line 729.
    Found 12-bit subtractor for signal <$sub0002> created at line 739.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 720.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 720.
    Found 12-bit subtractor for signal <add0002$addsub0000> created at line 720.
    Found 12-bit subtractor for signal <add0002$addsub0001> created at line 720.
    Found 11-bit comparator greater for signal <add0002$cmp_gt0000> created at line 720.
    Found 11-bit comparator greater for signal <add0002$cmp_gt0001> created at line 720.
    Found 12x12-bit multiplier for signal <add0002$mult0000> created at line 720.
    Found 12x12-bit multiplier for signal <add0002$mult0001> created at line 720.
    Found 12-bit subtractor for signal <add0004$addsub0000> created at line 815.
    Found 12x12-bit multiplier for signal <add0004$mult0000> created at line 815.
    Found 10-bit adder carry out for signal <add0005$addsub0000> created at line 734.
    Found 10-bit adder carry out for signal <add0006$addsub0000> created at line 744.
    Found 1-bit register for signal <down>.
    Found 10-bit comparator greatequal for signal <down$cmp_ge0000> created at line 794.
    Found 11-bit comparator lessequal for signal <down$cmp_le0000> created at line 782.
    Found 1-bit register for signal <had_collision>.
    Found 16-bit adder for signal <image_addr>.
    Found 12-bit subtractor for signal <image_addr$sub0000> created at line 619.
    Found 13-bit subtractor for signal <image_addr$sub0001> created at line 619.
    Found 19-bit register for signal <move_counter>.
    Found 11-bit adder for signal <move_counter$add0000> created at line 694.
    Found 10-bit adder carry out for signal <move_counter$addsub0001> created at line 694.
    Found 12-bit comparator greater for signal <move_counter$cmp_gt0000> created at line 682.
    Found 11-bit comparator greater for signal <move_counter$cmp_gt0001> created at line 694.
    Found 12-bit comparator less for signal <move_counter$cmp_lt0000> created at line 682.
    Found 11-bit comparator less for signal <move_counter$cmp_lt0001> created at line 694.
    Found 19-bit subtractor for signal <move_counter$share0000>.
    Found 11-bit subtractor for signal <mult0000$addsub0000> created at line 720.
    Found 11-bit subtractor for signal <mult0001$addsub0000> created at line 815.
    Found 11-bit comparator greater for signal <mux0000$cmp_gt0000> created at line 720.
    Found 11-bit comparator greater for signal <mux0001$cmp_gt0000> created at line 720.
    Found 10-bit comparator greater for signal <mux0002$cmp_gt0000> created at line 720.
    Found 11-bit comparator greater for signal <mux0003$cmp_gt0000> created at line 815.
    Found 10-bit comparator greater for signal <mux0004$cmp_gt0000> created at line 815.
    Found 10-bit register for signal <paddle_x>.
    Found 10-bit register for signal <paddle_y>.
    Found 10-bit register for signal <paddle_y_next>.
    Found 12-bit comparator greatequal for signal <paddle_y_next$cmp_ge0000> created at line 682.
    Found 11-bit comparator greatequal for signal <paddle_y_next$cmp_ge0001> created at line 694.
    Found 12-bit comparator lessequal for signal <paddle_y_next$cmp_le0000> created at line 682.
    Found 11-bit comparator lessequal for signal <paddle_y_next$cmp_le0001> created at line 694.
    Found 10-bit addsub for signal <paddle_y_next$mux0000>.
    Found 11-bit comparator greater for signal <pixel_out$cmp_gt0000> created at line 811.
    Found 10-bit comparator greater for signal <pixel_out$cmp_gt0001> created at line 811.
    Found 26-bit comparator less for signal <pixel_out$cmp_gt0002> created at line 815.
    Found 11-bit comparator less for signal <pixel_out$cmp_lt0000> created at line 811.
    Found 11-bit comparator less for signal <pixel_out$cmp_lt0001> created at line 811.
    Found 19-bit down counter for signal <puck_counter>.
    Found 4x7-bit multiplier for signal <puck_v_speed$mult0000> created at line 603.
    Found 10-bit register for signal <puck_x>.
    Found 11-bit comparator greatequal for signal <puck_x$cmp_ge0000> created at line 744.
    Found 11-bit comparator greatequal for signal <puck_x$cmp_ge0001> created at line 744.
    Found 12-bit comparator greatequal for signal <puck_x$cmp_ge0002> created at line 739.
    Found 11-bit comparator greatequal for signal <puck_x$cmp_ge0003> created at line 734.
    Found 11-bit comparator greatequal for signal <puck_x$cmp_ge0004> created at line 734.
    Found 12-bit comparator greatequal for signal <puck_x$cmp_ge0005> created at line 729.
    Found 26-bit comparator less for signal <puck_x$cmp_gt0000> created at line 720.
    Found 26-bit comparator less for signal <puck_x$cmp_gt0001> created at line 720.
    Found 12-bit comparator greater for signal <puck_x$cmp_gt0002> created at line 729.
    Found 11-bit comparator greater for signal <puck_x$cmp_gt0003> created at line 734.
    Found 10-bit comparator greater for signal <puck_x$cmp_gt0004> created at line 739.
    Found 12-bit comparator greater for signal <puck_x$cmp_gt0005> created at line 739.
    Found 11-bit comparator greater for signal <puck_x$cmp_gt0006> created at line 744.
    Found 10-bit comparator lessequal for signal <puck_x$cmp_le0000> created at line 744.
    Found 11-bit comparator lessequal for signal <puck_x$cmp_le0001> created at line 744.
    Found 12-bit comparator lessequal for signal <puck_x$cmp_le0002> created at line 739.
    Found 11-bit comparator lessequal for signal <puck_x$cmp_le0003> created at line 734.
    Found 10-bit comparator lessequal for signal <puck_x$cmp_le0004> created at line 734.
    Found 12-bit comparator lessequal for signal <puck_x$cmp_le0005> created at line 729.
    Found 26-bit comparator greatequal for signal <puck_x$cmp_le0006> created at line 720.
    Found 26-bit comparator greatequal for signal <puck_x$cmp_le0007> created at line 720.
    Found 10-bit comparator less for signal <puck_x$cmp_lt0000> created at line 707.
    Found 12-bit comparator less for signal <puck_x$cmp_lt0001> created at line 729.
    Found 11-bit comparator less for signal <puck_x$cmp_lt0002> created at line 729.
    Found 11-bit comparator less for signal <puck_x$cmp_lt0003> created at line 734.
    Found 11-bit comparator less for signal <puck_x$cmp_lt0004> created at line 739.
    Found 12-bit comparator less for signal <puck_x$cmp_lt0005> created at line 739.
    Found 11-bit comparator less for signal <puck_x$cmp_lt0006> created at line 744.
    Found 10-bit register for signal <puck_x_next>.
    Found 11-bit comparator greater for signal <puck_x_next$cmp_gt0000> created at line 754.
    Found 10-bit addsub for signal <puck_x_next$mux0000>.
    Found 11-bit subtractor for signal <puck_x_tl>.
    Found 10-bit register for signal <puck_y>.
    Found 10-bit register for signal <puck_y_next>.
    Found 9-bit adder for signal <puck_y_next$add0000> created at line 772.
    Found 10-bit comparator greatequal for signal <puck_y_next$cmp_ge0000> created at line 780.
    Found 11-bit comparator greater for signal <puck_y_next$cmp_gt0000> created at line 782.
    Found 10-bit comparator less for signal <puck_y_next$cmp_lt0000> created at line 794.
    Found 10-bit addsub for signal <puck_y_next$share0000>.
    Found 11-bit subtractor for signal <puck_y_tl>.
    Found 1-bit register for signal <right>.
    Found 11-bit comparator lessequal for signal <right$cmp_le0000> created at line 754.
    Summary:
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred  27 Adder/Subtractor(s).
	inferred   6 Multiplier(s).
	inferred  55 Comparator(s).
Unit <pong_game> synthesized.


Synthesizing Unit <lab3>.
    Related source file is "lab3.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
    Found 1-bit register for signal <b>.
    Found 1-bit 4-to-1 multiplexer for signal <b$mux0000>.
    Found 1-bit register for signal <hs>.
    Found 1-bit 4-to-1 multiplexer for signal <hs$mux0000>.
    Found 24-bit register for signal <rgb>.
    Found 24-bit 4-to-1 multiplexer for signal <rgb$mux0000>.
    Found 1-bit register for signal <vs>.
    Found 1-bit 4-to-1 multiplexer for signal <vs$mux0000>.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred  27 Multiplexer(s).
Unit <lab3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 11x11-bit multiplier                                  : 2
 12x12-bit multiplier                                  : 3
 4x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 27
 10-bit adder carry out                                : 5
 10-bit addsub                                         : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 4
 12-bit subtractor                                     : 7
 13-bit subtractor                                     : 1
 16-bit adder                                          : 1
 19-bit subtractor                                     : 1
 25-bit adder                                          : 3
 9-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit down counter                                   : 1
 20-bit up counter                                     : 3
# Registers                                            : 27
 1-bit register                                        : 17
 10-bit register                                       : 7
 19-bit register                                       : 1
 24-bit register                                       : 2
# Comparators                                          : 55
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 5
 11-bit comparator greater                             : 11
 11-bit comparator less                                : 7
 11-bit comparator lessequal                           : 5
 12-bit comparator greatequal                          : 3
 12-bit comparator greater                             : 3
 12-bit comparator less                                : 3
 12-bit comparator lessequal                           : 3
 26-bit comparator greatequal                          : 2
 26-bit comparator less                                : 3
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
Reading core <image_ds.ngc>.
Reading core <colormap_ds.ngc>.
Loading core <image_ds> for timing and area information for instance <i_rom>.
Loading core <colormap_ds> for timing and area information for instance <d_rom>.

Synthesizing (advanced) Unit <pong_game>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_add0002_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_add0002_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_add0004_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_puck_v_speed_mult0000 by adding 1 register level(s).
Unit <pong_game> synthesized (advanced).
INFO:Xst:2261 - The FF/Latch <pixel_out_5> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_13> 
INFO:Xst:2261 - The FF/Latch <pixel_out_4> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_12> 
INFO:Xst:2261 - The FF/Latch <pixel_out_3> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_11> 
INFO:Xst:2261 - The FF/Latch <pixel_out_2> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_10> 
INFO:Xst:2261 - The FF/Latch <pixel_out_1> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_9> 
INFO:Xst:2261 - The FF/Latch <pixel_out_0> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_8> 
INFO:Xst:2261 - The FF/Latch <pixel_out_7> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_15> 
INFO:Xst:2261 - The FF/Latch <pixel_out_6> in Unit <pong_game> is equivalent to the following FF/Latch, which will be removed : <pixel_out_14> 
WARNING:Xst:1293 - FF/Latch <2> has a constant value of 0 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <1> has a constant value of 1 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <3> has a constant value of 1 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <4> has a constant value of 1 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <7> has a constant value of 1 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <5> has a constant value of 1 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <6> has a constant value of 1 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <8> has a constant value of 0 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <9> has a constant value of 0 in block <paddle_x>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 11x11-bit multiplier                                  : 2
 12x12-bit multiplier                                  : 3
 4x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 27
 10-bit adder carry out                                : 5
 10-bit addsub                                         : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 3
 12-bit subtractor                                     : 6
 13-bit subtractor                                     : 1
 16-bit adder                                          : 1
 19-bit subtractor                                     : 1
 25-bit adder                                          : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit down counter                                   : 1
 20-bit up counter                                     : 3
# Registers                                            : 146
 Flip-Flops                                            : 146
# Comparators                                          : 55
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 5
 11-bit comparator greater                             : 11
 11-bit comparator less                                : 7
 11-bit comparator lessequal                           : 5
 12-bit comparator greatequal                          : 3
 12-bit comparator greater                             : 3
 12-bit comparator less                                : 3
 12-bit comparator lessequal                           : 3
 26-bit comparator greatequal                          : 2
 26-bit comparator less                                : 3
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 3
 24-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <paddle_x_6> in Unit <pong_game> is equivalent to the following 5 FFs/Latches, which will be removed : <paddle_x_5> <paddle_x_7> <paddle_x_4> <paddle_x_3> <paddle_x_1> 
INFO:Xst:2261 - The FF/Latch <paddle_x_9> in Unit <pong_game> is equivalent to the following 3 FFs/Latches, which will be removed : <paddle_x_8> <paddle_x_0> <paddle_x_2> 
WARNING:Xst:1293 - FF/Latch <paddle_x_9> has a constant value of 0 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <paddle_x_6> has a constant value of 1 in block <pong_game>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab3> ...

Optimizing unit <xvga> ...

Optimizing unit <pong_game> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab3, actual ratio is 1.
FlipFlop pg/paddle_y_3 has been replicated 1 time(s)
FlipFlop pg/paddle_y_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 238
 Flip-Flops                                            : 238

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab3.ngr
Top Level Output File Name         : lab3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 1757
#      GND                         : 3
#      INV                         : 84
#      LUT1                        : 94
#      LUT2                        : 325
#      LUT2_L                      : 2
#      LUT3                        : 180
#      LUT3_D                      : 1
#      LUT4                        : 213
#      LUT4_D                      : 3
#      MULT_AND                    : 3
#      MUXCY                       : 510
#      MUXF5                       : 21
#      VCC                         : 3
#      XORCY                       : 315
# FlipFlops/Latches                : 242
#      FD                          : 5
#      FDC                         : 7
#      FDCE                        : 25
#      FDE                         : 28
#      FDP                         : 24
#      FDPE                        : 45
#      FDR                         : 11
#      FDRE                        : 72
#      FDS                         : 25
# RAMS                             : 31
#      RAMB16_S1_S1                : 24
#      RAMB16_S2_S2                : 4
#      RAMB16_S36_S36              : 1
#      RAMB16_S4_S4                : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 250
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 240
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 6
#      MULT18X18                   : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      483  out of  33792     1%  
 Number of Slice Flip Flops:            242  out of  67584     0%  
 Number of 4 input LUTs:                903  out of  67584     1%  
    Number used as logic:               902
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 250  out of    684    36%  
 Number of BRAMs:                        31  out of    144    21%  
 Number of MULT18X18s:                    6  out of    144     4%  
 Number of GCLKs:                         1  out of     16     6%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                           | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
clock_27mhz                        | vclk1:CLKFX                                                                                     | 239   |
analyzer1_data_0_OBUF              | NONE(pg/d_rom/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/spram.ram)       | 35    |
pg/i_rom/BU2/dbiterr               | NONE(pg/i_rom/BU2/U0/blk_mem_generator/valid.cstr/ramloop[29].ram.r/v2_init.ram/dpram.dp1x1.ram)| 30    |
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------+-------+
Control Signal                     | Buffer(FF name)         | Load  |
-----------------------------------+-------------------------+-------+
reset(reset1:O)                    | NONE(pg/move_counter_11)| 101   |
-----------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 66.864ns (Maximum Frequency: 14.956MHz)
   Minimum input arrival time before clock: 14.463ns
   Maximum output required time after clock: 9.830ns
   Maximum combinational path delay: 7.189ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 66.864ns (frequency: 14.956MHz)
  Total number of paths / destination ports: 538851849 / 507
-------------------------------------------------------------------------
Delay:               27.860ns (Levels of Logic = 27)
  Source:            pg/paddle_y_4_1 (FF)
  Destination:       pg/puck_x_2 (FF)
  Source Clock:      clock_27mhz rising 2.4X
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: pg/paddle_y_4_1 to pg/puck_x_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.568   1.147  pg/paddle_y_4_1 (pg/paddle_y_4_1)
     LUT4_D:I0->O         16   0.439   1.035  pg/Madd_add0001_addsub0000_cy<6>11 (pg/Madd_add0001_addsub0000_cy<6>)
     LUT4:I2->O            6   0.439   0.794  pg/Madd_add0001_addsub0000_xor<9>11 (pg/add0001_addsub0000<9>)
     MUXCY:DI->O           1   0.462   0.000  pg/Mcompar_mux0001_cmp_gt0000_cy<9> (pg/Mcompar_mux0001_cmp_gt0000_cy<9>)
     MUXCY:CI->O          11   0.942   0.942  pg/Mcompar_mux0001_cmp_gt0000_cy<10> (pg/Mcompar_mux0001_cmp_gt0000_cy<10>)
     LUT3:I2->O            1   0.439   0.552  pg/_mux0001<0>1 (pg/_mux0001<0>)
     LUT4:I2->O            1   0.439   0.000  pg/Msub_add0002_addsub0001_lut<0> (pg/Msub_add0002_addsub0001_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/Msub_add0002_addsub0001_cy<0> (pg/Msub_add0002_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<1> (pg/Msub_add0002_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<2> (pg/Msub_add0002_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<3> (pg/Msub_add0002_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<4> (pg/Msub_add0002_addsub0001_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<5> (pg/Msub_add0002_addsub0001_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<6> (pg/Msub_add0002_addsub0001_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<7> (pg/Msub_add0002_addsub0001_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<8> (pg/Msub_add0002_addsub0001_cy<8>)
     MUXCY:CI->O           1   0.053   0.000  pg/Msub_add0002_addsub0001_cy<9> (pg/Msub_add0002_addsub0001_cy<9>)
     MUXCY:CI->O           0   0.053   0.000  pg/Msub_add0002_addsub0001_cy<10> (pg/Msub_add0002_addsub0001_cy<10>)
     XORCY:CI->O          14   1.274   0.978  pg/Msub_add0002_addsub0001_xor<11> (pg/add0002_addsub0001<11>)
     MULT18X18:A11->P23    2   7.872   0.909  pg/Mmult_add0002_mult0001 (pg/add0002_mult0001<23>)
     LUT2:I1->O            1   0.439   0.000  pg/Madd__add0002_lut<23> (pg/Madd__add0002_lut<23>)
     MUXCY:S->O            0   0.298   0.000  pg/Madd__add0002_cy<23> (pg/Madd__add0002_cy<23>)
     XORCY:CI->O           2   1.274   0.735  pg/Madd__add0002_xor<24> (pg/_add0002<24>)
     LUT3:I2->O            1   0.439   0.000  pg/Mcompar_puck_x_cmp_gt0000_lut<5> (pg/Mcompar_puck_x_cmp_gt0000_lut<5>)
     MUXCY:S->O            1   0.298   0.000  pg/Mcompar_puck_x_cmp_gt0000_cy<5> (pg/Mcompar_puck_x_cmp_gt0000_cy<5>)
     MUXCY:CI->O           9   0.942   0.896  pg/Mcompar_puck_x_cmp_gt0000_cy<6> (pg/Mcompar_puck_x_cmp_gt0000_cy<6>)
     LUT4_D:I2->O         18   0.439   1.231  pg/puck_y_mux0000<0>130 (pg/N0)
     LUT2:I1->O            1   0.439   0.000  pg/puck_y_mux0000<6>1 (pg/puck_y_mux0000<6>)
     FDCE:D                    0.370          pg/puck_y_6
    ----------------------------------------
    Total                     27.860ns (18.640ns logic, 9.220ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'analyzer1_data_0_OBUF'
  Clock period: 4.619ns (frequency: 216.521MHz)
  Total number of paths / destination ports: 160 / 16
-------------------------------------------------------------------------
Delay:               4.619ns (Levels of Logic = 5)
  Source:            pg/i_rom/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_1 (FF)
  Destination:       pg/d_rom/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/spram.ram (RAM)
  Source Clock:      analyzer1_data_0_OBUF rising
  Destination Clock: analyzer1_data_0_OBUF rising

  Data Path: pg/i_rom/BU2/U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_1 to pg/d_rom/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/spram.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.568   1.125  U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe_1 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<1>)
     LUT4:I0->O            1   0.439   0.551  U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<1>71 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/sel_pipe<1>8)
     LUT3:I2->O            1   0.439   0.000  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_371 (U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_37)
     MUXF5:I1->O           2   0.436   0.702  U0/blk_mem_generator/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f5_6 (douta(7))
     end scope: 'BU2'
     end scope: 'pg/i_rom'
     begin scope: 'pg/d_rom'
     begin scope: 'BU2'
     RAMB16_S36_S36:ADDRA8        0.359          U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v2_init.ram/spram.ram
    ----------------------------------------
    Total                      4.619ns (2.241ns logic, 2.378ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 10978 / 179
-------------------------------------------------------------------------
Offset:              14.463ns (Levels of Logic = 16)
  Source:            switch<4> (PAD)
  Destination:       pg/move_counter_18 (FF)
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: switch<4> to pg/move_counter_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.825   0.955  switch_4_IBUF (switch_4_IBUF)
     LUT2:I1->O            1   0.439   0.000  pg/Madd_move_counter_addsub0001_lut<0> (pg/Madd_move_counter_addsub0001_lut<0>)
     MUXCY:S->O            1   0.298   0.000  pg/Madd_move_counter_addsub0001_cy<0> (pg/Madd_move_counter_addsub0001_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  pg/Madd_move_counter_addsub0001_cy<1> (pg/Madd_move_counter_addsub0001_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  pg/Madd_move_counter_addsub0001_cy<2> (pg/Madd_move_counter_addsub0001_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  pg/Madd_move_counter_addsub0001_cy<3> (pg/Madd_move_counter_addsub0001_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  pg/Madd_move_counter_addsub0001_cy<4> (pg/Madd_move_counter_addsub0001_cy<4>)
     XORCY:CI->O           3   1.274   1.009  pg/Madd_move_counter_addsub0001_xor<5> (pg/move_counter_addsub0001<5>)
     LUT4:I0->O            5   0.439   1.055  pg/Madd_move_counter_add0000_cy<6>11 (pg/Madd_move_counter_add0000_cy<6>)
     LUT3:I0->O            2   0.439   0.735  pg/Madd_move_counter_add0000_cy<8>11 (pg/Madd_move_counter_add0000_cy<8>)
     LUT3:I2->O            1   0.439   0.802  pg/Madd_move_counter_add0000_xor<10>11 (pg/move_counter_add0000<10>)
     LUT4:I0->O            1   0.439   0.000  pg/Mcompar_move_counter_cmp_gt0001_lut<2> (pg/Mcompar_move_counter_cmp_gt0001_lut<2>)
     MUXCY:S->O            2   1.187   0.987  pg/Mcompar_move_counter_cmp_gt0001_cy<2> (pg/Mcompar_move_counter_cmp_gt0001_cy<2>)
     LUT3:I0->O            1   0.439   0.000  pg/move_counter_mux0000<0>2_F (N113)
     MUXF5:I0->O          19   0.436   1.243  pg/move_counter_mux0000<0>2 (pg/N9)
     LUT2:I1->O            1   0.439   0.000  pg/move_counter_mux0000<9>1 (pg/move_counter_mux0000<9>)
     FDPE:D                    0.370          pg/move_counter_9
    ----------------------------------------
    Total                     14.463ns (7.675ns logic, 6.788ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 31 / 30
-------------------------------------------------------------------------
Offset:              9.830ns (Levels of Logic = 2)
  Source:            reset_sr (FF)
  Destination:       led<2> (PAD)
  Source Clock:      clock_27mhz rising 2.4X

  Data Path: reset_sr to led<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         11   2.901   1.116  reset_sr (power_on_reset)
     LUT2:I1->O           17   0.439   1.012  led<2>1 (led_2_OBUF)
     OBUF:I->O                 4.361          led_2_OBUF (led<2>)
    ----------------------------------------
    Total                      9.830ns (7.701ns logic, 2.128ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.189ns (Levels of Logic = 3)
  Source:            switch<1> (PAD)
  Destination:       led<1> (PAD)

  Data Path: switch<1> to led<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.825   1.047  switch_1_IBUF (switch_1_IBUF)
     INV:I->O              1   0.439   0.517  led<1>1_INV_0 (led_1_OBUF)
     OBUF:I->O                 4.361          led_1_OBUF (led<1>)
    ----------------------------------------
    Total                      7.189ns (5.625ns logic, 1.564ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.07 secs
 
--> 


Total memory usage is 495620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  324 (   0 filtered)
Number of infos    :   29 (   0 filtered)

