{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635093801766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635093801767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 24 22:13:21 2021 " "Processing started: Sun Oct 24 22:13:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635093801767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635093801767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pointcloud -c pointcloud --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off pointcloud -c pointcloud --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635093801767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635093802213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635093802213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_wi.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_wi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_WI " "Found entity 1: Reg_module_WI" {  } { { "Reg_module_WI.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Reg_module_WI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_w.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_W " "Found entity 1: Reg_module_W" {  } { { "Reg_module_W.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Reg_module_W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_RW " "Found entity 1: Reg_module_RW" {  } { { "Reg_module_RW.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Reg_module_RW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_module_ri.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_module_ri.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_module_RI " "Found entity 1: Reg_module_RI" {  } { { "Reg_module_RI.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Reg_module_RI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_param.v 0 0 " "Found 0 design units, including 0 entities, in source file proc_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810496 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_3to1_8bit.v(17) " "Verilog HDL warning at mux_3to1_8bit.v(17): extended using \"x\" or \"z\"" {  } { { "mux_3to1_8bit.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/mux_3to1_8bit.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1635093810498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1_8bit " "Found entity 1: mux_3to1_8bit" {  } { { "mux_3to1_8bit.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/mux_3to1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ins_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_mem " "Found entity 1: ins_mem" {  } { { "ins_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/ins_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810500 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "imem_controller.v(20) " "Verilog HDL information at imem_controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "imem_controller.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/imem_controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1635093810501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file imem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem_controller " "Found entity 1: imem_controller" {  } { { "imem_controller.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/imem_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810502 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem_controller.v(46) " "Verilog HDL information at dmem_controller.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "dmem_controller.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/dmem_controller.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1635093810504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_controller " "Found entity 1: dmem_controller" {  } { { "dmem_controller.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/dmem_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/data_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_param.v 0 0 " "Found 0 design units, including 0 entities, in source file cu_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busMUX BUSMUX core.v(25) " "Verilog HDL Declaration information at core.v(25): object \"busMUX\" differs only in case from object \"BUSMUX\" in the same scope" {  } { { "core.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/core.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1635093810510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810510 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlunit.v(72) " "Verilog HDL information at controlunit.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "controlunit.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/controlunit.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1635093810513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "controlunit.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/controlunit.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.v 1 1 " "Found 1 design units, including 1 entities, in source file comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comp " "Found entity 1: Comp" {  } { { "Comp.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810515 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Bus_mux.v(56) " "Verilog HDL warning at Bus_mux.v(56): extended using \"x\" or \"z\"" {  } { { "Bus_mux.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Bus_mux.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1635093810516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_mux " "Found entity 1: Bus_mux" {  } { { "Bus_mux.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Bus_mux.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ar.v 1 1 " "Found 1 design units, including 1 entities, in source file ar.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR " "Found entity 1: AR" {  } { { "AR.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/AR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635093810519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635093810519 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635093810614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_mem ins_mem:ins_mem " "Elaborating entity \"ins_mem\" for hierarchy \"ins_mem:ins_mem\"" {  } { { "processor.v" "ins_mem" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635093810620 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "48 0 65535 ins_mem.v(14) " "Verilog HDL warning at ins_mem.v(14): number of words (48) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "ins_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/ins_mem.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1635093810963 "|processor|ins_mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ins_mem.v(10) " "Net \"mem.data_a\" at ins_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ins_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/ins_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635093925081 "|processor|ins_mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ins_mem.v(10) " "Net \"mem.waddr_a\" at ins_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ins_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/ins_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635093925081 "|processor|ins_mem:ins_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ins_mem.v(10) " "Net \"mem.we_a\" at ins_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "ins_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/ins_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635093925085 "|processor|ins_mem:ins_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dt_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dt_mem\"" {  } { { "processor.v" "dt_mem" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/processor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635093925171 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 65535 data_mem.v(30) " "Verilog HDL warning at data_mem.v(30): number of words (40) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "data_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/data_mem.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1635093925918 "|processor|data_mem:dt_mem"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "ram data_mem.v(29) " "Verilog HDL warning at data_mem.v(29): initial value for variable ram should be constant" {  } { { "data_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/data_mem.v" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1635093925944 "|processor|data_mem:dt_mem"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_mem.v(36) " "Verilog HDL warning at data_mem.v(36): ignoring unsupported system task" {  } { { "data_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/data_mem.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1635093925950 "|processor|data_mem:dt_mem"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:\\Users\\ChamikaIshanSudusing\\Documents\\pointcloud\\data_mem2.txt data_mem.v(38) " "Verilog HDL File I/O error at data_mem.v(38): can't open Verilog Design File \"C:\\Users\\ChamikaIshanSudusing\\Documents\\pointcloud\\data_mem2.txt\"" {  } { { "data_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/data_mem.v" 38 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Design Software" 0 -1 1635093925950 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_mem.v(49) " "Verilog HDL warning at data_mem.v(49): ignoring unsupported system task" {  } { { "data_mem.v" "" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/data_mem.v" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1635093925950 "|processor|data_mem:dt_mem"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_mem:dt_mem " "Can't elaborate user hierarchy \"data_mem:dt_mem\"" {  } { { "processor.v" "dt_mem" { Text "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/processor.v" 59 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1635093926137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ChamikaIshanSudusing/Documents/pointcloud/output_files/pointcloud.map.smsg " "Generated suppressed messages file C:/Users/ChamikaIshanSudusing/Documents/pointcloud/output_files/pointcloud.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1635093926163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5044 " "Peak virtual memory: 5044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635093926172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 24 22:15:26 2021 " "Processing ended: Sun Oct 24 22:15:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635093926172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:05 " "Elapsed time: 00:02:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635093926172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635093926172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635093926172 ""}
