## Auto-generated by the RSCM shift experiment
export DESIGN_NAME  = {{ design_name }}
export DESIGN_NICKNAME = {{ design_nickname }}
export PLATFORM     = {{ platform }}

# Input sources
export VERILOG_FILES = $(sort $(wildcard {{ verilog_glob }}))
export SDC_FILE      = {{ sdc_path }}

# Floorplanning / packing targets
export CORE_UTILIZATION = {{ core_utilization }}
export PLACE_DENSITY    = {{ place_density }}

# Timing
export CLOCK_PERIOD = {{ clock_period }}

# Optional overrides
{% for key, value in flow_overrides.items() -%}
export {{ key }} = {{ value }}
{% endfor %}
