Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Feb  5 01:58:13 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (84)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.961     -161.023                    179                25327        0.051        0.000                      0                25310        1.100        0.000                       0                 10694  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_10M                                                                                     {0.000 50.000}       100.000         10.000          
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M                                                                                  {0.000 4.000}        8.000           125.000         
  PLL_CLKFB                                                                                 {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_1                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_10M                                                                                          95.306        0.000                      0                  131        0.184        0.000                      0                  131       49.600        0.000                       0                    69  
CLK_200M                                                                                         -1.232      -32.474                     90                22150        0.051        0.000                      0                22150        1.100        0.000                       0                  9509  
  CLK_125M                                                                                        5.230        0.000                      0                  415        0.083        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                                                                                                   3.929        0.000                       0                     2  
  PLL_CLKFB_1                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.423        0.000                      0                  633        0.067        0.000                      0                  633        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      37.258        0.000                      0                  415        0.083        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.978        0.000                      0                  928        0.052        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_200M                                                                                    CLK_10M                                                                                          -0.885      -25.678                     32                   67        0.055        0.000                      0                   67  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.554        0.000                      0                    2  
CLK_10M                                                                                     CLK_200M                                                                                         -0.055       -0.055                      1                   46        0.994        0.000                      0                   46  
CLK_125M                                                                                    CLK_200M                                                                                         -2.804       -8.376                      3                    3        1.072        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.961      -37.757                     13                   13        1.452        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.387        0.000                      0                    3        1.320        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.393        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M                                                                                         -2.079      -36.263                     24                   24        0.162        0.000                      0                   24  
GMII_RX_CLK                                                                                 CLK_125M                                                                                          5.323        0.000                      0                   19        0.074        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -2.198      -15.727                      9                    9        0.367        0.000                      0                    9  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       2.014        0.000                      0                   24        0.207        0.000                      0                   24  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.416        0.000                      0                   19        0.108        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.367        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.877        0.000                      0                  884        0.258        0.000                      0                  884  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -0.733       -4.694                      7                    7        0.163        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.634        0.000                      0                  100        0.253        0.000                      0                  100  
**default**                                                                                 CLK_125M                                                                                                                                                                                      0.115        0.000                      0                   10                                                                        
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_10M

Setup :            0  Failing Endpoints,  Worst Slack       95.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.306ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.832ns (19.583%)  route 3.417ns (80.417%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535     8.202    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.231   103.906    
                         clock uncertainty           -0.095   103.811    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.507    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.507    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 95.306    

Slack (MET) :             95.306ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.832ns (19.583%)  route 3.417ns (80.417%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535     8.202    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.231   103.906    
                         clock uncertainty           -0.095   103.811    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.507    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.507    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 95.306    

Slack (MET) :             95.306ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.832ns (19.583%)  route 3.417ns (80.417%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535     8.202    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.231   103.906    
                         clock uncertainty           -0.095   103.811    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.507    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.507    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 95.306    

Slack (MET) :             95.306ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.832ns (19.583%)  route 3.417ns (80.417%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535     8.202    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.231   103.906    
                         clock uncertainty           -0.095   103.811    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.507    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.507    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                 95.306    

Slack (MET) :             95.359ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.832ns (19.824%)  route 3.365ns (80.176%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483     8.150    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.231   103.908    
                         clock uncertainty           -0.095   103.813    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.509    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        103.509    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 95.359    

Slack (MET) :             95.359ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.832ns (19.824%)  route 3.365ns (80.176%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483     8.150    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.231   103.908    
                         clock uncertainty           -0.095   103.813    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.509    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        103.509    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 95.359    

Slack (MET) :             95.359ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.832ns (19.824%)  route 3.365ns (80.176%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483     8.150    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.231   103.908    
                         clock uncertainty           -0.095   103.813    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.509    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        103.509    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 95.359    

Slack (MET) :             95.359ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.832ns (19.824%)  route 3.365ns (80.176%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483     8.150    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.231   103.908    
                         clock uncertainty           -0.095   103.813    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.509    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        103.509    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 95.359    

Slack (MET) :             95.388ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 0.832ns (19.747%)  route 3.381ns (80.253%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.500     8.166    irMrsyncTime[31]_i_1_n_0
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.277   103.953    
                         clock uncertainty           -0.095   103.858    
    SLICE_X67Y145        FDSE (Setup_fdse_C_S)       -0.304   103.554    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        103.554    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 95.388    

Slack (MET) :             95.390ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M rise@100.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.832ns (19.968%)  route 3.335ns (80.032%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.223     4.176 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.682     4.858    irMrsyncTime[0]
    SLICE_X64Y142        LUT6 (Prop_lut6_I0_O)        0.043     4.901 r  irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     4.901    irTestMrsync_i_14_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.160 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.160    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.213 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.213    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     5.338 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199     5.538    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129     5.667 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.453     8.120    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y147        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y147        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.231   103.908    
                         clock uncertainty           -0.095   103.813    
    SLICE_X65Y147        FDRE (Setup_fdre_C_R)       -0.304   103.509    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.509    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                 95.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.130ns (50.205%)  route 0.129ns (49.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.759    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.100     1.859 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.129     1.988    irTestSpill__0[0]
    SLICE_X79Y139        LUT5 (Prop_lut5_I3_O)        0.030     2.018 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     2.018    irTestSpill[1]_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.808     2.054    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism             -0.295     1.759    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.075     1.834    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 irTestSpill_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.817%)  route 0.129ns (50.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.759    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.100     1.859 r  irTestSpill_reg[0]/Q
                         net (fo=2, routed)           0.129     1.988    irTestSpill__0[0]
    SLICE_X79Y139        LUT4 (Prop_lut4_I0_O)        0.028     2.016 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     2.016    irTestSpill[0]_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.808     2.054    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism             -0.295     1.759    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.061     1.820    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X65Y145        FDRE                                         r  irMrsyncTime_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDRE (Prop_fdre_C_Q)         0.100     1.865 r  irMrsyncTime_reg[24]/Q
                         net (fo=2, routed)           0.098     1.963    irMrsyncTime[24]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.040 r  irMrsyncTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    irMrsyncTime_reg[24]_i_1_n_4
    SLICE_X65Y145        FDRE                                         r  irMrsyncTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.059    CLK_10M_BUFG
    SLICE_X65Y145        FDRE                                         r  irMrsyncTime_reg[24]/C
                         clock pessimism             -0.294     1.765    
    SLICE_X65Y145        FDRE (Hold_fdre_C_D)         0.071     1.836    irMrsyncTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDRE (Prop_fdre_C_Q)         0.100     1.865 r  irMrsyncTime_reg[28]/Q
                         net (fo=2, routed)           0.098     1.963    irMrsyncTime[28]
    SLICE_X65Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.040 r  irMrsyncTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    irMrsyncTime_reg[28]_i_1_n_4
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.059    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism             -0.294     1.765    
    SLICE_X65Y146        FDRE (Hold_fdre_C_D)         0.071     1.836    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.674%)  route 0.101ns (36.326%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.590     1.761    CLK_10M_BUFG
    SLICE_X73Y138        FDRE                                         r  irSpillTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.100     1.861 r  irSpillTime_reg[7]/Q
                         net (fo=3, routed)           0.101     1.962    irSpillTime_reg[7]
    SLICE_X73Y138        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.039 r  irSpillTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.039    irSpillTime_reg[4]_i_1_n_4
    SLICE_X73Y138        FDRE                                         r  irSpillTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.810     2.056    CLK_10M_BUFG
    SLICE_X73Y138        FDRE                                         r  irSpillTime_reg[7]/C
                         clock pessimism             -0.295     1.761    
    SLICE_X73Y138        FDRE (Hold_fdre_C_D)         0.071     1.832    irSpillTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y142        FDRE                                         r  irMrsyncTime_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[12]/Q
                         net (fo=2, routed)           0.101     1.965    irMrsyncTime[12]
    SLICE_X65Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.042 r  irMrsyncTime_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    irMrsyncTime_reg[12]_i_1_n_4
    SLICE_X65Y142        FDRE                                         r  irMrsyncTime_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X65Y142        FDRE                                         r  irMrsyncTime_reg[12]/C
                         clock pessimism             -0.294     1.764    
    SLICE_X65Y142        FDRE (Hold_fdre_C_D)         0.071     1.835    irMrsyncTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[4]/Q
                         net (fo=2, routed)           0.101     1.965    irMrsyncTime[4]
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.042 r  irMrsyncTime_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    irMrsyncTime_reg[4]_i_1_n_4
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[4]/C
                         clock pessimism             -0.294     1.764    
    SLICE_X65Y140        FDRE (Hold_fdre_C_D)         0.071     1.835    irMrsyncTime_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[8]/Q
                         net (fo=2, routed)           0.101     1.965    irMrsyncTime[8]
    SLICE_X65Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.042 r  irMrsyncTime_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.042    irMrsyncTime_reg[8]_i_1_n_4
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism             -0.294     1.764    
    SLICE_X65Y141        FDRE (Hold_fdre_C_D)         0.071     1.835    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 irSpillTime_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.763    CLK_10M_BUFG
    SLICE_X73Y144        FDRE                                         r  irSpillTime_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y144        FDRE (Prop_fdre_C_Q)         0.100     1.863 r  irSpillTime_reg[31]/Q
                         net (fo=3, routed)           0.101     1.964    irSpillTime_reg[31]
    SLICE_X73Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.041 r  irSpillTime_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.041    irSpillTime_reg[28]_i_1_n_4
    SLICE_X73Y144        FDRE                                         r  irSpillTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X73Y144        FDRE                                         r  irSpillTime_reg[31]/C
                         clock pessimism             -0.295     1.763    
    SLICE_X73Y144        FDRE (Hold_fdre_C_D)         0.071     1.834    irSpillTime_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 irSpillTime_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.177ns (63.525%)  route 0.102ns (36.475%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.589     1.760    CLK_10M_BUFG
    SLICE_X73Y137        FDRE                                         r  irSpillTime_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y137        FDRE (Prop_fdre_C_Q)         0.100     1.860 r  irSpillTime_reg[3]/Q
                         net (fo=3, routed)           0.102     1.962    irSpillTime_reg[3]
    SLICE_X73Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.039 r  irSpillTime_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.039    irSpillTime_reg[0]_i_2_n_4
    SLICE_X73Y137        FDRE                                         r  irSpillTime_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.808     2.054    CLK_10M_BUFG
    SLICE_X73Y137        FDRE                                         r  irSpillTime_reg[3]/C
                         clock pessimism             -0.294     1.760    
    SLICE_X73Y137        FDRE (Hold_fdre_C_D)         0.071     1.831    irSpillTime_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y4   CLK_10M_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X79Y139   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X67Y145   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y142   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y142   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y142   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y143   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y143   irMrsyncTime_reg[14]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X65Y143   irMrsyncTime_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X79Y139   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X79Y139   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X67Y145   irMrsyncTime_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y140   irMrsyncTime_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y147   irMrsyncTime_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y140   irMrsyncTime_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y147   irMrsyncTime_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y147   irMrsyncTime_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y140   irMrsyncTime_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y140   irMrsyncTime_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X67Y145   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X67Y145   irMrsyncTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y142   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y142   irMrsyncTime_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y142   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y142   irMrsyncTime_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y142   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y142   irMrsyncTime_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y143   irMrsyncTime_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X65Y143   irMrsyncTime_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :           90  Failing Endpoints,  Worst Slack       -1.232ns,  Total Violation      -32.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.232ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 0.223ns (4.051%)  route 5.282ns (95.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 6.140 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.282     7.067    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/srst
    RAMB36_X3Y31         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.140     6.140    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y31         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.153    
                         clock uncertainty           -0.035     6.117    
    RAMB36_X3Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.835    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.835    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 -1.232    

Slack (VIOLATED) :        -1.004ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.278ns  (logic 0.223ns (4.225%)  route 5.055ns (95.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 6.141 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.055     6.840    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/srst
    RAMB36_X3Y30         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.141     6.141    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y30         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.013     6.154    
                         clock uncertainty           -0.035     6.118    
    RAMB36_X3Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.836    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.836    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                 -1.004    

Slack (VIOLATED) :        -0.890ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 0.223ns (3.890%)  route 5.509ns (96.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 6.705 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.509     7.294    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/srst
    RAMB36_X1Y0          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.705     6.705    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.722    
                         clock uncertainty           -0.035     6.686    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.404    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[151].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.404    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                 -0.890    

Slack (VIOLATED) :        -0.876ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 0.223ns (3.977%)  route 5.384ns (96.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 6.521 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.384     7.169    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/srst
    RAMB36_X1Y15         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.521     6.521    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y15         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.090     6.611    
                         clock uncertainty           -0.035     6.575    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.293    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[124].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 -0.876    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.223ns (4.192%)  route 5.097ns (95.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 6.311 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.097     6.882    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/srst
    RAMB36_X3Y29         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.311     6.311    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y29         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.015     6.326    
                         clock uncertainty           -0.035     6.290    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.008    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.008    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.870ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.603ns  (logic 0.223ns (3.980%)  route 5.380ns (96.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.523ns = ( 6.523 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.380     7.165    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/srst
    RAMB36_X1Y14         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.523     6.523    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y14         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.090     6.613    
                         clock uncertainty           -0.035     6.577    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.295    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[126].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.295    
                         arrival time                          -7.165    
  -------------------------------------------------------------------
                         slack                                 -0.870    

Slack (VIOLATED) :        -0.865ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 0.223ns (3.912%)  route 5.478ns (96.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 6.698 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.478     7.263    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/srst
    RAMB36_X0Y6          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.698     6.698    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y6          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.715    
                         clock uncertainty           -0.035     6.679    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.397    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[158].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                 -0.865    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.688ns  (logic 0.223ns (3.920%)  route 5.465ns (96.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.693ns = ( 6.693 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.465     7.250    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/srst
    RAMB36_X0Y5          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.693     6.693    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.710    
                         clock uncertainty           -0.035     6.674    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.392    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[145].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.392    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.805ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.645ns  (logic 0.223ns (3.951%)  route 5.422ns (96.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 6.703 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.422     7.207    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/srst
    RAMB36_X0Y7          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.703     6.703    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.720    
                         clock uncertainty           -0.035     6.684    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.402    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[159].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.402    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 -0.805    

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.223ns (3.957%)  route 5.413ns (96.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.703ns = ( 6.703 - 5.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.562     1.562    top_tdc/DATA_BUF/CLK_200M
    SLICE_X75Y92         FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.223     1.785 r  top_tdc/DATA_BUF/FD_RESET_A/Q
                         net (fo=577, routed)         5.413     7.198    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/srst
    RAMB36_X0Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.703     6.703    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.017     6.720    
                         clock uncertainty           -0.035     6.684    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     6.402    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[154].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.402    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 -0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.600     0.600    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/S_DCLK_O
    SLICE_X90Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_fdre_C_Q)         0.118     0.718 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[7]/Q
                         net (fo=1, routed)           0.131     0.849    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[7]
    SLICE_X90Y150        LUT6 (Prop_lut6_I0_O)        0.028     0.877 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]_i_1__3/O
                         net (fo=1, routed)           0.000     0.877    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[6]
    SLICE_X90Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.747     0.747    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/S_DCLK_O
    SLICE_X90Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]/C
                         clock pessimism             -0.008     0.739    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.087     0.826    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdSnNum_13/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.195ns (50.333%)  route 0.192ns (49.667%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X15Y156        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdSnNum_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y156        FDRE (Prop_fdre_C_Q)         0.100     0.691 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdSnNum_13/Q
                         net (fo=1, routed)           0.192     0.883    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdSnNum[13]
    SLICE_X13Y149        LUT6 (Prop_lut6_I2_O)        0.028     0.911 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_510/O
                         net (fo=1, routed)           0.000     0.911    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_510
    SLICE_X13Y149        MUXF7 (Prop_muxf7_I0_O)      0.050     0.961 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_3_f7_4/O
                         net (fo=1, routed)           0.000     0.961    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_3_f75
    SLICE_X13Y149        MUXF8 (Prop_muxf8_I1_O)      0.017     0.978 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_2_f8_4/O
                         net (fo=1, routed)           0.000     0.978    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT[5]
    SLICE_X13Y149        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.864     0.864    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X13Y149        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_5/C
                         clock pessimism             -0.008     0.856    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.070     0.926    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_5
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.100ns (35.359%)  route 0.183ns (64.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.637     0.637    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X23Y136        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_fdre_C_Q)         0.100     0.737 r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa_9/Q
                         net (fo=1, routed)           0.183     0.920    nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa[9]
    RAMB18_X1Y54         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.889     0.889    nolabel_line146/SiTCP/SiTCP/CLK
    RAMB18_X1Y54         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.206     0.683    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.866    nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.421%)  route 0.279ns (68.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.548     0.548    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/S_DCLK_O
    SLICE_X88Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDRE (Prop_fdre_C_Q)         0.100     0.648 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[10]/Q
                         net (fo=1, routed)           0.279     0.927    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg_n_0_[10]
    SLICE_X90Y149        LUT6 (Prop_lut6_I0_O)        0.028     0.955 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[9]_i_1__3/O
                         net (fo=1, routed)           0.000     0.955    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow[9]
    SLICE_X90Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.819     0.819    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/S_DCLK_O
    SLICE_X90Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X90Y149        FDRE (Hold_fdre_C_D)         0.087     0.898    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.094%)  route 0.259ns (66.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.544     0.544    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/S_DCLK_O
    SLICE_X83Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.259     0.903    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg_n_0_[2]
    SLICE_X83Y148        LUT6 (Prop_lut6_I0_O)        0.028     0.931 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[1]_i_1__9/O
                         net (fo=1, routed)           0.000     0.931    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow[1]
    SLICE_X83Y148        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.815     0.815    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/S_DCLK_O
    SLICE_X83Y148        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]/C
                         clock pessimism             -0.008     0.807    
    SLICE_X83Y148        FDRE (Hold_fdre_C_D)         0.061     0.868    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.188ns (63.688%)  route 0.107ns (36.312%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.644     0.644    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X15Y149        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDRE (Prop_fdre_C_Q)         0.100     0.744 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum_2/Q
                         net (fo=1, routed)           0.107     0.851    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/accptdAckNum[2]
    SLICE_X16Y150        LUT6 (Prop_lut6_I3_O)        0.028     0.879 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_42/O
                         net (fo=1, routed)           0.000     0.879    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_42
    SLICE_X16Y150        MUXF7 (Prop_muxf7_I1_O)      0.043     0.922 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_3_f7_1/O
                         net (fo=1, routed)           0.000     0.922    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_3_f72
    SLICE_X16Y150        MUXF8 (Prop_muxf8_I1_O)      0.017     0.939 r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mmux_hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT_2_f8_1/O
                         net (fo=1, routed)           0.000     0.939    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/hdByteCunt[3]_txAckNum[7]_wide_mux_236_OUT[2]
    SLICE_X16Y150        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.792     0.792    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y150        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2/C
                         clock pessimism             -0.008     0.784    
    SLICE_X16Y150        FDRE (Hold_fdre_C_D)         0.092     0.876    nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/muxHdDataC_2
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.443%)  route 0.136ns (51.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.593     0.593    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/S_DCLK_O
    SLICE_X72Y149        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.100     0.693 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]/Q
                         net (fo=1, routed)           0.136     0.829    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[15]
    SLICE_X72Y150        LUT6 (Prop_lut6_I0_O)        0.028     0.857 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.857    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[14]
    SLICE_X72Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.741     0.741    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/S_DCLK_O
    SLICE_X72Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.008     0.733    
    SLICE_X72Y150        FDRE (Hold_fdre_C_D)         0.061     0.794    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.127%)  route 0.211ns (67.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.636     0.636    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X21Y133        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDRE (Prop_fdre_C_Q)         0.100     0.736 r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa_5/Q
                         net (fo=1, routed)           0.211     0.947    nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/memWa[5]
    RAMB18_X1Y54         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.889     0.889    nolabel_line146/SiTCP/SiTCP/CLK
    RAMB18_X1Y54         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.188     0.701    
    RAMB18_X1Y54         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.884    nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.075%)  route 0.146ns (49.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.742ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.595     0.595    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X62Y149        FDSE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y149        FDSE (Prop_fdse_C_Q)         0.118     0.713 f  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=75, routed)          0.146     0.859    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/Q[0]
    SLICE_X62Y150        LUT4 (Prop_lut4_I2_O)        0.028     0.887 r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/halt_out_i_1/O
                         net (fo=1, routed)           0.000     0.887    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst_n_1
    SLICE_X62Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.742     0.742    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X62Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/C
                         clock pessimism             -0.008     0.734    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.087     0.821    ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.775%)  route 0.288ns (69.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/S_DCLK_O
    SLICE_X92Y150        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y150        FDRE (Prop_fdre_C_Q)         0.100     0.650 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.288     0.938    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg_n_0_[4]
    SLICE_X94Y147        LUT6 (Prop_lut6_I0_O)        0.028     0.966 r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[3]_i_1__10/O
                         net (fo=1, routed)           0.000     0.966    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow[3]
    SLICE_X94Y147        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/S_DCLK_O
    SLICE_X94Y147        FDRE                                         r  ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X94Y147        FDRE (Hold_fdre_C_D)         0.087     0.900    ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line146/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y54    nolabel_line146/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y68    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y68    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y32    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y32    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y35    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y35    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y60    nolabel_line146/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y18    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         5.000       2.975      RAMB36_X3Y18    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y147   nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y147   nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y147   nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y147   nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y147   nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y147   nolabel_line146/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X98Y152   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X98Y152   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X98Y152   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X98Y152   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X98Y152   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X98Y152   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.405ns (19.732%)  route 1.647ns (80.268%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 11.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.968     5.793    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y162         LUT4 (Prop_lut4_I3_O)        0.050     5.843 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.334     6.177    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y162         LUT4 (Prop_lut4_I2_O)        0.132     6.309 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_400/O
                         net (fo=1, routed)           0.346     6.654    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_195
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.188    11.982    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.294    12.276    
                         clock uncertainty           -0.064    12.212    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.884    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.884    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.266ns (16.787%)  route 1.319ns (83.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 11.982 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.963     5.788    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y162         LUT3 (Prop_lut3_I1_O)        0.043     5.831 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.355     6.187    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.188    11.982    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.294    12.276    
                         clock uncertainty           -0.064    12.212    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.969    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -6.187    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.266ns (17.382%)  route 1.264ns (82.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.968     5.793    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y162         LUT2 (Prop_lut2_I1_O)        0.043     5.836 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.297     6.132    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.294    12.306    
                         clock uncertainty           -0.064    12.242    
    SLICE_X3Y163         FDSE (Setup_fdse_C_S)       -0.304    11.938    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.266ns (17.382%)  route 1.264ns (82.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.968     5.793    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y162         LUT2 (Prop_lut2_I1_O)        0.043     5.836 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.297     6.132    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.294    12.306    
                         clock uncertainty           -0.064    12.242    
    SLICE_X3Y163         FDSE (Setup_fdse_C_S)       -0.304    11.938    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         11.938    
                         arrival time                          -6.132    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.620ns (32.818%)  route 1.269ns (67.182%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.004ns = ( 12.004 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.269     6.094    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y170         LUT3 (Prop_lut3_I2_O)        0.043     6.137 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     6.137    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.383 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.383    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.491 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.491    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X2Y171         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.210    12.004    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y171         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.294    12.298    
                         clock uncertainty           -0.064    12.234    
    SLICE_X2Y171         FDCE (Setup_fdce_C_D)        0.076    12.310    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -6.491    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.614ns (33.495%)  route 1.219ns (66.505%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.219     6.044    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y169         LUT3 (Prop_lut3_I2_O)        0.043     6.087 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<2>/O
                         net (fo=1, routed)           0.000     6.087    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[2]
    SLICE_X2Y169         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.270 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.270    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.435 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.435    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.294    12.300    
                         clock uncertainty           -0.064    12.236    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.076    12.312    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.883ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.558ns (30.538%)  route 1.269ns (69.462%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.269     6.094    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y170         LUT3 (Prop_lut3_I2_O)        0.043     6.137 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     6.137    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292     6.429 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.429    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt7
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                         clock pessimism              0.294    12.300    
                         clock uncertainty           -0.064    12.236    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.076    12.312    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -6.429    
  -------------------------------------------------------------------
                         slack                                  5.883    

Slack (MET) :             5.914ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.527ns (29.340%)  route 1.269ns (70.660%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.269     6.094    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y170         LUT3 (Prop_lut3_I2_O)        0.043     6.137 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     6.137    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261     6.398 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.398    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt6
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/C
                         clock pessimism              0.294    12.300    
                         clock uncertainty           -0.064    12.236    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.076    12.312    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -6.398    
  -------------------------------------------------------------------
                         slack                                  5.914    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
                            (rising edge-triggered cell FDPE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.557ns (31.360%)  route 1.219ns (68.640%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 12.006 - 8.000 ) 
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.602    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.825 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.219     6.044    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y169         LUT3 (Prop_lut3_I2_O)        0.043     6.087 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<2>/O
                         net (fo=1, routed)           0.000     6.087    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[2]
    SLICE_X2Y169         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.270 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.270    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.378 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.378    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt4
    SLICE_X2Y170         FDPE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    12.006    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDPE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/C
                         clock pessimism              0.294    12.300    
                         clock uncertainty           -0.064    12.236    
    SLICE_X2Y170         FDPE (Setup_fdpe_C_D)        0.076    12.312    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.320ns (19.154%)  route 1.351ns (80.846%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 11.979 - 8.000 ) 
    Source Clock Delay      (SCD):    4.363ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.288     4.363    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.223     4.586 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           0.477     5.063    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X9Y169         LUT4 (Prop_lut4_I1_O)        0.043     5.106 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.553     5.659    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X9Y168         LUT4 (Prop_lut4_I0_O)        0.054     5.713 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_418/O
                         net (fo=1, routed)           0.321     6.034    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_204
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.185    11.979    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.390    12.369    
                         clock uncertainty           -0.064    12.305    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.337    11.968    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                  5.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.295%)  route 0.099ns (49.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.618     1.896    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y163         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_fdre_C_Q)         0.100     1.996 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.099     2.095    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y162         SRL16E                                       r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.380    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y162         SRL16E                                       r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.470     1.910    
    SLICE_X6Y162         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.012    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.228%)  route 0.208ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y161        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_fdce_C_Q)         0.118     1.985 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           0.208     2.193    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.378    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.451     1.927    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.110    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.453%)  route 0.215ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y161        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_fdce_C_Q)         0.118     1.985 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.215     2.200    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.378    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.451     1.927    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.110    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.773%)  route 0.064ns (33.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.619     1.897    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.100     1.997 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/Q
                         net (fo=2, routed)           0.064     2.061    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[6]
    SLICE_X2Y166         LUT3 (Prop_lut3_I1_O)        0.028     2.089 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT31/O
                         net (fo=1, routed)           0.000     2.089    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[2]
    SLICE_X2Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.378    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                         clock pessimism             -0.470     1.908    
    SLICE_X2Y166         FDRE (Hold_fdre_C_D)         0.087     1.995    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.072     2.070    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.028     2.098 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<4>11/O
                         net (fo=1, routed)           0.000     2.098    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[4]
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.818     2.379    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/C
                         clock pessimism             -0.470     1.909    
    SLICE_X2Y165         FDCE (Hold_fdce_C_D)         0.087     1.996    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.182%)  route 0.227ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y160        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDCE (Prop_fdce_C_Q)         0.118     1.985 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.227     2.212    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.378    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.451     1.927    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.110    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.789%)  route 0.073ns (36.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.073     2.071    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X2Y165         LUT4 (Prop_lut4_I1_O)        0.028     2.099 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.099    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.818     2.379    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.470     1.909    
    SLICE_X2Y165         FDCE (Hold_fdce_C_D)         0.087     1.996    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.588     1.866    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     1.966 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     2.021    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.788     2.349    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.483     1.866    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.047     1.913    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.584     1.862    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     1.962 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.055     2.017    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.344    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.482     1.862    
    SLICE_X11Y168        FDRE (Hold_fdre_C_D)         0.047     1.909    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.584     1.862    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     1.962 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     2.017    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.344    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.482     1.862    
    SLICE_X11Y168        FDRE (Hold_fdre_C_D)         0.047     1.909    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line146/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y64    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y66    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y67    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y64    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line146/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line146/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y165   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y165   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y166    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y166    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y166    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y166    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X4Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_1
  To Clock:  PLL_CLKFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line146/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line146/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.475ns  (logic 1.262ns (19.487%)  route 5.213ns (80.513%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           5.213    11.975    nolabel_line146/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X0Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.022    12.398    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.975    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 1.266ns (20.128%)  route 5.024ns (79.873%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           5.024    11.790    nolabel_line146/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.009    12.409    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 1.251ns (20.242%)  route 4.928ns (79.758%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.928    11.679    nolabel_line146/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.378    12.453    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.010    12.408    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -11.679    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.240ns (20.136%)  route 4.917ns (79.864%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.917    11.656    nolabel_line146/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y121         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.022    12.398    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.945ns  (logic 1.274ns (21.423%)  route 4.671ns (78.577%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           4.671    11.445    nolabel_line146/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X1Y121         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y121         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)       -0.022    12.398    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.445    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.793ns (21.199%)  route 2.948ns (78.801%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.948     9.241    nolabel_line146/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X1Y121         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.666    10.237    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y121         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X1Y121         FDRE (Setup_fdre_C_D)        0.003    10.205    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.759ns (20.255%)  route 2.989ns (79.745%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.243ns = ( 10.243 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           2.989     9.248    nolabel_line146/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y135         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672    10.243    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y135         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.243    
                         clock uncertainty           -0.035    10.208    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)        0.006    10.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.628ns  (logic 0.811ns (22.342%)  route 2.817ns (77.658%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.817     9.128    nolabel_line146/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X0Y123         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y123         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.003    10.203    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         10.203    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.810ns (22.454%)  route 2.798ns (77.546%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         0.810     6.310 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           2.798     9.108    nolabel_line146/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)        0.014    10.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         10.214    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.795ns (22.487%)  route 2.741ns (77.513%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 10.235 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.741     9.036    nolabel_line146/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y123         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664    10.235    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y123         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.235    
                         clock uncertainty           -0.035    10.200    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.006    10.206    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  1.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 nolabel_line146/RX_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.084%)  route 0.178ns (54.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y196        FDCE (Prop_fdce_C_Q)         0.118     2.227 r  nolabel_line146/RX_CNT_reg[1]/Q
                         net (fo=6, routed)           0.178     2.405    nolabel_line146/RX_CNT_reg_n_0_[1]
    SLICE_X81Y196        LUT6 (Prop_lut6_I1_O)        0.028     2.433 r  nolabel_line146/RX_CNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.433    nolabel_line146/p_0_in__0[5]
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[5]/C
                         clock pessimism             -0.247     2.305    
    SLICE_X81Y196        FDCE (Hold_fdce_C_D)         0.061     2.366    nolabel_line146/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.236ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665     2.236    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y127         FDRE (Prop_fdre_C_Q)         0.100     2.336 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_4/Q
                         net (fo=1, routed)           0.056     2.392    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk[4]
    SLICE_X2Y127         LUT3 (Prop_lut3_I0_O)        0.028     2.420 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[4]_AND_88_o<4>1/O
                         net (fo=1, routed)           0.000     2.420    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[4]_AND_88_o
    SLICE_X2Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.883     2.693    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
                         clock pessimism             -0.446     2.247    
    SLICE_X2Y127         FDRE (Hold_fdre_C_D)         0.087     2.334    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664     2.235    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.100     2.335 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/Q
                         net (fo=2, routed)           0.057     2.392    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[7]
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.881     2.691    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/C
                         clock pessimism             -0.456     2.235    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.047     2.282    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line146/RX_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.147ns (38.535%)  route 0.234ns (61.465%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y196        FDCE (Prop_fdce_C_Q)         0.118     2.227 r  nolabel_line146/RX_CNT_reg[1]/Q
                         net (fo=6, routed)           0.234     2.462    nolabel_line146/RX_CNT_reg_n_0_[1]
    SLICE_X81Y196        LUT5 (Prop_lut5_I2_O)        0.029     2.491 r  nolabel_line146/RX_CNT[4]_i_1/O
                         net (fo=1, routed)           0.000     2.491    nolabel_line146/p_0_in__0[4]
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[4]/C
                         clock pessimism             -0.247     2.305    
    SLICE_X81Y196        FDCE (Hold_fdce_C_D)         0.075     2.380    nolabel_line146/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line146/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.084%)  route 0.232ns (69.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line146/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDPE (Prop_fdpe_C_Q)         0.100     2.214 r  nolabel_line146/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.232     2.447    nolabel_line146/sel
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.738     2.548    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/C
                         clock pessimism             -0.247     2.301    
    SLICE_X78Y196        FDCE (Hold_fdce_C_CE)        0.030     2.331    nolabel_line146/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 nolabel_line146/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.084%)  route 0.232ns (69.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line146/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDPE (Prop_fdpe_C_Q)         0.100     2.214 r  nolabel_line146/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.232     2.447    nolabel_line146/sel
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.738     2.548    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[2]/C
                         clock pessimism             -0.247     2.301    
    SLICE_X78Y196        FDCE (Hold_fdce_C_CE)        0.030     2.331    nolabel_line146/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.202%)  route 0.063ns (38.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.100     2.334 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_11/Q
                         net (fo=2, routed)           0.063     2.398    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[11]
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.882     2.692    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11/C
                         clock pessimism             -0.447     2.245    
    SLICE_X5Y127         FDRE (Hold_fdre_C_D)         0.032     2.277    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_11
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.456ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664     2.235    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.100     2.335 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/Q
                         net (fo=2, routed)           0.066     2.401    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[6]
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.881     2.691    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/C
                         clock pessimism             -0.456     2.235    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.044     2.279    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line146/RX_CNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.146ns (38.373%)  route 0.234ns (61.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y196        FDCE (Prop_fdce_C_Q)         0.118     2.227 r  nolabel_line146/RX_CNT_reg[1]/Q
                         net (fo=6, routed)           0.234     2.462    nolabel_line146/RX_CNT_reg_n_0_[1]
    SLICE_X81Y196        LUT4 (Prop_lut4_I0_O)        0.028     2.490 r  nolabel_line146/RX_CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.490    nolabel_line146/p_0_in__0[3]
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[3]/C
                         clock pessimism             -0.247     2.305    
    SLICE_X81Y196        FDCE (Hold_fdce_C_D)         0.060     2.365    nolabel_line146/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.146ns (74.289%)  route 0.051ns (25.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.664     2.235    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.118     2.353 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd/Q
                         net (fo=1, routed)           0.051     2.404    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd
    SLICE_X3Y126         LUT2 (Prop_lut2_I0_O)        0.028     2.432 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd_rxLx1Rcvd_AND_100_o1/O
                         net (fo=1, routed)           0.000     2.432    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx1Rcvd_rxLx1Rcvd_AND_100_o
    SLICE_X3Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.881     2.691    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/C
                         clock pessimism             -0.445     2.246    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.061     2.307    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y27   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X78Y196  nolabel_line146/RX_CNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X10Y133  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y131   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y133  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y137  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y126   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y126   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y126   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y126   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X0Y126   nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X78Y196  nolabel_line146/RX_CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X78Y196  nolabel_line146/RX_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line146/RX_CNT_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.258ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 0.405ns (19.732%)  route 1.647ns (80.268%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 43.956 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.968     5.720    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y162         LUT4 (Prop_lut4_I3_O)        0.050     5.770 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.334     6.104    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X6Y162         LUT4 (Prop_lut4_I2_O)        0.132     6.236 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_400/O
                         net (fo=1, routed)           0.346     6.581    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_195
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.188    43.956    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.247    44.203    
                         clock uncertainty           -0.035    44.168    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.840    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.840    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 37.258    

Slack (MET) :             37.811ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.266ns (16.787%)  route 1.319ns (83.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 43.956 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.963     5.715    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X6Y162         LUT3 (Prop_lut3_I1_O)        0.043     5.758 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.355     6.114    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.188    43.956    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.247    44.203    
                         clock uncertainty           -0.035    44.168    
    RAMB18_X0Y64         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.925    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.925    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                 37.811    

Slack (MET) :             37.834ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.266ns (17.382%)  route 1.264ns (82.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.968     5.720    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y162         LUT2 (Prop_lut2_I1_O)        0.043     5.763 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.297     6.059    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.247    44.233    
                         clock uncertainty           -0.035    44.198    
    SLICE_X3Y163         FDSE (Setup_fdse_C_S)       -0.304    43.894    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         43.894    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 37.834    

Slack (MET) :             37.834ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.266ns (17.382%)  route 1.264ns (82.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          0.968     5.720    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y162         LUT2 (Prop_lut2_I1_O)        0.043     5.763 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.297     6.059    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y163         FDSE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.247    44.233    
                         clock uncertainty           -0.035    44.198    
    SLICE_X3Y163         FDSE (Setup_fdse_C_S)       -0.304    43.894    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         43.894    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                 37.834    

Slack (MET) :             37.847ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.620ns (32.818%)  route 1.269ns (67.182%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 43.978 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.269     6.021    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y170         LUT3 (Prop_lut3_I2_O)        0.043     6.064 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     6.064    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.310 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.310    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X2Y171         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.418 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.418    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X2Y171         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.210    43.978    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y171         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.247    44.225    
                         clock uncertainty           -0.035    44.190    
    SLICE_X2Y171         FDCE (Setup_fdce_C_D)        0.076    44.266    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         44.266    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                 37.847    

Slack (MET) :             37.906ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.614ns (33.495%)  route 1.219ns (66.505%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.219     5.971    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y169         LUT3 (Prop_lut3_I2_O)        0.043     6.014 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<2>/O
                         net (fo=1, routed)           0.000     6.014    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[2]
    SLICE_X2Y169         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.197 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.197    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.362 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.362    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.247    44.227    
                         clock uncertainty           -0.035    44.192    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.076    44.268    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         44.268    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                 37.906    

Slack (MET) :             37.911ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.558ns (30.538%)  route 1.269ns (69.462%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.269     6.021    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y170         LUT3 (Prop_lut3_I2_O)        0.043     6.064 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     6.064    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292     6.356 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.356    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt7
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                         clock pessimism              0.247    44.227    
                         clock uncertainty           -0.035    44.192    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.076    44.268    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7
  -------------------------------------------------------------------
                         required time                         44.268    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 37.911    

Slack (MET) :             37.942ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.527ns (29.340%)  route 1.269ns (70.660%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.269     6.021    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y170         LUT3 (Prop_lut3_I2_O)        0.043     6.064 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<4>/O
                         net (fo=1, routed)           0.000     6.064    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[4]
    SLICE_X2Y170         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261     6.325 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.325    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt6
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/C
                         clock pessimism              0.247    44.227    
                         clock uncertainty           -0.035    44.192    
    SLICE_X2Y170         FDCE (Setup_fdce_C_D)        0.076    44.268    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6
  -------------------------------------------------------------------
                         required time                         44.268    
                         arrival time                          -6.325    
  -------------------------------------------------------------------
                         slack                                 37.942    

Slack (MET) :             37.963ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
                            (rising edge-triggered cell FDPE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 0.557ns (31.360%)  route 1.219ns (68.640%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.980ns = ( 43.980 - 40.000 ) 
    Source Clock Delay      (SCD):    4.529ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.527     4.529    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y143         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y143         FDRE (Prop_fdre_C_Q)         0.223     4.752 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.219     5.971    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X2Y169         LUT3 (Prop_lut3_I2_O)        0.043     6.014 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<2>/O
                         net (fo=1, routed)           0.000     6.014    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[2]
    SLICE_X2Y169         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.197 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.197    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X2Y170         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.305 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.305    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt4
    SLICE_X2Y170         FDPE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.212    43.980    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y170         FDPE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/C
                         clock pessimism              0.247    44.227    
                         clock uncertainty           -0.035    44.192    
    SLICE_X2Y170         FDPE (Setup_fdpe_C_D)        0.076    44.268    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4
  -------------------------------------------------------------------
                         required time                         44.268    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                 37.963    

Slack (MET) :             37.963ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.320ns (19.154%)  route 1.351ns (80.846%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 43.953 - 40.000 ) 
    Source Clock Delay      (SCD):    4.290ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.288     4.290    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y169         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y169         FDCE (Prop_fdce_C_Q)         0.223     4.513 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof/Q
                         net (fo=2, routed)           0.477     4.990    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEof
    SLICE_X9Y169         LUT4 (Prop_lut4_I1_O)        0.043     5.033 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.553     5.586    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X9Y168         LUT4 (Prop_lut4_I0_O)        0.054     5.640 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_418/O
                         net (fo=1, routed)           0.321     5.961    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_204
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.185    43.953    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y66         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.296    
                         clock uncertainty           -0.035    44.261    
    RAMB18_X0Y66         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.337    43.924    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.924    
                         arrival time                          -5.961    
  -------------------------------------------------------------------
                         slack                                 37.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.295%)  route 0.099ns (49.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.618     2.026    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y163         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y163         FDRE (Prop_fdre_C_Q)         0.100     2.126 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/Q
                         net (fo=13, routed)          0.099     2.225    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof
    SLICE_X6Y162         SRL16E                                       r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y162         SRL16E                                       r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                         clock pessimism             -0.424     2.040    
    SLICE_X6Y162         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.142    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.118ns (36.228%)  route 0.208ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y161        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_fdce_C_Q)         0.118     2.115 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_9/Q
                         net (fo=3, routed)           0.208     2.323    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[9]
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.056    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.239    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.453%)  route 0.215ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y161        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y161        FDCE (Prop_fdce_C_Q)         0.118     2.115 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.215     2.330    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.056    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.239    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.773%)  route 0.064ns (33.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.619     2.027    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y166         FDRE (Prop_fdre_C_Q)         0.100     2.127 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_6/Q
                         net (fo=2, routed)           0.064     2.191    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData[6]
    SLICE_X2Y166         LUT3 (Prop_lut3_I1_O)        0.028     2.219 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mmux_GND_8_o_memRd[7]_mux_31_OUT31/O
                         net (fo=1, routed)           0.000     2.219    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_memRd[7]_mux_31_OUT[2]
    SLICE_X2Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2/C
                         clock pessimism             -0.424     2.038    
    SLICE_X2Y166         FDRE (Hold_fdre_C_D)         0.087     2.125    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxData_2
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.072     2.199    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X2Y165         LUT5 (Prop_lut5_I4_O)        0.028     2.227 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<4>11/O
                         net (fo=1, routed)           0.000     2.227    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[4]
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4/C
                         clock pessimism             -0.424     2.039    
    SLICE_X2Y165         FDCE (Hold_fdce_C_D)         0.087     2.126    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_4
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.118ns (34.182%)  route 0.227ns (65.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y160        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y160        FDCE (Prop_fdce_C_Q)         0.118     2.115 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_5/Q
                         net (fo=3, routed)           0.227     2.342    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[5]
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y64         RAMB18E1                                     r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.056    
    RAMB18_X0Y64         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.239    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.789%)  route 0.073ns (36.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/Q
                         net (fo=5, routed)           0.073     2.200    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[3]
    SLICE_X2Y165         LUT4 (Prop_lut4_I1_O)        0.028     2.228 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<3>11/O
                         net (fo=1, routed)           0.000     2.228    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[3]
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.818     2.463    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y165         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3/C
                         clock pessimism             -0.424     2.039    
    SLICE_X2Y165         FDCE (Hold_fdce_C_D)         0.087     2.126    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orLen_3
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.584     1.992    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     2.092 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_5/Q
                         net (fo=1, routed)           0.055     2.147    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[5]
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                         clock pessimism             -0.436     1.992    
    SLICE_X11Y168        FDRE (Hold_fdre_C_D)         0.047     2.039    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.584     1.992    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     2.092 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_7/Q
                         net (fo=1, routed)           0.055     2.147    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData[7]
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.783     2.428    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7/C
                         clock pessimism             -0.436     1.992    
    SLICE_X11Y168        FDRE (Hold_fdre_C_D)         0.047     2.039    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.588     1.996    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.096 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     2.151    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.788     2.433    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.437     1.996    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.047     2.043    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y64   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y66   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y67   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y64   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line146/GMIIMUX/I0
Min Period        n/a     ODDR/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y181  nolabel_line146/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y162   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y162   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X9Y162   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X6Y166   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/lastRd/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y169   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X9Y169   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X11Y165  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X11Y165  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X8Y169   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X9Y168   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/prmblData_0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y162   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y162   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X11Y169  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_22/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X11Y169  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X5Y162   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irCntEmpty/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y164   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X10Y169  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxSof/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X10Y169  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X10Y169  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X9Y167   nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/pramblDec/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line146/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 0.847ns (21.191%)  route 3.150ns (78.809%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.642     8.108    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X100Y160       LUT3 (Prop_lut3_I1_O)        0.043     8.151 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.151    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.549    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X100Y160       FDRE (Setup_fdre_C_D)        0.034    37.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.129    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                 28.978    

Slack (MET) :             28.979ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.847ns (21.199%)  route 3.148ns (78.801%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.641     8.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X100Y160       LUT3 (Prop_lut3_I1_O)        0.043     8.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.549    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X100Y160       FDRE (Setup_fdre_C_D)        0.034    37.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.129    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 28.979    

Slack (MET) :             28.987ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.847ns (21.196%)  route 3.149ns (78.804%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 36.579 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.641     8.107    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X98Y160        LUT3 (Prop_lut3_I1_O)        0.043     8.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X98Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.102    36.579    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X98Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.529    37.108    
                         clock uncertainty           -0.035    37.073    
    SLICE_X98Y160        FDRE (Setup_fdre_C_D)        0.064    37.137    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.137    
                         arrival time                          -8.150    
  -------------------------------------------------------------------
                         slack                                 28.987    

Slack (MET) :             29.071ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.847ns (21.701%)  route 3.056ns (78.299%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.548     8.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X100Y160       LUT3 (Prop_lut3_I1_O)        0.043     8.057 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.549    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X100Y160       FDRE (Setup_fdre_C_D)        0.033    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 29.071    

Slack (MET) :             29.086ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.847ns (21.786%)  route 3.041ns (78.214%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 36.580 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.533     7.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X100Y161       LUT3 (Prop_lut3_I1_O)        0.043     8.042 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X100Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.103    36.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.549    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X100Y161       FDRE (Setup_fdre_C_D)        0.034    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                 29.086    

Slack (MET) :             29.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.847ns (22.335%)  route 2.945ns (77.665%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.581ns = ( 36.581 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.437     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X100Y160       LUT3 (Prop_lut3_I1_O)        0.043     7.946 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.104    36.581    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X100Y160       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.549    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X100Y160       FDRE (Setup_fdre_C_D)        0.034    37.129    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.129    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 29.182    

Slack (MET) :             29.301ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.813ns (21.953%)  route 2.890ns (78.047%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 36.580 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y161       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.026     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X106Y160       LUT4 (Prop_lut4_I3_O)        0.130     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.621     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.134     6.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.874     7.402    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT5 (Prop_lut5_I1_O)        0.043     7.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.370     7.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y161       LUT6 (Prop_lut6_I2_O)        0.043     7.858 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.103    36.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.549    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X102Y161       FDRE (Setup_fdre_C_D)        0.065    37.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.159    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                 29.301    

Slack (MET) :             29.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.813ns (22.769%)  route 2.758ns (77.231%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 36.580 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y161       FDRE (Prop_fdre_C_Q)         0.204     4.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.026     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X106Y160       LUT4 (Prop_lut4_I3_O)        0.130     5.514 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=2, routed)           0.621     6.135    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.134     6.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     6.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.865     7.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y161       LUT6 (Prop_lut6_I0_O)        0.043     7.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.246     7.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X102Y161       LUT6 (Prop_lut6_I0_O)        0.043     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.103    36.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.549    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X102Y161       FDRE (Setup_fdre_C_D)        0.064    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.158    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 29.433    

Slack (MET) :             29.472ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.847ns (24.192%)  route 2.654ns (75.808%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.580ns = ( 36.580 - 33.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.234     4.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y161       FDRE (Prop_fdre_C_Q)         0.236     4.390 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.102     5.493    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X106Y160       LUT4 (Prop_lut4_I1_O)        0.126     5.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.532     6.150    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X105Y159       LUT6 (Prop_lut6_I3_O)        0.132     6.282 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X105Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.919     7.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X101Y161       LUT6 (Prop_lut6_I5_O)        0.043     7.512 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.101     7.613    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X101Y161       LUT6 (Prop_lut6_I5_O)        0.043     7.656 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X101Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.103    36.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y161       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.549    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X101Y161       FDRE (Setup_fdre_C_D)        0.034    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                 29.472    

Slack (MET) :             30.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.395ns (16.052%)  route 2.066ns (83.948%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.368     5.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT5 (Prop_lut5_I3_O)        0.043     5.267 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.442     5.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X96Y162        LUT4 (Prop_lut4_I1_O)        0.043     5.752 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.442     6.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X98Y163        LUT5 (Prop_lut5_I4_O)        0.043     6.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.377     6.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X99Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X99Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X99Y162        FDRE (Setup_fdre_C_R)       -0.304    36.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.789    
                         arrival time                          -6.614    
  -------------------------------------------------------------------
                         slack                                 30.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.218%)  route 0.112ns (52.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X96Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y155        FDCE (Prop_fdce_C_Q)         0.100     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.112     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X94Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X94Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.433     2.106    
    SLICE_X94Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.542%)  route 0.110ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDCE (Prop_fdce_C_Q)         0.100     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.110     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X94Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.433     2.106    
    SLICE_X94Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.473%)  route 0.111ns (52.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDCE (Prop_fdce_C_Q)         0.100     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.111     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X94Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.433     2.106    
    SLICE_X94Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.542%)  route 0.110ns (52.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X97Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y155        FDCE (Prop_fdce_C_Q)         0.100     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.110     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X94Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.748     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X94Y155        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.433     2.106    
    SLICE_X94Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y159        FDRE (Prop_fdre_C_Q)         0.100     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.464     2.068    
    SLICE_X83Y159        FDRE (Hold_fdre_C_D)         0.047     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y151       FDCE (Prop_fdce_C_Q)         0.100     2.179 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X101Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.465     2.079    
    SLICE_X101Y151       FDCE (Hold_fdce_C_D)         0.047     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y157       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y157       FDPE (Prop_fdpe_C_Q)         0.100     2.177 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X101Y157       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.751     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y157       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.465     2.077    
    SLICE_X101Y157       FDPE (Hold_fdpe_C_D)         0.047     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.547     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y160        FDRE (Prop_fdre_C_Q)         0.100     2.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.746     2.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X95Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.464     2.073    
    SLICE_X95Y160        FDRE (Hold_fdre_C_D)         0.047     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.530%)  route 0.136ns (53.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.551     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X98Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_fdce_C_Q)         0.118     2.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.136     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X98Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.750     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X98Y156        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.450     2.091    
    SLICE_X98Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    2.068ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.542     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y159        FDRE (Prop_fdre_C_Q)         0.100     2.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.741     2.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X83Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                         clock pessimism             -0.464     2.068    
    SLICE_X83Y159        FDRE (Hold_fdre_C_D)         0.044     2.112    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X86Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y164  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X85Y162  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X87Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X86Y163  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X94Y155  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X98Y156  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M

Setup :           32  Failing Endpoints,  Worst Slack       -0.885ns,  Total Violation      -25.678ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.680ns  (logic 0.787ns (10.248%)  route 6.893ns (89.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535   104.072    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.072    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.680ns  (logic 0.787ns (10.248%)  route 6.893ns (89.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535   104.072    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.072    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.680ns  (logic 0.787ns (10.248%)  route 6.893ns (89.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535   104.072    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.072    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.885ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.680ns  (logic 0.787ns (10.248%)  route 6.893ns (89.752%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.675ns = ( 103.675 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.535   104.072    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.258   103.675    CLK_10M_BUFG
    SLICE_X65Y141        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.000   103.675    
                         clock uncertainty           -0.185   103.490    
    SLICE_X65Y141        FDRE (Setup_fdre_C_R)       -0.304   103.186    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.186    
                         arrival time                        -104.072    
  -------------------------------------------------------------------
                         slack                                 -0.885    

Slack (VIOLATED) :        -0.849ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.644ns  (logic 0.787ns (10.295%)  route 6.857ns (89.705%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 103.676 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.500   104.036    irMrsyncTime[31]_i_1_n_0
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.259   103.676    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.000   103.676    
                         clock uncertainty           -0.185   103.491    
    SLICE_X67Y145        FDSE (Setup_fdse_C_S)       -0.304   103.187    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        103.187    
                         arrival time                        -104.036    
  -------------------------------------------------------------------
                         slack                                 -0.849    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.628ns  (logic 0.787ns (10.317%)  route 6.841ns (89.683%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483   104.020    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[25]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[25]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.020    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.628ns  (logic 0.787ns (10.317%)  route 6.841ns (89.683%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483   104.020    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[26]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[26]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.020    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.628ns  (logic 0.787ns (10.317%)  route 6.841ns (89.683%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483   104.020    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[27]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[27]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.020    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.832ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.628ns  (logic 0.787ns (10.317%)  route 6.841ns (89.683%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.483   104.020    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y146        FDRE                                         r  irMrsyncTime_reg[28]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X65Y146        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[28]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -104.020    
  -------------------------------------------------------------------
                         slack                                 -0.832    

Slack (VIOLATED) :        -0.801ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        7.598ns  (logic 0.787ns (10.359%)  route 6.811ns (89.641%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.677ns = ( 103.677 - 100.000 ) 
    Source Clock Delay      (SCD):    1.392ns = ( 96.392 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.392    96.392    LOC_REG/CLK
    SLICE_X67Y143        FDCE                                         r  LOC_REG/x29_Reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y143        FDCE (Prop_fdce_C_Q)         0.223    96.615 r  LOC_REG/x29_Reg_reg[1]/Q
                         net (fo=2, routed)           4.158   100.773    TEST_MRSYNC_FRQ_0[17]
    SLICE_X64Y143        LUT6 (Prop_lut6_I2_O)        0.043   100.816 r  irTestMrsync_i_9/O
                         net (fo=1, routed)           0.000   100.816    irTestMrsync_i_9_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267   101.083 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   101.083    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   101.208 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.199   101.408    irMrsyncTime0
    SLICE_X66Y144        LUT2 (Prop_lut2_I0_O)        0.129   101.537 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          2.453   103.990    irMrsyncTime[31]_i_1_n_0
    SLICE_X65Y147        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)  100.000   100.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000   100.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.334   102.334    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083   102.417 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.260   103.677    CLK_10M_BUFG
    SLICE_X65Y147        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   103.677    
                         clock uncertainty           -0.185   103.492    
    SLICE_X65Y147        FDRE (Setup_fdre_C_R)       -0.304   103.188    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.188    
                         arrival time                        -103.990    
  -------------------------------------------------------------------
                         slack                                 -0.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.625ns (20.260%)  route 2.460ns (79.740%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        2.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.256     1.256    LOC_REG/CLK
    SLICE_X74Y140        FDPE                                         r  LOC_REG/x22_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y140        FDPE (Prop_fdpe_C_Q)         0.206     1.462 r  LOC_REG/x22_Reg_reg[0]/Q
                         net (fo=4, routed)           1.142     2.604    TEST_PSPILL_POS[8]
    SLICE_X72Y140        LUT6 (Prop_lut6_I2_O)        0.036     2.640 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.640    irTestSpill[1]_i_25_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     2.787 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.787    irTestSpill_reg[1]_i_12_n_0
    SLICE_X72Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     2.830 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.830    irTestSpill_reg[1]_i_4_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     2.918 r  irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=2, routed)           1.318     4.236    irTestSpill1
    SLICE_X79Y139        LUT4 (Prop_lut4_I1_O)        0.105     4.341 r  irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     4.341    irTestSpill[0]_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     3.947    
                         clock uncertainty            0.185     4.132    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.154     4.286    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LOC_REG/x22_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.633ns (20.466%)  route 2.460ns (79.534%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        2.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.947ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.256     1.256    LOC_REG/CLK
    SLICE_X74Y140        FDPE                                         r  LOC_REG/x22_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y140        FDPE (Prop_fdpe_C_Q)         0.206     1.462 r  LOC_REG/x22_Reg_reg[0]/Q
                         net (fo=4, routed)           1.142     2.604    TEST_PSPILL_POS[8]
    SLICE_X72Y140        LUT6 (Prop_lut6_I2_O)        0.036     2.640 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.640    irTestSpill[1]_i_25_n_0
    SLICE_X72Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     2.787 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.787    irTestSpill_reg[1]_i_12_n_0
    SLICE_X72Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     2.830 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.830    irTestSpill_reg[1]_i_4_n_0
    SLICE_X72Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     2.918 r  irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=2, routed)           1.318     4.236    irTestSpill1
    SLICE_X79Y139        LUT5 (Prop_lut5_I1_O)        0.113     4.349 r  irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     4.349    irTestSpill[1]_i_1_n_0
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     3.947    
                         clock uncertainty            0.185     4.132    
    SLICE_X79Y139        FDRE (Hold_fdre_C_D)         0.160     4.292    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           4.349    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 LOC_REG/x2B_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 0.490ns (14.764%)  route 2.829ns (85.236%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        2.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.953ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.259     1.259    LOC_REG/CLK
    SLICE_X63Y142        FDCE                                         r  LOC_REG/x2B_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDCE (Prop_fdce_C_Q)         0.178     1.437 r  LOC_REG/x2B_Reg_reg[7]/Q
                         net (fo=2, routed)           2.829     4.266    TEST_MRSYNC_FRQ_0[7]
    SLICE_X64Y142        LUT6 (Prop_lut6_I4_O)        0.036     4.302 r  irTestMrsync_i_12/O
                         net (fo=1, routed)           0.000     4.302    irTestMrsync_i_12_n_0
    SLICE_X64Y142        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     4.449 r  irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.449    irTestMrsync_reg_i_6_n_0
    SLICE_X64Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     4.492 r  irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.492    irTestMrsync_reg_i_2_n_0
    SLICE_X64Y144        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.086     4.578 r  irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     4.578    irMrsyncTime0
    SLICE_X64Y144        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.393     3.953    CLK_10M_BUFG
    SLICE_X64Y144        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     3.953    
                         clock uncertainty            0.185     4.138    
    SLICE_X64Y144        FDRE (Hold_fdre_C_D)         0.156     4.294    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -4.294    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.488ns (19.151%)  route 2.060ns (80.849%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.094     3.139    irSpillTime[0]_i_1_n_0
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[24]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.185     2.243    
    SLICE_X73Y143        FDRE (Hold_fdre_C_R)        -0.014     2.229    irSpillTime_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.488ns (19.151%)  route 2.060ns (80.849%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.094     3.139    irSpillTime[0]_i_1_n_0
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[25]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.185     2.243    
    SLICE_X73Y143        FDRE (Hold_fdre_C_R)        -0.014     2.229    irSpillTime_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.488ns (19.151%)  route 2.060ns (80.849%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.094     3.139    irSpillTime[0]_i_1_n_0
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[26]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.185     2.243    
    SLICE_X73Y143        FDRE (Hold_fdre_C_R)        -0.014     2.229    irSpillTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.488ns (19.151%)  route 2.060ns (80.849%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.094     3.139    irSpillTime[0]_i_1_n_0
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.058    CLK_10M_BUFG
    SLICE_X73Y143        FDRE                                         r  irSpillTime_reg[27]/C
                         clock pessimism              0.000     2.058    
                         clock uncertainty            0.185     2.243    
    SLICE_X73Y143        FDRE (Hold_fdre_C_R)        -0.014     2.229    irSpillTime_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.229    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.488ns (18.968%)  route 2.085ns (81.032%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.119     3.164    irSpillTime[0]_i_1_n_0
    SLICE_X73Y141        FDRE                                         r  irSpillTime_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X73Y141        FDRE                                         r  irSpillTime_reg[16]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X73Y141        FDRE (Hold_fdre_C_R)        -0.014     2.228    irSpillTime_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.488ns (18.968%)  route 2.085ns (81.032%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.119     3.164    irSpillTime[0]_i_1_n_0
    SLICE_X73Y141        FDRE                                         r  irSpillTime_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X73Y141        FDRE                                         r  irSpillTime_reg[17]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X73Y141        FDRE (Hold_fdre_C_R)        -0.014     2.228    irSpillTime_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 LOC_REG/x26_Reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.488ns (18.968%)  route 2.085ns (81.032%))
  Logic Levels:           7  (CARRY4=4 LUT2=2 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.591     0.591    LOC_REG/CLK
    SLICE_X70Y140        FDPE                                         r  LOC_REG/x26_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDPE (Prop_fdpe_C_Q)         0.118     0.709 r  LOC_REG/x26_Reg_reg[0]/Q
                         net (fo=2, routed)           0.427     1.136    LOC_REG_n_224
    SLICE_X70Y139        LUT2 (Prop_lut2_I1_O)        0.028     1.164 r  irTestSpill[1]_i_60/O
                         net (fo=1, routed)           0.000     1.164    irTestSpill[1]_i_60_n_0
    SLICE_X70Y139        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.214 r  irTestSpill_reg[1]_i_42/O[0]
                         net (fo=1, routed)           0.409     1.622    irSpillTime1[8]
    SLICE_X71Y140        LUT6 (Prop_lut6_I2_O)        0.066     1.688 r  irTestSpill[1]_i_29/O
                         net (fo=1, routed)           0.000     1.688    irTestSpill[1]_i_29_n_0
    SLICE_X71Y140        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     1.773 r  irTestSpill_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.773    irTestSpill_reg[1]_i_17_n_0
    SLICE_X71Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.798 r  irTestSpill_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.798    irTestSpill_reg[1]_i_8_n_0
    SLICE_X71Y142        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     1.845 r  irTestSpill_reg[1]_i_3/CO[2]
                         net (fo=3, routed)           0.131     1.976    irSpillTime0
    SLICE_X74Y142        LUT2 (Prop_lut2_I0_O)        0.069     2.045 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.119     3.164    irSpillTime[0]_i_1_n_0
    SLICE_X73Y141        FDRE                                         r  irSpillTime_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.216     1.216    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.246 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.811     2.057    CLK_10M_BUFG
    SLICE_X73Y141        FDRE                                         r  irSpillTime_reg[18]/C
                         clock pessimism              0.000     2.057    
                         clock uncertainty            0.185     2.242    
    SLICE_X73Y141        FDRE (Hold_fdre_C_R)        -0.014     2.228    irSpillTime_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  0.936    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.284    11.284    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.525ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.601ns  (logic 1.259ns (48.421%)  route 1.341ns (51.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line146/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line146/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.341     2.601    nolabel_line146/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X14Y172        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.153    11.153    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X14Y172        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.153    
                         clock uncertainty           -0.025    11.128    
    SLICE_X14Y172        FDRE (Setup_fdre_C_D)       -0.002    11.126    nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.126    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  8.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.394ns  (logic 0.649ns (46.552%)  route 0.745ns (53.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line146/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line146/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.745     1.394    nolabel_line146/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X14Y172        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.778     0.778    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X14Y172        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.778    
                         clock uncertainty            0.025     0.803    
    SLICE_X14Y172        FDRE (Hold_fdre_C_D)         0.037     0.840    nolabel_line146/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.853     0.853    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line146/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            1  Failing Endpoint ,  Worst Slack       -0.055ns,  Total Violation       -0.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/EN_EMCOUNT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.599ns (26.598%)  route 1.653ns (73.402%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 6.263 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.668     5.636    top_tdc/MR_SYNC
    SLICE_X87Y117        LUT3 (Prop_lut3_I2_O)        0.043     5.679 r  top_tdc/EN_EMCOUNT_i_5/O
                         net (fo=1, routed)           0.245     5.925    top_tdc/EN_EMCOUNT_i_5_n_0
    SLICE_X89Y118        LUT5 (Prop_lut5_I0_O)        0.043     5.968 r  top_tdc/EN_EMCOUNT_i_3/O
                         net (fo=1, routed)           0.189     6.156    top_tdc/EN_EMCOUNT
    SLICE_X90Y118        LUT6 (Prop_lut6_I4_O)        0.043     6.199 r  top_tdc/EN_EMCOUNT_i_1/O
                         net (fo=1, routed)           0.000     6.199    top_tdc/EN_EMCOUNT_i_1_n_0
    SLICE_X90Y118        FDRE                                         r  top_tdc/EN_EMCOUNT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.263     6.263    top_tdc/CLK_200M
    SLICE_X90Y118        FDRE                                         r  top_tdc/EN_EMCOUNT_reg/C
                         clock pessimism              0.000     6.263    
                         clock uncertainty           -0.185     6.078    
    SLICE_X90Y118        FDRE (Setup_fdre_C_D)        0.066     6.144    top_tdc/EN_EMCOUNT_reg
  -------------------------------------------------------------------
                         required time                          6.144    
                         arrival time                          -6.199    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.556ns (28.894%)  route 1.368ns (71.106%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.482     5.871    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.266     6.266    top_tdc/CLK_200M
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[18]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.185     6.081    
    SLICE_X86Y138        FDRE (Setup_fdre_C_CE)      -0.178     5.903    top_tdc/irCOUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.556ns (28.894%)  route 1.368ns (71.106%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.482     5.871    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.266     6.266    top_tdc/CLK_200M
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[2]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.185     6.081    
    SLICE_X86Y138        FDRE (Setup_fdre_C_CE)      -0.178     5.903    top_tdc/irCOUNTER_reg[2]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.556ns (28.894%)  route 1.368ns (71.106%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.482     5.871    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.266     6.266    top_tdc/CLK_200M
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[4]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.185     6.081    
    SLICE_X86Y138        FDRE (Setup_fdre_C_CE)      -0.178     5.903    top_tdc/irCOUNTER_reg[4]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.556ns (28.894%)  route 1.368ns (71.106%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.482     5.871    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.266     6.266    top_tdc/CLK_200M
    SLICE_X86Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[6]/C
                         clock pessimism              0.000     6.266    
                         clock uncertainty           -0.185     6.081    
    SLICE_X86Y138        FDRE (Setup_fdre_C_CE)      -0.178     5.903    top_tdc/irCOUNTER_reg[6]
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.470ns (24.725%)  route 1.431ns (75.275%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -2.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.087ns = ( 6.087 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.880     5.848    ila_0/inst/ila_core_inst/TRIGGER_I[68]
    SLICE_X50Y163        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.087     6.087    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y163        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8/CLK
                         clock pessimism              0.000     6.087    
                         clock uncertainty           -0.185     5.902    
    SLICE_X50Y163        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.880    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][68]_srl8
  -------------------------------------------------------------------
                         required time                          5.880    
                         arrival time                          -5.848    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.556ns (29.995%)  route 1.298ns (70.005%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.252 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.411     5.801    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.252     6.252    top_tdc/CLK_200M
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[0]/C
                         clock pessimism              0.000     6.252    
                         clock uncertainty           -0.185     6.067    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.201     5.866    top_tdc/irCOUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.556ns (29.995%)  route 1.298ns (70.005%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.252 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.411     5.801    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.252     6.252    top_tdc/CLK_200M
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[11]/C
                         clock pessimism              0.000     6.252    
                         clock uncertainty           -0.185     6.067    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.201     5.866    top_tdc/irCOUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.556ns (29.995%)  route 1.298ns (70.005%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.252 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.411     5.801    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.252     6.252    top_tdc/CLK_200M
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[17]/C
                         clock pessimism              0.000     6.252    
                         clock uncertainty           -0.185     6.067    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.201     5.866    top_tdc/irCOUNTER_reg[17]
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_tdc/irCOUNTER_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.556ns (29.995%)  route 1.298ns (70.005%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.252 - 5.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           2.467     2.467    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.560 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.387     3.947    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.204     4.151 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.292     4.443    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.132     4.575 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.259     4.834    PREPROCESSOR/probe5[0]
    SLICE_X78Y138        LUT3 (Prop_lut3_I0_O)        0.134     4.968 r  PREPROCESSOR/MR_SYNC_inferred_i_1/O
                         net (fo=5, routed)           0.238     5.206    top_tdc/MR_SYNC
    SLICE_X79Y138        LUT6 (Prop_lut6_I3_O)        0.043     5.249 r  top_tdc/irCOUNTER[26]_i_5/O
                         net (fo=1, routed)           0.098     5.347    top_tdc/irCOUNTER[26]_i_5_n_0
    SLICE_X79Y138        LUT5 (Prop_lut5_I3_O)        0.043     5.390 r  top_tdc/irCOUNTER[26]_i_1/O
                         net (fo=28, routed)          0.411     5.801    top_tdc/irCOUNTER[26]_i_1_n_0
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.252     6.252    top_tdc/CLK_200M
    SLICE_X79Y138        FDRE                                         r  top_tdc/irCOUNTER_reg[1]/C
                         clock pessimism              0.000     6.252    
                         clock uncertainty           -0.185     6.067    
    SLICE_X79Y138        FDRE (Setup_fdre_C_CE)      -0.201     5.866    top_tdc/irCOUNTER_reg[1]
  -------------------------------------------------------------------
                         required time                          5.866    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.350%)  route 0.168ns (62.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.100     1.864 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.168     2.032    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X68Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.813     0.813    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X68Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X68Y146        FDRE (Hold_fdre_C_D)         0.040     1.038    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.965%)  route 0.245ns (71.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.245     2.109    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X64Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.813     0.813    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X64Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X64Y146        FDRE (Hold_fdre_C_D)         0.044     1.042    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.091ns (28.722%)  route 0.226ns (71.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.759    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.091     1.850 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.226     2.076    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X83Y143        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.814     0.814    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X83Y143        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.007     1.006    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.100ns (26.893%)  route 0.272ns (73.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.272     2.136    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X64Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.813     0.813    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X64Y146        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X64Y146        FDRE (Hold_fdre_C_D)         0.047     1.045    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.124ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.100ns (21.752%)  route 0.360ns (78.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X67Y145        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDSE (Prop_fdse_C_Q)         0.100     1.864 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.360     2.224    ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X50Y148        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.816     0.816    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y148        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.185     1.001    
    SLICE_X50Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.100    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.148ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.100ns (24.205%)  route 0.313ns (75.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.808ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.765    CLK_10M_BUFG
    SLICE_X64Y144        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y144        FDRE (Prop_fdre_C_Q)         0.100     1.865 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.313     2.178    irTestMrsync
    SLICE_X78Y139        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.808     0.808    CLK_200M
    SLICE_X78Y139        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.808    
                         clock uncertainty            0.185     0.993    
    SLICE_X78Y139        FDRE (Hold_fdre_C_D)         0.037     1.030    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.168ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.100ns (20.061%)  route 0.398ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.398     2.262    ila_0/inst/ila_core_inst/TRIGGER_I[62]
    SLICE_X50Y148        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.816     0.816    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y148        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.185     1.001    
    SLICE_X50Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.095    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][62]_srl8
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.055%)  route 0.486ns (82.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.764    CLK_10M_BUFG
    SLICE_X65Y140        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDRE (Prop_fdre_C_Q)         0.100     1.864 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.486     2.350    ila_0/inst/ila_core_inst/TRIGGER_I[63]
    SLICE_X50Y148        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.816     0.816    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X50Y148        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.185     1.001    
    SLICE_X50Y148        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.155    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.245ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.155ns (29.568%)  route 0.369ns (70.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.759    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.091     1.850 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.153     2.003    PREPROCESSOR/probe5[1]
    SLICE_X78Y139        LUT3 (Prop_lut3_I0_O)        0.064     2.067 r  PREPROCESSOR/PSPILL_inferred_i_1/O
                         net (fo=3, routed)           0.216     2.283    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X83Y143        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.814     0.814    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X83Y143        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.040     1.039    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.154ns (29.684%)  route 0.365ns (70.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=1, routed)           1.145     1.145    CLK_10M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.171 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.588     1.759    CLK_10M_BUFG
    SLICE_X79Y139        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        FDRE (Prop_fdre_C_Q)         0.091     1.850 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.153     2.003    TEST_PSPILL
    SLICE_X78Y139        LUT3 (Prop_lut3_I2_O)        0.063     2.066 r  TEST_MRSYNC_inferred_i_1/O
                         net (fo=3, routed)           0.212     2.278    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X83Y143        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.814     0.814    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X83Y143        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X83Y143        FDRE (Hold_fdre_C_D)         0.001     1.000    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  1.278    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.804ns,  Total Violation       -8.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.804ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.432ns  (logic 0.223ns (51.584%)  route 0.209ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 26.159 - 25.000 ) 
    Source Clock Delay      (SCD):    4.367ns = ( 28.367 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442    25.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.292    28.367    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y165        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDCE (Prop_fdce_C_Q)         0.223    28.590 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.209    28.799    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.159    26.159    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.159    
                         clock uncertainty           -0.154    26.005    
    SLICE_X11Y167        FDCE (Setup_fdce_C_D)       -0.010    25.995    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         25.995    
                         arrival time                         -28.799    
  -------------------------------------------------------------------
                         slack                                 -2.804    

Slack (VIOLATED) :        -2.789ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.366%)  route 0.195ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.162 - 25.000 ) 
    Source Clock Delay      (SCD):    4.371ns = ( 28.371 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442    25.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.296    28.371    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.223    28.594 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.195    28.789    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.162    26.162    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.162    
                         clock uncertainty           -0.154    26.008    
    SLICE_X9Y163         FDCE (Setup_fdce_C_D)       -0.008    26.000    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         26.000    
                         arrival time                         -28.789    
  -------------------------------------------------------------------
                         slack                                 -2.789    

Slack (VIOLATED) :        -2.783ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 26.163 - 25.000 ) 
    Source Clock Delay      (SCD):    4.368ns = ( 28.368 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442    25.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.293    28.368    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y164        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.223    28.591 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191    28.782    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.163    26.163    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.163    
                         clock uncertainty           -0.154    26.009    
    SLICE_X11Y163        FDCE (Setup_fdce_C_D)       -0.010    25.999    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.999    
                         arrival time                         -28.782    
  -------------------------------------------------------------------
                         slack                                 -2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.587     1.865    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y164        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.100     1.965 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.095     2.060    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.787     0.787    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.154     0.941    
    SLICE_X11Y163        FDCE (Hold_fdce_C_D)         0.047     0.988    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.588     1.866    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     1.966 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.097     2.063    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.787     0.787    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.154     0.941    
    SLICE_X9Y163         FDCE (Hold_fdce_C_D)         0.047     0.988    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.610     0.610    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.587     1.865    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y165        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDCE (Prop_fdce_C_Q)         0.100     1.965 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.106     2.071    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.784     0.784    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.154     0.938    
    SLICE_X11Y167        FDCE (Hold_fdce_C_D)         0.047     0.985    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  1.086    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.961ns,  Total Violation      -37.757ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.961ns  (required time - arrival time)
  Source:                 nolabel_line146/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.511ns  (logic 0.266ns (52.041%)  route 0.245ns (47.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 26.098 - 25.000 ) 
    Source Clock Delay      (SCD):    4.546ns = ( 28.546 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229    28.546    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line146/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDPE (Prop_fdpe_C_Q)         0.223    28.769 f  nolabel_line146/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.245    29.014    nolabel_line146/sel
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.043    29.057 r  nolabel_line146/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.057    nolabel_line146/GMII_1000M_i_1_n_0
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098    26.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/GMII_1000M_reg/C
                         clock pessimism              0.000    26.098    
                         clock uncertainty           -0.035    26.063    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.034    26.097    nolabel_line146/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.097    
                         arrival time                         -29.057    
  -------------------------------------------------------------------
                         slack                                 -2.961    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.259ns (57.958%)  route 0.188ns (42.041%))
  Logic Levels:           0  
  Clock Path Skew:        -3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 26.384 - 25.000 ) 
    Source Clock Delay      (SCD):    4.835ns = ( 28.835 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.518    28.835    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y133         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y133         FDCE (Prop_fdce_C_Q)         0.259    29.094 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.188    29.282    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X5Y133         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.384    26.384    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X5Y133         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.384    
                         clock uncertainty           -0.035    26.349    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)       -0.019    26.330    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.330    
                         arrival time                         -29.282    
  -------------------------------------------------------------------
                         slack                                 -2.952    

Slack (VIOLATED) :        -2.925ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.450ns  (logic 0.259ns (57.572%)  route 0.191ns (42.428%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 26.332 - 25.000 ) 
    Source Clock Delay      (SCD):    4.785ns = ( 28.785 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468    28.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y137         FDCE (Prop_fdce_C_Q)         0.259    29.044 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.191    29.235    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X8Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.332    26.332    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.332    
                         clock uncertainty           -0.035    26.297    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)        0.013    26.310    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                         -29.235    
  -------------------------------------------------------------------
                         slack                                 -2.925    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 26.330 - 25.000 ) 
    Source Clock Delay      (SCD):    4.780ns = ( 28.780 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.463    28.780    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y133        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDCE (Prop_fdce_C_Q)         0.236    29.016 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.109    29.125    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X11Y133        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.330    26.330    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y133        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.330    
                         clock uncertainty           -0.035    26.295    
    SLICE_X11Y133        FDRE (Setup_fdre_C_D)       -0.091    26.204    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -29.125    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.912ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 26.332 - 25.000 ) 
    Source Clock Delay      (SCD):    4.785ns = ( 28.785 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468    28.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.223    29.008 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.191    29.199    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X9Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.332    26.332    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.332    
                         clock uncertainty           -0.035    26.297    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)       -0.010    26.287    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.287    
                         arrival time                         -29.199    
  -------------------------------------------------------------------
                         slack                                 -2.912    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.823%)  route 0.191ns (46.177%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.384ns = ( 26.384 - 25.000 ) 
    Source Clock Delay      (SCD):    4.834ns = ( 28.834 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.517    28.834    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y132         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDCE (Prop_fdce_C_Q)         0.223    29.057 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.191    29.248    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X5Y133         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.384    26.384    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X5Y133         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.384    
                         clock uncertainty           -0.035    26.349    
    SLICE_X5Y133         FDRE (Setup_fdre_C_D)       -0.010    26.339    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.339    
                         arrival time                         -29.248    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.908ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 26.333 - 25.000 ) 
    Source Clock Delay      (SCD):    4.782ns = ( 28.782 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.465    28.782    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y135        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y135        FDCE (Prop_fdce_C_Q)         0.223    29.005 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.191    29.196    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X11Y136        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.333    26.333    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y136        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.333    
                         clock uncertainty           -0.035    26.298    
    SLICE_X11Y136        FDRE (Setup_fdre_C_D)       -0.010    26.288    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.288    
                         arrival time                         -29.196    
  -------------------------------------------------------------------
                         slack                                 -2.908    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 26.332 - 25.000 ) 
    Source Clock Delay      (SCD):    4.785ns = ( 28.785 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468    28.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.223    29.008 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.194    29.202    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X8Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.332    26.332    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.332    
                         clock uncertainty           -0.035    26.297    
    SLICE_X8Y136         FDRE (Setup_fdre_C_D)        0.013    26.310    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.310    
                         arrival time                         -29.202    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.884ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.176%)  route 0.196ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 26.333 - 25.000 ) 
    Source Clock Delay      (SCD):    4.785ns = ( 28.785 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468    28.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.223    29.008 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.196    29.205    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.333    26.333    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.333    
                         clock uncertainty           -0.035    26.298    
    SLICE_X10Y137        FDRE (Setup_fdre_C_D)        0.023    26.321    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.321    
                         arrival time                         -29.205    
  -------------------------------------------------------------------
                         slack                                 -2.884    

Slack (VIOLATED) :        -2.879ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 26.333 - 25.000 ) 
    Source Clock Delay      (SCD):    4.785ns = ( 28.785 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468    28.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y137        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.204    28.989 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.109    29.098    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.333    26.333    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.333    
                         clock uncertainty           -0.035    26.298    
    SLICE_X10Y137        FDRE (Setup_fdre_C_D)       -0.078    26.220    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         26.220    
                         arrival time                         -29.098    
  -------------------------------------------------------------------
                         slack                                 -2.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y137        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.091     2.302 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.054     2.356    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.860     0.860    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.035     0.895    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.009     0.904    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y137        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.091     2.302 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.054     2.356    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.860     0.860    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.035     0.895    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.007     0.902    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.454ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y137        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.091     2.302 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.356    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.860     0.860    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.035     0.895    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.006     0.901    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.413%)  route 0.098ns (49.587%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.100     2.311 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.098     2.410    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.860     0.860    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.035     0.895    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.059     0.954    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y137        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y137        FDCE (Prop_fdce_C_Q)         0.091     2.302 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.053     2.355    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.860     0.860    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.035     0.895    
    SLICE_X10Y137        FDRE (Hold_fdre_C_D)         0.002     0.897    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.639     2.210    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y135        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y135        FDCE (Prop_fdce_C_Q)         0.100     2.310 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.095     2.405    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X11Y136        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.859     0.859    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y136        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X11Y136        FDRE (Hold_fdre_C_D)         0.047     0.941    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.465ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.100     2.311 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.095     2.406    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X9Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.859     0.859    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X9Y136         FDRE (Hold_fdre_C_D)         0.047     0.941    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.638     2.209    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y133        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDCE (Prop_fdce_C_Q)         0.107     2.316 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.053     2.369    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X11Y133        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.857     0.857    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y133        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.035     0.892    
    SLICE_X11Y133        FDRE (Hold_fdre_C_D)         0.011     0.903    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.640     2.211    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y137         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDCE (Prop_fdce_C_Q)         0.100     2.311 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.096     2.407    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X8Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.859     0.859    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y136         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.035     0.894    
    SLICE_X8Y136         FDRE (Hold_fdre_C_D)         0.045     0.939    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.461%)  route 0.094ns (48.539%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.668     2.239    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y132         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDCE (Prop_fdce_C_Q)         0.100     2.339 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.094     2.434    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X5Y133         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.888     0.888    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X5Y133         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.888    
                         clock uncertainty            0.035     0.923    
    SLICE_X5Y133         FDRE (Hold_fdre_C_D)         0.032     0.955    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  1.478    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.223ns (51.584%)  route 0.209ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.159ns = ( 6.159 - 5.000 ) 
    Source Clock Delay      (SCD):    4.294ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.292     4.294    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y165        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDCE (Prop_fdce_C_Q)         0.223     4.517 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.209     4.726    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.159     6.159    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.159    
                         clock uncertainty           -0.035     6.124    
    SLICE_X11Y167        FDCE (Setup_fdce_C_D)       -0.010     6.114    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.114    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.403ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.223ns (53.366%)  route 0.195ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 6.162 - 5.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.223     4.521 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.195     4.716    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.162     6.162    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X9Y163         FDCE (Setup_fdce_C_D)       -0.008     6.119    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  1.403    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 6.163 - 5.000 ) 
    Source Clock Delay      (SCD):    4.295ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.293     4.295    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y164        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.223     4.518 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.191     4.709    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.163     6.163    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X11Y163        FDCE (Setup_fdce_C_D)       -0.010     6.118    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.118    
                         arrival time                          -4.709    
  -------------------------------------------------------------------
                         slack                                  1.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.587     1.995    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y164        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.100     2.095 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.095     2.190    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.787     0.787    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y163        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.035     0.822    
    SLICE_X11Y163        FDCE (Hold_fdce_C_D)         0.047     0.869    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        -1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.588     1.996    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.100     2.096 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.097     2.193    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.787     0.787    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y163         FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.787    
                         clock uncertainty            0.035     0.822    
    SLICE_X9Y163         FDCE (Hold_fdce_C_D)         0.047     0.869    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        -1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.587     1.995    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y165        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y165        FDCE (Prop_fdce_C_Q)         0.100     2.095 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.106     2.201    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.784     0.784    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X11Y167        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.784    
                         clock uncertainty            0.035     0.819    
    SLICE_X11Y167        FDCE (Hold_fdce_C_D)         0.047     0.866    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  1.335    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.629ns  (logic 0.259ns (41.205%)  route 0.370ns (58.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X102Y151       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.370     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X102Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y153       FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.606ns  (logic 0.223ns (36.827%)  route 0.383ns (63.173%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y156                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X100Y156       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.383     0.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X98Y157        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 32.415    

Slack (MET) :             32.417ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.573ns  (logic 0.223ns (38.908%)  route 0.350ns (61.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y156                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X100Y156       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.350     0.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X99Y157        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                 32.417    

Slack (MET) :             32.429ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.512ns  (logic 0.236ns (46.062%)  route 0.276ns (53.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X102Y151       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.276     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X102Y153       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X102Y153       FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.512    
  -------------------------------------------------------------------
                         slack                                 32.429    

Slack (MET) :             32.431ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.477ns  (logic 0.204ns (42.751%)  route 0.273ns (57.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y156                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X100Y156       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.273     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X99Y157        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 32.431    

Slack (MET) :             32.469ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.701%)  route 0.299ns (57.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X100Y151       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.299     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X100Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y152       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                 32.469    

Slack (MET) :             32.474ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.517ns  (logic 0.223ns (43.139%)  route 0.294ns (56.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y151                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X101Y151       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.294     0.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X101Y152       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X101Y152       FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 32.474    

Slack (MET) :             32.485ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.506ns  (logic 0.223ns (44.062%)  route 0.283ns (55.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y155                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X100Y155       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.283     0.506    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X99Y155        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X99Y155        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                 32.485    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M

Setup :           24  Failing Endpoints,  Worst Slack       -2.079ns,  Total Violation      -36.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.562ns  (logic 0.236ns (4.243%)  route 5.326ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 20.007 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    16.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.236    16.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.326    21.852    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    20.007    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    20.007    
                         clock uncertainty           -0.154    19.853    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)       -0.080    19.773    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                         -21.852    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.016ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.489ns  (logic 0.236ns (4.300%)  route 5.253ns (95.700%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.008ns = ( 20.008 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.291    16.291    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.236    16.527 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.253    21.780    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X4Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.214    20.008    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    20.008    
                         clock uncertainty           -0.154    19.854    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.090    19.764    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         19.764    
                         arrival time                         -21.780    
  -------------------------------------------------------------------
                         slack                                 -2.016    

Slack (VIOLATED) :        -1.956ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.365ns  (logic 0.236ns (4.399%)  route 5.129ns (95.601%))
  Logic Levels:           0  
  Clock Path Skew:        2.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.009ns = ( 20.009 - 16.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 16.347 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.347    16.347    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.236    16.583 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.129    21.712    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.215    20.009    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    20.009    
                         clock uncertainty           -0.154    19.855    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)       -0.099    19.756    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         19.756    
                         arrival time                         -21.712    
  -------------------------------------------------------------------
                         slack                                 -1.956    

Slack (VIOLATED) :        -1.860ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.412ns  (logic 0.259ns (4.785%)  route 5.153ns (95.215%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 20.007 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    16.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.259    16.549 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.153    21.702    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    20.007    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    20.007    
                         clock uncertainty           -0.154    19.853    
    SLICE_X5Y167         FDRE (Setup_fdre_C_D)       -0.010    19.843    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.843    
                         arrival time                         -21.702    
  -------------------------------------------------------------------
                         slack                                 -1.860    

Slack (VIOLATED) :        -1.827ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.307ns  (logic 0.236ns (4.447%)  route 5.071ns (95.553%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 20.007 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    16.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.236    16.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.071    21.597    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    20.007    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    20.007    
                         clock uncertainty           -0.154    19.853    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)       -0.083    19.770    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.770    
                         arrival time                         -21.597    
  -------------------------------------------------------------------
                         slack                                 -1.827    

Slack (VIOLATED) :        -1.786ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.359ns  (logic 0.259ns (4.833%)  route 5.100ns (95.167%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 20.007 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    16.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.259    16.549 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.100    21.649    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    20.007    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    20.007    
                         clock uncertainty           -0.154    19.853    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)        0.011    19.864    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         19.864    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -1.786    

Slack (VIOLATED) :        -1.755ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.322ns  (logic 0.259ns (4.867%)  route 5.063ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.007ns = ( 20.007 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    16.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.259    16.549 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           5.063    21.612    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    20.007    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    20.007    
                         clock uncertainty           -0.154    19.853    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)        0.004    19.857    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.857    
                         arrival time                         -21.612    
  -------------------------------------------------------------------
                         slack                                 -1.755    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.150ns  (logic 0.236ns (4.583%)  route 4.914ns (95.417%))
  Logic Levels:           0  
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 19.951 - 16.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 16.290 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    16.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.236    16.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           4.914    21.440    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X8Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.157    19.951    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    19.951    
                         clock uncertainty           -0.154    19.797    
    SLICE_X8Y168         FDRE (Setup_fdre_C_D)       -0.074    19.723    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         19.723    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.091ns  (logic 0.236ns (4.636%)  route 4.855ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 19.951 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.291    16.291    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.236    16.527 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.855    21.382    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X9Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.157    19.951    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    19.951    
                         clock uncertainty           -0.154    19.797    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)       -0.100    19.697    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         19.697    
                         arrival time                         -21.382    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.617ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.032ns  (logic 0.236ns (4.690%)  route 4.796ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 20.011 - 16.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 16.347 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.347    16.347    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.236    16.583 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           4.796    21.379    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X3Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285    17.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.217    20.011    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    20.011    
                         clock uncertainty           -0.154    19.857    
    SLICE_X3Y164         FDRE (Setup_fdre_C_D)       -0.095    19.762    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         19.762    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                 -1.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line146/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.178ns (6.911%)  route 2.398ns (93.089%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     1.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line146/GMII_1000M_reg/Q
                         net (fo=3, routed)           2.398     3.674    nolabel_line146/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line146/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line146/GMIIMUX/I1
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.154     3.136    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.375     3.511    nolabel_line146/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.242ns (6.514%)  route 3.473ns (93.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.163     1.163    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y163        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_fdre_C_Q)         0.206     1.369 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           3.473     4.842    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X9Y162         LUT2 (Prop_lut2_I1_O)        0.036     4.878 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     4.878    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.296     4.371    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.371    
                         clock uncertainty            0.154     4.525    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.154     4.679    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.679    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.189ns (5.018%)  route 3.578ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.215     1.215    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.189     1.404 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           3.578     4.982    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.044     4.620    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.620    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.206ns (5.279%)  route 3.697ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.215     1.215    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.206     1.421 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.697     5.118    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.099     4.675    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.675    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.178ns (4.486%)  route 3.790ns (95.514%))
  Logic Levels:           0  
  Clock Path Skew:        3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.159     1.159    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.178     1.337 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           3.790     5.127    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.420    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     4.420    
                         clock uncertainty            0.154     4.574    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.108     4.682    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.682    
                         arrival time                           5.127    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.189ns (4.805%)  route 3.745ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.158     1.158    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.189     1.347 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           3.745     5.092    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.420    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     4.420    
                         clock uncertainty            0.154     4.574    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.045     4.619    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.206ns (5.171%)  route 3.777ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.422ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.215     1.215    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.206     1.421 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           3.777     5.198    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.422    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     4.422    
                         clock uncertainty            0.154     4.576    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.105     4.681    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.206ns (5.077%)  route 3.851ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.158     1.158    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.206     1.364 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           3.851     5.215    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.420    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000     4.420    
                         clock uncertainty            0.154     4.574    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.099     4.673    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.673    
                         arrival time                           5.215    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.189ns (4.710%)  route 3.824ns (95.290%))
  Logic Levels:           0  
  Clock Path Skew:        3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.421ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.159     1.159    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.189     1.348 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           3.824     5.172    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X5Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.346     4.421    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     4.421    
                         clock uncertainty            0.154     4.575    
    SLICE_X5Y166         FDRE (Hold_fdre_C_D)         0.042     4.617    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           5.172    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.206ns (5.076%)  route 3.852ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.424ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.215     1.215    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.206     1.421 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           3.852     5.273    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X2Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.442     1.442    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.349     4.424    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     4.424    
                         clock uncertainty            0.154     4.578    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.135     4.713    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           5.273    
  -------------------------------------------------------------------
                         slack                                  0.560    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.323ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.797ns (41.517%)  route 1.123ns (58.483%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 12.173 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.745 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.745    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.379    12.173    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    12.173    
                         clock uncertainty           -0.154    12.019    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)        0.049    12.068    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  5.323    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.744ns (39.857%)  route 1.123ns (60.143%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 12.172 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.692 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.692    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    12.172    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    12.172    
                         clock uncertainty           -0.154    12.018    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    12.067    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -6.692    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.742ns (39.792%)  route 1.123ns (60.208%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 12.173 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.579 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.579    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.690 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.690    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.379    12.173    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    12.173    
                         clock uncertainty           -0.154    12.019    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)        0.049    12.068    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         12.068    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.727ns (39.304%)  route 1.123ns (60.696%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 12.172 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.675 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.675    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    12.172    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    12.172    
                         clock uncertainty           -0.154    12.018    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    12.067    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.427ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.691ns (38.099%)  route 1.123ns (61.901%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 12.171 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.639 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.639    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    12.171    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    12.171    
                         clock uncertainty           -0.154    12.017    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    12.066    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  5.427    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.689ns (38.031%)  route 1.123ns (61.969%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 12.172 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.637 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.637    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    12.172    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    12.172    
                         clock uncertainty           -0.154    12.018    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    12.067    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.689ns (38.031%)  route 1.123ns (61.969%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 12.172 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.637 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.637    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    12.172    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    12.172    
                         clock uncertainty           -0.154    12.018    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    12.067    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.674ns (37.514%)  route 1.123ns (62.486%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 12.171 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.622 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.622    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    12.171    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    12.171    
                         clock uncertainty           -0.154    12.017    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    12.066    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -6.622    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.636ns (36.164%)  route 1.123ns (63.836%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 12.171 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.584 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.584    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    12.171    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    12.171    
                         clock uncertainty           -0.154    12.017    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    12.066    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.759ns  (logic 0.636ns (36.164%)  route 1.123ns (63.836%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns = ( 12.171 - 8.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508     4.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223     5.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123     6.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043     6.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     6.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.584 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.584    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.285     9.285    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    12.171    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    12.171    
                         clock uncertainty           -0.154    12.017    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    12.066    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         12.066    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  5.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.177ns (34.945%)  route 0.330ns (65.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.330     2.662    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I2_O)        0.028     2.690 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.690    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.739 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.739    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.440    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.154     2.594    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.071     2.665    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.204ns (37.383%)  route 0.342ns (62.617%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.091     2.325 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.342     2.667    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.064     2.731 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.731    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.780 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.780    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.882     2.443    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.443    
                         clock uncertainty            0.154     2.597    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.071     2.668    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.179ns (31.932%)  route 0.382ns (68.068%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.382     2.714    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.028     2.742 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.742    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.793 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.793    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.440    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.154     2.594    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.071     2.665    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.177ns (31.199%)  route 0.390ns (68.801%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.662     2.233    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     2.333 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.390     2.724    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X7Y124         LUT3 (Prop_lut3_I0_O)        0.028     2.752 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.752    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.801 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.801    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X7Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.440    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.154     2.594    
    SLICE_X7Y124         FDRE (Hold_fdre_C_D)         0.071     2.665    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.177ns (30.349%)  route 0.406ns (69.651%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.662     2.233    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     2.333 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.406     2.739    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y126         LUT3 (Prop_lut3_I1_O)        0.028     2.767 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.767    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X7Y126         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.816 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.816    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.880     2.441    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.441    
                         clock uncertainty            0.154     2.595    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.071     2.666    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.203ns (34.727%)  route 0.382ns (65.273%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.382     2.714    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.028     2.742 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.742    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.817 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.817    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.440    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.440    
                         clock uncertainty            0.154     2.594    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.071     2.665    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.665    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.183ns (31.006%)  route 0.407ns (68.994%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.662     2.233    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     2.333 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.407     2.740    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y126         LUT3 (Prop_lut3_I2_O)        0.028     2.768 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.768    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X7Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.823 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.823    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.880     2.441    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.441    
                         clock uncertainty            0.154     2.595    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.071     2.666    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.208ns (33.803%)  route 0.407ns (66.197%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.091     2.325 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.407     2.733    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.066     2.799 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.799    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.850 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.850    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.882     2.443    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.443    
                         clock uncertainty            0.154     2.597    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.071     2.668    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.280ns (45.037%)  route 0.342ns (54.963%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.091     2.325 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.342     2.667    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.064     2.731 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.731    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.815 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.815    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.856 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.856    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.883     2.444    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.444    
                         clock uncertainty            0.154     2.598    
    SLICE_X7Y128         FDRE (Hold_fdre_C_D)         0.071     2.669    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.294ns (47.153%)  route 0.330ns (52.847%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.330     2.662    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I2_O)        0.028     2.690 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.690    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.804 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.804    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.856 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.856    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.821     0.821    nolabel_line146/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line146/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line146/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.880     2.441    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.441    
                         clock uncertainty            0.154     2.595    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.071     2.666    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.198ns,  Total Violation      -15.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.170ns  (logic 0.302ns (4.895%)  route 5.868ns (95.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 20.408 - 16.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 16.467 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.467    16.467    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y138        FDPE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y138        FDPE (Prop_fdpe_C_Q)         0.259    16.726 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           5.868    22.594    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X16Y139        LUT6 (Prop_lut6_I4_O)        0.043    22.637 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.637    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.333    20.408    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.408    
                         clock uncertainty           -0.035    20.373    
    SLICE_X16Y139        FDRE (Setup_fdre_C_D)        0.066    20.439    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -22.637    
  -------------------------------------------------------------------
                         slack                                 -2.198    

Slack (VIOLATED) :        -1.948ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.887ns  (logic 0.362ns (6.149%)  route 5.525ns (93.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 20.409 - 16.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 16.469 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.469    16.469    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y140        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y140        FDCE (Prop_fdce_C_Q)         0.236    16.705 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           5.525    22.230    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X15Y140        LUT6 (Prop_lut6_I3_O)        0.126    22.356 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.356    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    20.409    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.409    
                         clock uncertainty           -0.035    20.374    
    SLICE_X15Y140        FDRE (Setup_fdre_C_D)        0.034    20.408    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.408    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 -1.948    

Slack (VIOLATED) :        -1.875ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.843ns  (logic 0.266ns (4.552%)  route 5.577ns (95.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 20.407 - 16.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 16.467 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.467    16.467    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X17Y138        FDPE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDPE (Prop_fdpe_C_Q)         0.223    16.690 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           5.577    22.267    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X14Y137        LUT6 (Prop_lut6_I2_O)        0.043    22.310 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.310    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X14Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.332    20.407    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.407    
                         clock uncertainty           -0.035    20.372    
    SLICE_X14Y137        FDRE (Setup_fdre_C_D)        0.064    20.436    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -22.310    
  -------------------------------------------------------------------
                         slack                                 -1.875    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.760ns  (logic 0.302ns (5.243%)  route 5.458ns (94.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 20.409 - 16.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 16.469 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.469    16.469    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y141        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDCE (Prop_fdce_C_Q)         0.259    16.728 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           5.458    22.186    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X17Y141        LUT6 (Prop_lut6_I4_O)        0.043    22.229 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.229    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    20.409    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.409    
                         clock uncertainty           -0.035    20.374    
    SLICE_X17Y141        FDRE (Setup_fdre_C_D)        0.034    20.408    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.408    
                         arrival time                         -22.229    
  -------------------------------------------------------------------
                         slack                                 -1.821    

Slack (VIOLATED) :        -1.798ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.736ns  (logic 0.302ns (5.265%)  route 5.434ns (94.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 20.409 - 16.000 ) 
    Source Clock Delay      (SCD):    1.469ns = ( 16.469 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.469    16.469    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y141        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDCE (Prop_fdce_C_Q)         0.259    16.728 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           5.434    22.162    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X17Y141        LUT6 (Prop_lut6_I4_O)        0.043    22.205 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.205    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    20.409    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.409    
                         clock uncertainty           -0.035    20.374    
    SLICE_X17Y141        FDRE (Setup_fdre_C_D)        0.033    20.407    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.407    
                         arrival time                         -22.205    
  -------------------------------------------------------------------
                         slack                                 -1.798    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.661ns  (logic 0.266ns (4.699%)  route 5.395ns (95.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 20.409 - 16.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 16.468 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.468    16.468    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X17Y139        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y139        FDCE (Prop_fdce_C_Q)         0.223    16.691 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           5.395    22.086    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X15Y140        LUT6 (Prop_lut6_I2_O)        0.043    22.129 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.129    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    20.409    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.409    
                         clock uncertainty           -0.035    20.374    
    SLICE_X15Y140        FDRE (Setup_fdre_C_D)        0.034    20.408    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.408    
                         arrival time                         -22.129    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.668ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.606ns  (logic 0.302ns (5.387%)  route 5.304ns (94.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 20.409 - 16.000 ) 
    Source Clock Delay      (SCD):    1.470ns = ( 16.470 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.470    16.470    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y142        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y142        FDCE (Prop_fdce_C_Q)         0.259    16.729 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           5.304    22.033    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X17Y141        LUT6 (Prop_lut6_I5_O)        0.043    22.076 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    22.076    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    20.409    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.409    
                         clock uncertainty           -0.035    20.374    
    SLICE_X17Y141        FDRE (Setup_fdre_C_D)        0.034    20.408    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.408    
                         arrival time                         -22.076    
  -------------------------------------------------------------------
                         slack                                 -1.668    

Slack (VIOLATED) :        -1.660ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.631ns  (logic 0.266ns (4.724%)  route 5.365ns (95.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 20.408 - 16.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 16.468 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.468    16.468    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X17Y139        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y139        FDCE (Prop_fdce_C_Q)         0.223    16.691 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           5.365    22.056    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X16Y139        LUT6 (Prop_lut6_I2_O)        0.043    22.099 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.099    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.333    20.408    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.408    
                         clock uncertainty           -0.035    20.373    
    SLICE_X16Y139        FDRE (Setup_fdre_C_D)        0.066    20.439    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.439    
                         arrival time                         -22.099    
  -------------------------------------------------------------------
                         slack                                 -1.660    

Slack (VIOLATED) :        -1.038ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        3.340ns  (logic 0.124ns (3.713%)  route 3.216ns (96.287%))
  Logic Levels:           0  
  Clock Path Skew:        1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 18.206 - 16.000 ) 
    Source Clock Delay      (SCD):    0.860ns = ( 15.860 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.860    15.860    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X21Y138        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDCE (Prop_fdce_C_Q)         0.124    15.984 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.216    19.200    nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X14Y130        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641    16.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904    17.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.635    18.206    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y130        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    18.206    
                         clock uncertainty           -0.035    18.171    
    SLICE_X14Y130        FDRE (Setup_fdre_C_D)       -0.009    18.162    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                         -19.200    
  -------------------------------------------------------------------
                         slack                                 -1.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.214ns (5.340%)  route 3.793ns (94.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.335     1.335    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X17Y142        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDCE (Prop_fdce_C_Q)         0.178     1.513 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           3.793     5.306    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X17Y141        LUT6 (Prop_lut6_I2_O)        0.036     5.342 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.342    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.469     4.786    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.786    
                         clock uncertainty            0.035     4.822    
    SLICE_X17Y141        FDRE (Hold_fdre_C_D)         0.154     4.976    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -4.976    
                         arrival time                           5.342    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.242ns (5.908%)  route 3.854ns (94.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.332     1.332    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y138        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y138        FDCE (Prop_fdce_C_Q)         0.206     1.538 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_3/Q
                         net (fo=4, routed)           3.854     5.392    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[27]
    SLICE_X16Y139        LUT6 (Prop_lut6_I4_O)        0.036     5.428 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     5.428    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468     4.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     4.785    
                         clock uncertainty            0.035     4.821    
    SLICE_X16Y139        FDRE (Hold_fdre_C_D)         0.189     5.010    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -5.010    
                         arrival time                           5.428    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.262ns (6.381%)  route 3.844ns (93.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.333     1.333    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X15Y139        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y139        FDCE (Prop_fdce_C_Q)         0.162     1.495 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           3.844     5.339    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X16Y139        LUT6 (Prop_lut6_I5_O)        0.100     5.439 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.439    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.468     4.785    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y139        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.785    
                         clock uncertainty            0.035     4.821    
    SLICE_X16Y139        FDRE (Hold_fdre_C_D)         0.189     5.010    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -5.010    
                         arrival time                           5.439    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.178ns (4.398%)  route 3.869ns (95.602%))
  Logic Levels:           0  
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.331     1.331    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X21Y138        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y138        FDCE (Prop_fdce_C_Q)         0.178     1.509 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.869     5.378    nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X14Y130        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.460     4.777    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y130        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     4.777    
                         clock uncertainty            0.035     4.813    
    SLICE_X14Y130        FDRE (Hold_fdre_C_D)         0.135     4.948    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -4.948    
                         arrival time                           5.378    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.242ns (5.918%)  route 3.848ns (94.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.335     1.335    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y142        FDPE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y142        FDPE (Prop_fdpe_C_Q)         0.206     1.541 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           3.848     5.389    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X17Y141        LUT6 (Prop_lut6_I5_O)        0.036     5.425 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.425    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.469     4.786    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.786    
                         clock uncertainty            0.035     4.822    
    SLICE_X17Y141        FDRE (Hold_fdre_C_D)         0.153     4.975    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.975    
                         arrival time                           5.425    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 0.289ns (6.897%)  route 3.901ns (93.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.334     1.334    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y141        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDCE (Prop_fdce_C_Q)         0.189     1.523 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           3.901     5.424    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X15Y140        LUT6 (Prop_lut6_I4_O)        0.100     5.524 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.524    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.470     4.787    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.787    
                         clock uncertainty            0.035     4.823    
    SLICE_X15Y140        FDRE (Hold_fdre_C_D)         0.154     4.977    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.977    
                         arrival time                           5.524    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.128ns (4.611%)  route 2.648ns (95.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.640     0.640    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X15Y137        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y137        FDCE (Prop_fdce_C_Q)         0.100     0.740 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_4/Q
                         net (fo=4, routed)           2.648     3.388    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[12]
    SLICE_X14Y137        LUT6 (Prop_lut6_I5_O)        0.028     3.416 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     3.416    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X14Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.859     2.669    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y137        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.669    
                         clock uncertainty            0.035     2.705    
    SLICE_X14Y137        FDRE (Hold_fdre_C_D)         0.087     2.792    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.416    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.146ns (5.270%)  route 2.624ns (94.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.641     0.641    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X16Y141        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y141        FDCE (Prop_fdce_C_Q)         0.118     0.759 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           2.624     3.383    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X17Y141        LUT6 (Prop_lut6_I4_O)        0.028     3.411 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     3.411    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     2.672    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y141        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.672    
                         clock uncertainty            0.035     2.708    
    SLICE_X17Y141        FDRE (Hold_fdre_C_D)         0.061     2.769    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           3.411    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.128ns (4.575%)  route 2.670ns (95.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.641     0.641    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X17Y142        FDCE                                         r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDCE (Prop_fdce_C_Q)         0.100     0.741 r  nolabel_line146/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           2.670     3.411    nolabel_line146/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X15Y140        LUT6 (Prop_lut6_I2_O)        0.028     3.439 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     3.439    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.862     2.672    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y140        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.672    
                         clock uncertainty            0.035     2.708    
    SLICE_X15Y140        FDRE (Hold_fdre_C_D)         0.061     2.769    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.562ns  (logic 0.236ns (4.243%)  route 5.326ns (95.757%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    36.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.236    36.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.326    41.852    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)       -0.080    43.865    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.865    
                         arrival time                         -41.852    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.489ns  (logic 0.236ns (4.300%)  route 5.253ns (95.700%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 43.982 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.291    36.291    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.236    36.527 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.253    41.780    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X4Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.214    43.982    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    43.982    
                         clock uncertainty           -0.035    43.946    
    SLICE_X4Y166         FDRE (Setup_fdre_C_D)       -0.090    43.856    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.856    
                         arrival time                         -41.780    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.136ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.365ns  (logic 0.236ns (4.399%)  route 5.129ns (95.601%))
  Logic Levels:           0  
  Clock Path Skew:        2.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 43.983 - 40.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 36.347 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.347    36.347    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.236    36.583 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.129    41.712    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.215    43.983    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.983    
                         clock uncertainty           -0.035    43.947    
    SLICE_X5Y165         FDRE (Setup_fdre_C_D)       -0.099    43.848    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.848    
                         arrival time                         -41.712    
  -------------------------------------------------------------------
                         slack                                  2.136    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.412ns  (logic 0.259ns (4.785%)  route 5.153ns (95.215%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    36.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.259    36.549 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.153    41.702    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X5Y167         FDRE (Setup_fdre_C_D)       -0.010    43.935    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.935    
                         arrival time                         -41.702    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.307ns  (logic 0.236ns (4.447%)  route 5.071ns (95.553%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    36.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.236    36.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.071    41.597    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)       -0.083    43.862    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.862    
                         arrival time                         -41.597    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.359ns  (logic 0.259ns (4.833%)  route 5.100ns (95.167%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    36.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.259    36.549 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           5.100    41.649    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)        0.011    43.956    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.956    
                         arrival time                         -41.649    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.322ns  (logic 0.259ns (4.867%)  route 5.063ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        2.691ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.981ns = ( 43.981 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    36.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.259    36.549 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           5.063    41.612    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.213    43.981    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    43.981    
                         clock uncertainty           -0.035    43.945    
    SLICE_X6Y167         FDRE (Setup_fdre_C_D)        0.004    43.949    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.949    
                         arrival time                         -41.612    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.150ns  (logic 0.236ns (4.583%)  route 4.914ns (95.417%))
  Logic Levels:           0  
  Clock Path Skew:        2.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    1.290ns = ( 36.290 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.290    36.290    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.236    36.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           4.914    41.440    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X8Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    43.925    
                         clock uncertainty           -0.035    43.889    
    SLICE_X8Y168         FDRE (Setup_fdre_C_D)       -0.074    43.815    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.815    
                         arrival time                         -41.440    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.091ns  (logic 0.236ns (4.636%)  route 4.855ns (95.364%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 36.291 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.291    36.291    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.236    36.527 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.855    41.382    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X9Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y168         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000    43.925    
                         clock uncertainty           -0.035    43.889    
    SLICE_X9Y168         FDRE (Setup_fdre_C_D)       -0.100    43.789    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         43.789    
                         arrival time                         -41.382    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.032ns  (logic 0.236ns (4.690%)  route 4.796ns (95.310%))
  Logic Levels:           0  
  Clock Path Skew:        2.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    1.347ns = ( 36.347 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.347    36.347    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.236    36.583 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           4.796    41.379    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X3Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X3Y164         FDRE (Setup_fdre_C_D)       -0.095    43.854    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.854    
                         arrival time                         -41.379    
  -------------------------------------------------------------------
                         slack                                  2.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line146/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.100ns (6.660%)  route 1.401ns (93.340%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 f  nolabel_line146/GMII_1000M_reg/Q
                         net (fo=3, routed)           1.401     2.044    nolabel_line146/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line146/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line146/GMIIMUX/I0
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.035     1.650    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187     1.837    nolabel_line146/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.242ns (6.514%)  route 3.473ns (93.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.163     1.163    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X10Y163        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y163        FDRE (Prop_fdre_C_Q)         0.206     1.369 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           3.473     4.842    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X9Y162         LUT2 (Prop_lut2_I1_O)        0.036     4.878 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     4.878    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     4.298    
                         clock uncertainty            0.035     4.333    
    SLICE_X9Y162         FDRE (Hold_fdre_C_D)         0.154     4.487    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -4.487    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.189ns (5.018%)  route 3.578ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.215     1.215    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.189     1.404 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           3.578     4.982    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.349    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.384    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.044     4.428    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.428    
                         arrival time                           4.982    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.100ns (3.917%)  route 2.453ns (96.083%))
  Logic Levels:           0  
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.586     0.586    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y166         FDRE (Prop_fdre_C_Q)         0.100     0.686 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           2.453     3.139    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.047     2.542    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 0.118ns (4.573%)  route 2.462ns (95.427%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.585     0.585    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           2.462     3.165    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.815     2.460    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000     2.460    
                         clock uncertainty            0.035     2.495    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.044     2.539    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.206ns (5.279%)  route 3.697ns (94.721%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.349ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.215     1.215    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.206     1.421 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.697     5.118    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.347     4.349    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.349    
                         clock uncertainty            0.035     4.384    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.099     4.483    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.483    
                         arrival time                           5.118    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.118ns (4.622%)  route 2.435ns (95.378%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.618     0.618    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.118     0.736 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           2.435     3.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X2Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.819     2.464    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y164         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     2.464    
                         clock uncertainty            0.035     2.499    
    SLICE_X2Y164         FDRE (Hold_fdre_C_D)         0.037     2.536    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.189ns (4.805%)  route 3.745ns (95.195%))
  Logic Levels:           0  
  Clock Path Skew:        3.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.158     1.158    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y167         FDRE (Prop_fdre_C_Q)         0.189     1.347 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           3.745     5.092    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.345     4.347    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y167         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000     4.347    
                         clock uncertainty            0.035     4.382    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.045     4.427    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.427    
                         arrival time                           5.092    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.594ns  (logic 0.118ns (4.548%)  route 2.476ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.618     0.618    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X6Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.118     0.736 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           2.476     3.212    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.817     2.462    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y165         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     2.462    
                         clock uncertainty            0.035     2.497    
    SLICE_X5Y165         FDRE (Hold_fdre_C_D)         0.047     2.544    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.107ns (4.108%)  route 2.498ns (95.892%))
  Logic Levels:           0  
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.586     0.586    nolabel_line146/SiTCP/SiTCP/CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y166         FDRE (Prop_fdre_C_Q)         0.107     0.693 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           2.498     3.191    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X5Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.816     2.461    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y166         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     2.461    
                         clock uncertainty            0.035     2.496    
    SLICE_X5Y166         FDRE (Hold_fdre_C_D)         0.009     2.505    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.685    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.920ns  (logic 0.797ns (41.517%)  route 1.123ns (58.483%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 44.147 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.579 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.579    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.745 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.745    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.379    44.147    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    44.147    
                         clock uncertainty           -0.035    44.111    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)        0.049    44.160    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.160    
                         arrival time                         -38.745    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.468ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.867ns  (logic 0.744ns (39.857%)  route 1.123ns (60.143%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 44.146 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.692 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.692    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    44.146    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    44.146    
                         clock uncertainty           -0.035    44.110    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    44.159    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.159    
                         arrival time                         -38.692    
  -------------------------------------------------------------------
                         slack                                  5.468    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.865ns  (logic 0.742ns (39.792%)  route 1.123ns (60.208%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.147ns = ( 44.147 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.579 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.579    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.690 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.690    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.379    44.147    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    44.147    
                         clock uncertainty           -0.035    44.111    
    SLICE_X7Y128         FDRE (Setup_fdre_C_D)        0.049    44.160    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.160    
                         arrival time                         -38.690    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.850ns  (logic 0.727ns (39.304%)  route 1.123ns (60.696%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 44.146 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.675 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.675    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    44.146    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    44.146    
                         clock uncertainty           -0.035    44.110    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    44.159    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.159    
                         arrival time                         -38.675    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.814ns  (logic 0.691ns (38.099%)  route 1.123ns (61.901%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 44.145 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    38.639 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.639    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    44.145    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    44.145    
                         clock uncertainty           -0.035    44.109    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    44.158    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.158    
                         arrival time                         -38.639    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.812ns  (logic 0.689ns (38.031%)  route 1.123ns (61.969%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 44.146 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.637 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.637    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    44.146    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    44.146    
                         clock uncertainty           -0.035    44.110    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    44.159    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         44.159    
                         arrival time                         -38.637    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.812ns  (logic 0.689ns (38.031%)  route 1.123ns (61.969%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 44.146 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.526 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.526    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X7Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.637 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.637    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.378    44.146    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    44.146    
                         clock uncertainty           -0.035    44.110    
    SLICE_X7Y127         FDRE (Setup_fdre_C_D)        0.049    44.159    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         44.159    
                         arrival time                         -38.637    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.797ns  (logic 0.674ns (37.514%)  route 1.123ns (62.486%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 44.145 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    38.622 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.622    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    44.145    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    44.145    
                         clock uncertainty           -0.035    44.109    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    44.158    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         44.158    
                         arrival time                         -38.622    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.759ns  (logic 0.636ns (36.164%)  route 1.123ns (63.836%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 44.145 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    38.584 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.584    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    44.145    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    44.145    
                         clock uncertainty           -0.035    44.109    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    44.158    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         44.158    
                         arrival time                         -38.584    
  -------------------------------------------------------------------
                         slack                                  5.575    

Slack (MET) :             5.575ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.759ns  (logic 0.636ns (36.164%)  route 1.123ns (63.836%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 44.145 - 40.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 36.825 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.508    36.825    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.223    37.048 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           1.123    38.171    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.043    38.214 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000    38.214    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    38.473 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.473    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    38.584 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.584    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.377    44.145    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    44.145    
                         clock uncertainty           -0.035    44.109    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.049    44.158    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         44.158    
                         arrival time                         -38.584    
  -------------------------------------------------------------------
                         slack                                  5.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.177ns (34.945%)  route 0.330ns (65.055%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.330     2.662    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I2_O)        0.028     2.690 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.690    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.739 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.739    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.524    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.035     2.559    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.071     2.630    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.204ns (37.383%)  route 0.342ns (62.617%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.091     2.325 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.342     2.667    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.064     2.731 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.731    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.780 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.780    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.882     2.527    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.527    
                         clock uncertainty            0.035     2.562    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.071     2.633    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.179ns (31.932%)  route 0.382ns (68.068%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.382     2.714    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.028     2.742 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.742    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.793 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.793    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.524    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.035     2.559    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.071     2.630    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.177ns (31.199%)  route 0.390ns (68.801%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.662     2.233    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     2.333 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.390     2.724    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X7Y124         LUT3 (Prop_lut3_I0_O)        0.028     2.752 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.752    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X7Y124         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.801 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.801    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X7Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.524    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.035     2.559    
    SLICE_X7Y124         FDRE (Hold_fdre_C_D)         0.071     2.630    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.801    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.177ns (30.349%)  route 0.406ns (69.651%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.662     2.233    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     2.333 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.406     2.739    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y126         LUT3 (Prop_lut3_I1_O)        0.028     2.767 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.767    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X7Y126         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.816 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.816    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.880     2.525    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.035     2.560    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.071     2.631    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.816    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.203ns (34.727%)  route 0.382ns (65.273%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.382     2.714    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I1_O)        0.028     2.742 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.742    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.075     2.817 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.817    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.879     2.524    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y125         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.035     2.559    
    SLICE_X7Y125         FDRE (Hold_fdre_C_D)         0.071     2.630    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.183ns (31.006%)  route 0.407ns (68.994%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.662     2.233    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.100     2.333 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.407     2.740    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X7Y126         LUT3 (Prop_lut3_I2_O)        0.028     2.768 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.768    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X7Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.823 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.823    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.880     2.525    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.035     2.560    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.071     2.631    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.823    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.208ns (33.803%)  route 0.407ns (66.197%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.091     2.325 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.407     2.733    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.066     2.799 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.799    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051     2.850 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.850    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.882     2.527    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.527    
                         clock uncertainty            0.035     2.562    
    SLICE_X7Y127         FDRE (Hold_fdre_C_D)         0.071     2.633    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.280ns (45.037%)  route 0.342ns (54.963%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.528ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.663     2.234    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y127         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.091     2.325 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/Q
                         net (fo=2, routed)           0.342     2.667    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[15]
    SLICE_X7Y127         LUT3 (Prop_lut3_I2_O)        0.064     2.731 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     2.731    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.815 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.815    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.856 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.856    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.883     2.528    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y128         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000     2.528    
                         clock uncertainty            0.035     2.563    
    SLICE_X7Y128         FDRE (Hold_fdre_C_D)         0.071     2.634    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.294ns (47.153%)  route 0.330ns (52.847%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.661     2.232    nolabel_line146/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y124         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.100     2.332 f  nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.330     2.662    nolabel_line146/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X7Y125         LUT3 (Prop_lut3_I2_O)        0.028     2.690 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.690    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X7Y125         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.114     2.804 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.804    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X7Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.856 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.856    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.880     2.525    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y126         FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.035     2.560    
    SLICE_X7Y126         FDRE (Hold_fdre_C_D)         0.071     2.631    nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.624ns  (logic 0.223ns (35.751%)  route 0.401ns (64.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X100Y152       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.401     0.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X100Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y151       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.498ns  (logic 0.204ns (40.994%)  route 0.294ns (59.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X100Y152       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.294     0.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X101Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X101Y151       FDCE (Setup_fdce_C_D)       -0.089     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.577ns  (logic 0.223ns (38.681%)  route 0.354ns (61.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X99Y155        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.354     0.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X100Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y155       FDCE (Setup_fdce_C_D)       -0.007     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.993    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.544ns  (logic 0.259ns (47.589%)  route 0.285ns (52.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X98Y157        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.285     0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X100Y157       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y157       FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.509ns  (logic 0.223ns (43.845%)  route 0.286ns (56.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y155                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X99Y155        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.286     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X100Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y155       FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.504ns  (logic 0.223ns (44.241%)  route 0.281ns (55.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X99Y157        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.281     0.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X100Y157       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y157       FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.567%)  route 0.277ns (55.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X101Y152       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.277     0.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X101Y151       FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  4.490    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.411ns  (logic 0.223ns (54.271%)  route 0.188ns (45.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y152                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X100Y152       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.188     0.411    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X100Y151       FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  4.579    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line146/CNT_CLK_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/CNT_CLK_reg[5]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[5]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line146/CNT_CLK_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/CNT_CLK_reg[6]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line146/CNT_CLK_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/CNT_CLK_reg[7]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line146/CNT_CLK_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/CNT_CLK_reg[8]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_LD_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line146/CNT_LD_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/CNT_LD_reg/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_LD_reg
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/GMII_1000M_reg/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDCE                                         f  nolabel_line146/GMII_1000M_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line146/GMII_1000M_reg/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_RST_reg/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.223ns (6.049%)  route 3.463ns (93.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.463     4.986    nolabel_line146/clear
    SLICE_X80Y196        FDPE                                         f  nolabel_line146/CNT_RST_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y196        FDPE (Recov_fdpe_C_PRE)     -0.178     5.898    nolabel_line146/CNT_RST_reg
  -------------------------------------------------------------------
                         required time                          5.898    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.963ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.223ns (6.193%)  route 3.378ns (93.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.378     4.901    nolabel_line146/clear
    SLICE_X80Y195        FDCE                                         f  nolabel_line146/CNT_CLK_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X80Y195        FDCE                                         r  nolabel_line146/CNT_CLK_reg[1]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X80Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[1]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.223ns (6.196%)  route 3.376ns (93.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.376     4.899    nolabel_line146/clear
    SLICE_X81Y195        FDCE                                         f  nolabel_line146/CNT_CLK_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X81Y195        FDCE                                         r  nolabel_line146/CNT_CLK_reg[0]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X81Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[0]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 nolabel_line146/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/CNT_CLK_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.223ns (6.196%)  route 3.376ns (93.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 6.098 - 5.000 ) 
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.300     1.300    nolabel_line146/CLK_200M
    SLICE_X11Y197        FDPE                                         r  nolabel_line146/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197        FDPE (Prop_fdpe_C_Q)         0.223     1.523 f  nolabel_line146/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         3.376     4.899    nolabel_line146/clear
    SLICE_X81Y195        FDCE                                         f  nolabel_line146/CNT_CLK_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.098     6.098    nolabel_line146/CLK_200M
    SLICE_X81Y195        FDCE                                         r  nolabel_line146/CNT_CLK_reg[2]/C
                         clock pessimism              0.013     6.111    
                         clock uncertainty           -0.035     6.076    
    SLICE_X81Y195        FDCE (Recov_fdce_C_CLR)     -0.212     5.864    nolabel_line146/CNT_CLK_reg[2]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X98Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X98Y157        FDCE (Remov_fdce_C_CLR)     -0.050     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X99Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X99Y157        FDCE (Remov_fdce_C_CLR)     -0.069     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X99Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X99Y157        FDCE (Remov_fdce_C_CLR)     -0.069     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X99Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X99Y157        FDCE (Remov_fdce_C_CLR)     -0.069     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X99Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X99Y157        FDCE (Remov_fdce_C_CLR)     -0.069     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.223%)  route 0.104ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.550     0.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X98Y158        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y158        FDPE (Prop_fdpe_C_Q)         0.118     0.668 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     0.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X99Y157        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.749     0.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X99Y157        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.185     0.564    
    SLICE_X99Y157        FDCE (Remov_fdce_C_CLR)     -0.069     0.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -0.733ns,  Total Violation       -4.694ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.362ns  (logic 0.204ns (4.677%)  route 4.158ns (95.323%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.158    20.591    nolabel_line146/CNT_RST
    SLICE_X78Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X78Y196        FDCE (Recov_fdce_C_CLR)     -0.268    19.858    nolabel_line146/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.858    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.700ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.362ns  (logic 0.204ns (4.677%)  route 4.158ns (95.323%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 20.161 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.158    20.591    nolabel_line146/CNT_RST
    SLICE_X78Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.086    20.161    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.161    
                         clock uncertainty           -0.035    20.126    
    SLICE_X78Y196        FDCE (Recov_fdce_C_CLR)     -0.235    19.891    nolabel_line146/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.891    
                         arrival time                         -20.591    
  -------------------------------------------------------------------
                         slack                                 -0.700    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.275ns  (logic 0.204ns (4.772%)  route 4.071ns (95.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.071    20.504    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.293    19.845    nolabel_line146/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.845    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.275ns  (logic 0.204ns (4.772%)  route 4.071ns (95.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.071    20.504    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.293    19.845    nolabel_line146/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.845    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.275ns  (logic 0.204ns (4.772%)  route 4.071ns (95.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.071    20.504    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.293    19.845    nolabel_line146/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.845    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.659ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.275ns  (logic 0.204ns (4.772%)  route 4.071ns (95.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.071    20.504    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDCE (Recov_fdce_C_CLR)     -0.293    19.845    nolabel_line146/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.845    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                 -0.659    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        4.275ns  (logic 0.204ns (4.772%)  route 4.071ns (95.228%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        1.229    16.229    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.204    16.433 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           4.071    20.504    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line146/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line146/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDPE (Recov_fdpe_C_PRE)     -0.259    19.879    nolabel_line146/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.879    
                         arrival time                         -20.504    
  -------------------------------------------------------------------
                         slack                                 -0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.091ns (4.328%)  route 2.012ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.012     2.646    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[0]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.105     2.483    nolabel_line146/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.091ns (4.328%)  route 2.012ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.012     2.646    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[3]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.105     2.483    nolabel_line146/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.091ns (4.328%)  route 2.012ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.012     2.646    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[4]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.105     2.483    nolabel_line146/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.091ns (4.328%)  route 2.012ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.012     2.646    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[5]/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDCE (Remov_fdce_C_CLR)     -0.105     2.483    nolabel_line146/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.103ns  (logic 0.091ns (4.328%)  route 2.012ns (95.672%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.012     2.646    nolabel_line146/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line146/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line146/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line146/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDPE (Remov_fdpe_C_PRE)     -0.108     2.480    nolabel_line146/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.091ns (4.247%)  route 2.052ns (95.753%))
  Logic Levels:           0  
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.052     2.686    nolabel_line146/CNT_RST
    SLICE_X78Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.738     2.548    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[1]/C
                         clock pessimism              0.000     2.548    
                         clock uncertainty            0.035     2.584    
    SLICE_X78Y196        FDCE (Remov_fdce_C_CLR)     -0.086     2.498    nolabel_line146/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line146/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line146/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.091ns (4.247%)  route 2.052ns (95.753%))
  Logic Levels:           0  
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line146/BUFG0/O
                         net (fo=9509, routed)        0.543     0.543    nolabel_line146/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line146/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.091     0.634 f  nolabel_line146/CNT_RST_reg/Q
                         net (fo=7, routed)           2.052     2.686    nolabel_line146/CNT_RST
    SLICE_X78Y196        FDCE                                         f  nolabel_line146/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.738     2.548    nolabel_line146/GMII_RX_CLK
    SLICE_X78Y196        FDCE                                         r  nolabel_line146/RX_CNT_reg[2]/C
                         clock pessimism              0.000     2.548    
                         clock uncertainty            0.035     2.584    
    SLICE_X78Y196        FDCE (Remov_fdce_C_CLR)     -0.086     2.498    nolabel_line146/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.457ns (21.825%)  route 1.637ns (78.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X99Y163        FDCE (Recov_fdce_C_CLR)     -0.212    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 30.634    

Slack (MET) :             30.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.457ns (21.825%)  route 1.637ns (78.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X99Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X99Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X99Y163        FDCE (Recov_fdce_C_CLR)     -0.212    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 30.634    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.457ns (21.923%)  route 1.628ns (78.077%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X97Y163        FDCE (Recov_fdce_C_CLR)     -0.212    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.457ns (21.923%)  route 1.628ns (78.077%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X97Y163        FDCE (Recov_fdce_C_CLR)     -0.212    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.457ns (21.923%)  route 1.628ns (78.077%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X97Y163        FDCE (Recov_fdce_C_CLR)     -0.212    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.457ns (21.923%)  route 1.628ns (78.077%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X97Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X97Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X97Y163        FDCE (Recov_fdce_C_CLR)     -0.212    36.881    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.881    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                 30.643    

Slack (MET) :             30.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.457ns (21.825%)  route 1.637ns (78.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X98Y163        FDCE (Recov_fdce_C_CLR)     -0.154    36.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 30.692    

Slack (MET) :             30.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.457ns (21.825%)  route 1.637ns (78.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X98Y163        FDCE (Recov_fdce_C_CLR)     -0.154    36.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 30.692    

Slack (MET) :             30.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.457ns (21.825%)  route 1.637ns (78.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X98Y163        FDCE (Recov_fdce_C_CLR)     -0.154    36.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 30.692    

Slack (MET) :             30.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.457ns (21.825%)  route 1.637ns (78.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.578ns = ( 36.578 - 33.000 ) 
    Source Clock Delay      (SCD):    4.153ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.233     4.153    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X99Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y161        FDRE (Prop_fdre_C_Q)         0.223     4.376 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.437     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X99Y160        LUT6 (Prop_lut6_I4_O)        0.043     4.856 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.392     5.248    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X98Y160        LUT4 (Prop_lut4_I3_O)        0.053     5.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.380     5.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X98Y162        LUT1 (Prop_lut1_I0_O)        0.138     5.819 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.429     6.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X98Y163        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.101    36.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X98Y163        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.550    37.128    
                         clock uncertainty           -0.035    37.093    
    SLICE_X98Y163        FDCE (Recov_fdce_C_CLR)     -0.154    36.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.939    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                 30.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y152       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152       FDPE (Prop_fdpe_C_Q)         0.118     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X102Y151       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y151       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y152       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152       FDPE (Prop_fdpe_C_Q)         0.118     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X102Y151       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y151       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y152       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152       FDPE (Prop_fdpe_C_Q)         0.118     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X102Y151       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y151       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.302%)  route 0.099ns (45.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.553     2.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X102Y152       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y152       FDPE (Prop_fdpe_C_Q)         0.118     2.197 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     2.297    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X102Y151       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.753     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X102Y151       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.451     2.093    
    SLICE_X102Y151       FDCE (Remov_fdce_C_CLR)     -0.050     2.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y156       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDPE (Prop_fdpe_C_Q)         0.100     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X101Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.752     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.451     2.092    
    SLICE_X101Y155       FDCE (Remov_fdce_C_CLR)     -0.069     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y156       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDPE (Prop_fdpe_C_Q)         0.100     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X101Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.752     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.451     2.092    
    SLICE_X101Y155       FDCE (Remov_fdce_C_CLR)     -0.069     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y156       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDPE (Prop_fdpe_C_Q)         0.100     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X101Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.752     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.451     2.092    
    SLICE_X101Y155       FDCE (Remov_fdce_C_CLR)     -0.069     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y156       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDPE (Prop_fdpe_C_Q)         0.100     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X101Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.752     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.451     2.092    
    SLICE_X101Y155       FDCE (Remov_fdce_C_CLR)     -0.069     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y156       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDPE (Prop_fdpe_C_Q)         0.100     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X101Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.752     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.451     2.092    
    SLICE_X101Y155       FDCE (Remov_fdce_C_CLR)     -0.069     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.098%)  route 0.100ns (49.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.552     2.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X101Y156       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y156       FDPE (Prop_fdpe_C_Q)         0.100     2.178 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.100     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X101Y155       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.752     2.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X101Y155       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.451     2.092    
    SLICE_X101Y155       FDCE (Remov_fdce_C_CLR)     -0.069     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 nolabel_line146/IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  nolabel_line146/IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  nolabel_line146/IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line146/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line146/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line146/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line146/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





