/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  reg [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire [17:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[27] & in_data[92]);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[7] & celloutsig_0_10z);
  assign celloutsig_0_1z = in_data[11] | in_data[15];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_2z[1:0], celloutsig_0_1z, celloutsig_0_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 7'h00;
    else _01_ <= in_data[113:107];
  assign celloutsig_0_10z = { celloutsig_0_9z[7:3], celloutsig_0_6z, celloutsig_0_6z } === celloutsig_0_9z[8:2];
  assign celloutsig_0_6z = ! { in_data[79:78], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_16z = ! celloutsig_0_13z[9:2];
  assign celloutsig_0_25z = { celloutsig_0_13z[12:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z } < { celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[150:144], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_8z[2:1], _01_ } % { 1'h1, celloutsig_1_6z[4:0], celloutsig_1_10z };
  assign celloutsig_0_34z = { celloutsig_0_13z[13:11], celloutsig_0_26z, celloutsig_0_7z } * { celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[140:133] * in_data[150:143];
  assign celloutsig_1_8z = celloutsig_1_0z[5:3] * in_data[166:164];
  assign celloutsig_1_10z = celloutsig_1_8z * celloutsig_1_0z[3:1];
  assign celloutsig_0_5z = celloutsig_0_2z * celloutsig_0_2z;
  assign celloutsig_0_13z = { _00_, celloutsig_0_4z, celloutsig_0_12z } * in_data[58:45];
  assign celloutsig_0_8z = { in_data[61:59], _00_ } !== { _00_[5:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_26z = { _00_[4], celloutsig_0_8z, celloutsig_0_7z } !== { celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_10z };
  assign celloutsig_0_9z = { in_data[86:83], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z } | { in_data[56:48], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_18z = & celloutsig_1_6z[4:2];
  assign celloutsig_0_14z = & { celloutsig_0_11z[3:0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_23z = & { celloutsig_0_11z[3:0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_2z[2] & celloutsig_0_6z;
  assign celloutsig_0_19z = celloutsig_0_15z & celloutsig_0_13z[7];
  assign celloutsig_0_4z = | { in_data[93:92], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_9z[10:5], celloutsig_0_0z } >> { in_data[8:6], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_33z = { celloutsig_0_9z[12:11], celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_8z } <<< { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[124:115] - in_data[189:180];
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } - { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_6z = { celloutsig_1_0z[8:0], celloutsig_1_1z } ~^ { celloutsig_1_3z[12], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_2z[1], celloutsig_0_7z, celloutsig_0_2z, _00_ } ^ { _00_[1:0], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_1z = ~((in_data[139] & celloutsig_1_0z[1]) | in_data[96]);
  assign { out_data[128], out_data[104:96], out_data[49:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
