// Seed: 3585058799
module module_0 (
    id_1
);
  input wire id_1;
  supply0 id_2 = -1'h0 & -1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1[-1] = ~id_2;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input supply0 id_0,
    input supply1 id_1
);
  assign id_3 = id_0;
  wire id_4, id_5, id_6;
endmodule
module module_3 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    input supply0 id_3
);
  wire id_5, id_6, id_7, id_8;
  wire id_9, id_10;
  assign id_7 = id_6;
  module_2 modCall_1 (
      id_1,
      id_0
  );
endmodule
