

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Nov 11 11:22:33 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        flash_attention_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 19.761 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   479500|   479500| 9.475 ms | 9.475 ms |  479500|  479500|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_compute_attention_fu_56     |compute_attention     |   471297|   471297|  9.313 ms |  9.313 ms |  471297|  471297|   none  |
        |grp_load_and_rearrange_q_fu_92  |load_and_rearrange_q  |     6147|     6147|  0.121 ms |  0.121 ms |    6147|    6147|   none  |
        |grp_store_output_fu_122         |store_output          |     2051|     2051| 40.530 us | 40.530 us |    2051|    2051|   none  |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    9863|  19125|    -|
|Memory           |       32|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1082|    -|
|Register         |        -|      -|       9|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     14|    9872|  20207|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      6|       9|     37|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+------+-------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +--------------------------------+----------------------+---------+-------+------+-------+-----+
    |grp_compute_attention_fu_56     |compute_attention     |        0|     14|  9480|  11464|    0|
    |grp_load_and_rearrange_q_fu_92  |load_and_rearrange_q  |        0|      0|   282|   6428|    0|
    |grp_store_output_fu_122         |store_output          |        0|      0|   101|   1233|    0|
    +--------------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                           |                      |        0|     14|  9863|  19125|    0|
    +--------------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |OUT_0_U  |top_OUT_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |OUT_1_U  |top_OUT_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |OUT_2_U  |top_OUT_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |OUT_3_U  |top_OUT_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Q_0_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Q_1_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Q_2_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |Q_3_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |K_0_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |K_1_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |K_2_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |K_3_U    |top_Q_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |V_0_U    |top_V_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |V_1_U    |top_V_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |V_2_U    |top_V_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |V_3_U    |top_V_0    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |           |       32|  0|   0|    0| 16384|  512|    16|       524288|
    +---------+-----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |K_0_address0    |  15|          3|   10|         30|
    |K_0_address1    |  15|          3|   10|         30|
    |K_0_ce0         |  15|          3|    1|          3|
    |K_0_ce1         |  15|          3|    1|          3|
    |K_0_we0         |   9|          2|    1|          2|
    |K_0_we1         |   9|          2|    1|          2|
    |K_1_address0    |  15|          3|   10|         30|
    |K_1_address1    |  15|          3|   10|         30|
    |K_1_ce0         |  15|          3|    1|          3|
    |K_1_ce1         |  15|          3|    1|          3|
    |K_1_we0         |   9|          2|    1|          2|
    |K_1_we1         |   9|          2|    1|          2|
    |K_2_address0    |  15|          3|   10|         30|
    |K_2_address1    |  15|          3|   10|         30|
    |K_2_ce0         |  15|          3|    1|          3|
    |K_2_ce1         |  15|          3|    1|          3|
    |K_2_we0         |   9|          2|    1|          2|
    |K_2_we1         |   9|          2|    1|          2|
    |K_3_address0    |  15|          3|   10|         30|
    |K_3_address1    |  15|          3|   10|         30|
    |K_3_ce0         |  15|          3|    1|          3|
    |K_3_ce1         |  15|          3|    1|          3|
    |K_3_we0         |   9|          2|    1|          2|
    |K_3_we1         |   9|          2|    1|          2|
    |OUT_0_address0  |  15|          3|   10|         30|
    |OUT_0_ce0       |  15|          3|    1|          3|
    |OUT_0_ce1       |   9|          2|    1|          2|
    |OUT_0_we0       |   9|          2|    1|          2|
    |OUT_1_address0  |  15|          3|   10|         30|
    |OUT_1_ce0       |  15|          3|    1|          3|
    |OUT_1_ce1       |   9|          2|    1|          2|
    |OUT_1_we0       |   9|          2|    1|          2|
    |OUT_2_address0  |  15|          3|   10|         30|
    |OUT_2_ce0       |  15|          3|    1|          3|
    |OUT_2_ce1       |   9|          2|    1|          2|
    |OUT_2_we0       |   9|          2|    1|          2|
    |OUT_3_address0  |  15|          3|   10|         30|
    |OUT_3_ce0       |  15|          3|    1|          3|
    |OUT_3_ce1       |   9|          2|    1|          2|
    |OUT_3_we0       |   9|          2|    1|          2|
    |Q_0_address0    |  15|          3|   10|         30|
    |Q_0_address1    |  15|          3|   10|         30|
    |Q_0_ce0         |  15|          3|    1|          3|
    |Q_0_ce1         |  15|          3|    1|          3|
    |Q_0_we0         |   9|          2|    1|          2|
    |Q_0_we1         |   9|          2|    1|          2|
    |Q_1_address0    |  15|          3|   10|         30|
    |Q_1_address1    |  15|          3|   10|         30|
    |Q_1_ce0         |  15|          3|    1|          3|
    |Q_1_ce1         |  15|          3|    1|          3|
    |Q_1_we0         |   9|          2|    1|          2|
    |Q_1_we1         |   9|          2|    1|          2|
    |Q_2_address0    |  15|          3|   10|         30|
    |Q_2_address1    |  15|          3|   10|         30|
    |Q_2_ce0         |  15|          3|    1|          3|
    |Q_2_ce1         |  15|          3|    1|          3|
    |Q_2_we0         |   9|          2|    1|          2|
    |Q_2_we1         |   9|          2|    1|          2|
    |Q_3_address0    |  15|          3|   10|         30|
    |Q_3_address1    |  15|          3|   10|         30|
    |Q_3_ce0         |  15|          3|    1|          3|
    |Q_3_ce1         |  15|          3|    1|          3|
    |Q_3_we0         |   9|          2|    1|          2|
    |Q_3_we1         |   9|          2|    1|          2|
    |V_0_address0    |  15|          3|   10|         30|
    |V_0_ce0         |  15|          3|    1|          3|
    |V_0_ce1         |   9|          2|    1|          2|
    |V_0_we0         |   9|          2|    1|          2|
    |V_0_we1         |   9|          2|    1|          2|
    |V_1_address0    |  15|          3|   10|         30|
    |V_1_ce0         |  15|          3|    1|          3|
    |V_1_ce1         |   9|          2|    1|          2|
    |V_1_we0         |   9|          2|    1|          2|
    |V_1_we1         |   9|          2|    1|          2|
    |V_2_address0    |  15|          3|   10|         30|
    |V_2_ce0         |  15|          3|    1|          3|
    |V_2_ce1         |   9|          2|    1|          2|
    |V_2_we0         |   9|          2|    1|          2|
    |V_2_we1         |   9|          2|    1|          2|
    |V_3_address0    |  15|          3|   10|         30|
    |V_3_ce0         |  15|          3|    1|          3|
    |V_3_ce1         |   9|          2|    1|          2|
    |V_3_we0         |   9|          2|    1|          2|
    |V_3_we1         |   9|          2|    1|          2|
    |ap_NS_fsm       |  38|          7|    1|          7|
    +----------------+----+-----------+-----+-----------+
    |Total           |1082|        223|  301|        871|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                    |  6|   0|    6|          0|
    |grp_compute_attention_fu_56_ap_start_reg     |  1|   0|    1|          0|
    |grp_load_and_rearrange_q_fu_92_ap_start_reg  |  1|   0|    1|          0|
    |grp_store_output_fu_122_ap_start_reg         |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  9|   0|    9|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      top     | return value |
|input_data_address0   | out |   14|  ap_memory |  input_data  |     array    |
|input_data_ce0        | out |    1|  ap_memory |  input_data  |     array    |
|input_data_q0         |  in |   32|  ap_memory |  input_data  |     array    |
|input_data_address1   | out |   14|  ap_memory |  input_data  |     array    |
|input_data_ce1        | out |    1|  ap_memory |  input_data  |     array    |
|input_data_q1         |  in |   32|  ap_memory |  input_data  |     array    |
|output_data_address0  | out |   12|  ap_memory |  output_data |     array    |
|output_data_ce0       | out |    1|  ap_memory |  output_data |     array    |
|output_data_we0       | out |    1|  ap_memory |  output_data |     array    |
|output_data_d0        | out |   32|  ap_memory |  output_data |     array    |
|output_data_address1  | out |   12|  ap_memory |  output_data |     array    |
|output_data_ce1       | out |    1|  ap_memory |  output_data |     array    |
|output_data_we1       | out |    1|  ap_memory |  output_data |     array    |
|output_data_d1        | out |   32|  ap_memory |  output_data |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

