{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652198150479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652198150482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 21:25:50 2022 " "Processing started: Tue May 10 21:25:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652198150482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198150482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198150482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1652198150783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652198150783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158681 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158682 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1-str " "Found design unit 1: ALU_1-str" {  } { { "Alu_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158683 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1 " "Found entity 1: ALU_1" {  } { { "Alu_1.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Alu_1.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-flow " "Found design unit 1: datapath-flow" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158685 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elem.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file elem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 elem " "Found design unit 1: elem" {  } { { "elem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/elem.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-beh " "Found design unit 1: registerFile-beh" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158687 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-beh " "Found design unit 1: ram_mem-beh" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158688 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Found entity 1: ram_mem" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_interfacer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem_interfacer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_interfacer-interface " "Found design unit 1: mem_interfacer-interface" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158689 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_interfacer " "Found entity 1: mem_interfacer" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-beh " "Found design unit 1: data_mem-beh" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158690 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158691 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "staller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file staller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 staller-write_enable " "Found design unit 1: staller-write_enable" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158692 ""} { "Info" "ISGN_ENTITY_NAME" "1 staller " "Found entity 1: staller" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inst_dec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_dec-decode " "Found design unit 1: inst_dec-decode" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158693 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_dec " "Found entity 1: inst_dec" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priority_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_mux-beh " "Found design unit 1: priority_mux-beh" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158693 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_mux " "Found entity 1: priority_mux" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-arch " "Found design unit 1: LUT-arch" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158694 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper_sel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oper_Sel-beh " "Found design unit 1: ALU_Oper_Sel-beh" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158695 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oper_Sel " "Found entity 1: ALU_Oper_Sel" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_enable-WB_enable_contol " "Found design unit 1: write_enable-WB_enable_contol" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158696 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_enable " "Found entity 1: write_enable" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_sign_extender-conditon " "Found design unit 1: sel_sign_extender-conditon" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158697 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_sign_extender " "Found entity 1: sel_sign_extender" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 15 7 " "Found 15 design units, including 7 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-behave " "Found design unit 1: pipe_reg-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipe_bit-behave " "Found design unit 2: pipe_bit-behave" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_register " "Found design unit 3: pipeline_register" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipe_IFD-reg_1_2 " "Found design unit 4: pipe_IFD-reg_1_2" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipe_IDRR-reg_2_3 " "Found design unit 5: pipe_IDRR-reg_2_3" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 263 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipe_RREX-reg_3_4 " "Found design unit 6: pipe_RREX-reg_3_4" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 349 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 pipe_EXMEM-reg_4_5 " "Found design unit 7: pipe_EXMEM-reg_4_5" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 442 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 pipe_MEMWB-reg_5_6 " "Found design unit 8: pipe_MEMWB-reg_5_6" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 538 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_bit " "Found entity 2: pipe_bit" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_IFD " "Found entity 3: pipe_IFD" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipe_IDRR " "Found entity 4: pipe_IDRR" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipe_RREX " "Found entity 5: pipe_RREX" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipe_EXMEM " "Found entity 6: pipe_EXMEM" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipe_MEMWB " "Found entity 7: pipe_MEMWB" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_pred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_pred-prediction " "Found design unit 1: pc_pred-prediction" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158700 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_pred " "Found entity 1: pc_pred" {  } { { "pc_pred.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_left_shift-cond_shifter " "Found design unit 1: cond_left_shift-cond_shifter" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158701 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_left_shift " "Found entity 1: cond_left_shift" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_jcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_jcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ_jcheck-jump_controller " "Found design unit 1: BEQ_jcheck-jump_controller" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158702 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ_jcheck " "Found entity 1: BEQ_jcheck" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oprd_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oprd_Sel-controller " "Found design unit 1: ALU_Oprd_Sel-controller" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158703 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oprd_Sel " "Found entity 1: ALU_Oprd_Sel" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_cmp-comparator " "Found design unit 1: Addr_cmp-comparator" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_cmp " "Found entity 1: Addr_cmp" {  } { { "Addr_cmp.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652198158704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652198158740 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "output_bank 48 128 DUT.vhdl(26) " "VHDL Incomplete Partial Association warning at DUT.vhdl(26): port or argument \"output_bank\" has 48/128 unassociated elements" {  } { { "DUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 26 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1652198158740 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:add_instance " "Elaborating entity \"datapath\" for hierarchy \"datapath:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158741 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_out_MEM datapath.vhdl(182) " "Verilog HDL or VHDL warning at datapath.vhdl(182): object \"valid_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652198158742 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C_out_MEM datapath.vhdl(182) " "Verilog HDL or VHDL warning at datapath.vhdl(182): object \"C_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652198158742 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z_out_MEM datapath.vhdl(182) " "Verilog HDL or VHDL warning at datapath.vhdl(182): object \"Z_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652198158742 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_out_MEM datapath.vhdl(187) " "Verilog HDL or VHDL warning at datapath.vhdl(187): object \"pc_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652198158743 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_2_out_MEM datapath.vhdl(187) " "Verilog HDL or VHDL warning at datapath.vhdl(187): object \"pc_2_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652198158743 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cond_out_MEM datapath.vhdl(190) " "Verilog HDL or VHDL warning at datapath.vhdl(190): object \"cond_out_MEM\" assigned a value but never read" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652198158743 "|DUT|datapath:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "immd_out_ID datapath.vhdl(193) " "VHDL Signal Declaration warning at datapath.vhdl(193): used explicit default value for signal \"immd_out_ID\" because signal was never assigned a value" {  } { { "datapath.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652198158743 "|DUT|datapath:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT datapath:add_instance\|LUT:LUT_FLUSH " "Elaborating entity \"LUT\" for hierarchy \"datapath:add_instance\|LUT:LUT_FLUSH\"" {  } { { "datapath.vhdl" "LUT_FLUSH" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158782 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(30) " "VHDL Process Statement warning at LUT.vhdl(30): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CA LUT.vhdl(31) " "VHDL Process Statement warning at LUT.vhdl(31): signal \"CA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BA LUT.vhdl(32) " "VHDL Process Statement warning at LUT.vhdl(32): signal \"BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(43) " "VHDL Process Statement warning at LUT.vhdl(43): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CA LUT.vhdl(44) " "VHDL Process Statement warning at LUT.vhdl(44): signal \"CA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v LUT.vhdl(50) " "VHDL Process Statement warning at LUT.vhdl(50): signal \"v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BA LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"BA\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CA LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"CA\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "v LUT.vhdl(23) " "VHDL Process Statement warning at LUT.vhdl(23): inferring latch(es) for signal or variable \"v\", which holds its previous value in one or more paths through the process" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158785 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[7\] LUT.vhdl(23) " "Inferred latch for \"v\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[6\] LUT.vhdl(23) " "Inferred latch for \"v\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[5\] LUT.vhdl(23) " "Inferred latch for \"v\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[4\] LUT.vhdl(23) " "Inferred latch for \"v\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[3\] LUT.vhdl(23) " "Inferred latch for \"v\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[2\] LUT.vhdl(23) " "Inferred latch for \"v\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[1\] LUT.vhdl(23) " "Inferred latch for \"v\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "v\[0\] LUT.vhdl(23) " "Inferred latch for \"v\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[7\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[7\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158786 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[6\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[6\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[5\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[5\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158787 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[4\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[4\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158788 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[3\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[3\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158789 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[2\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[2\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158790 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[1\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[1\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[0\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[1\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[2\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[3\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[4\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[5\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[6\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[7\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[8\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[9\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[10\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[11\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[12\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[13\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[14\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CA\[0\]\[15\] LUT.vhdl(23) " "Inferred latch for \"CA\[0\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158791 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[7\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[7\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[6\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[6\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158792 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[5\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[5\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[4\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[4\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158793 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[3\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[3\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[2\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[2\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158794 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[1\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[1\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[0\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[0\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[1\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[1\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[2\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[2\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[3\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[3\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[4\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[4\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[5\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[5\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[6\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[6\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[7\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[7\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[8\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[8\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[9\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[9\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[10\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[10\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[11\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[11\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[12\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[12\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[13\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[13\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[14\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[14\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BA\[0\]\[15\] LUT.vhdl(23) " "Inferred latch for \"BA\[0\]\[15\]\" at LUT.vhdl(23)" {  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158795 "|LUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_reg:PC " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_reg:PC\"" {  } { { "datapath.vhdl" "PC" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1 datapath:add_instance\|ALU_1:main_alu_1 " "Elaborating entity \"ALU_1\" for hierarchy \"datapath:add_instance\|ALU_1:main_alu_1\"" {  } { { "datapath.vhdl" "main_alu_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem datapath:add_instance\|ram_mem:code_mem " "Elaborating entity \"ram_mem\" for hierarchy \"datapath:add_instance\|ram_mem:code_mem\"" {  } { { "datapath.vhdl" "code_mem" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158798 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ram_mem.vhdl(25) " "VHDL Process Statement warning at ram_mem.vhdl(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158798 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram_block ram_mem.vhdl(23) " "VHDL Process Statement warning at ram_mem.vhdl(23): inferring latch(es) for signal or variable \"ram_block\", which holds its previous value in one or more paths through the process" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158799 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158800 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[13\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[13\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158801 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[12\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[12\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158802 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158803 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[7\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[7\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[6\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[6\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158804 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[5\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[5\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158805 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[4\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[4\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158806 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[3\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[3\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158807 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158808 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[2\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[2\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158809 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[1\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[1\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[0\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[0\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[1\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[1\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[2\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[2\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[3\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[3\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[4\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[4\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[5\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[5\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[6\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[6\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[7\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[7\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[8\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[8\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[9\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[9\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[10\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[10\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158810 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[11\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[11\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158811 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[12\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[12\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158811 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[13\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[13\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158811 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[14\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[14\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158811 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_block\[0\]\[15\] ram_mem.vhdl(23) " "Inferred latch for \"ram_block\[0\]\[15\]\" at ram_mem.vhdl(23)" {  } { { "ram_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ram_mem.vhdl" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158811 "|DUT|datapath:add_instance|ram_mem:code_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_sign_extender datapath:add_instance\|sel_sign_extender:sign_extender " "Elaborating entity \"sel_sign_extender\" for hierarchy \"datapath:add_instance\|sel_sign_extender:sign_extender\"" {  } { { "datapath.vhdl" "sign_extender" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condition sel_sign_extender.vhd(28) " "VHDL Process Statement warning at sel_sign_extender.vhd(28): signal \"condition\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158824 "|datapath|sel_sign_extender:sign_extender"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_op sel_sign_extender.vhd(47) " "VHDL Process Statement warning at sel_sign_extender.vhd(47): signal \"temp_op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158824 "|datapath|sel_sign_extender:sign_extender"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Oprd_Sel datapath:add_instance\|ALU_Oprd_Sel:Alu_Oprd_sel1 " "Elaborating entity \"ALU_Oprd_Sel\" for hierarchy \"datapath:add_instance\|ALU_Oprd_Sel:Alu_Oprd_sel1\"" {  } { { "datapath.vhdl" "Alu_Oprd_sel1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_mux datapath:add_instance\|priority_mux:Prio_mux_1 " "Elaborating entity \"priority_mux\" for hierarchy \"datapath:add_instance\|priority_mux:Prio_mux_1\"" {  } { { "datapath.vhdl" "Prio_mux_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158826 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(19) " "VHDL Process Statement warning at priority_mux.vhdl(19): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158826 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(21) " "VHDL Process Statement warning at priority_mux.vhdl(21): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158826 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel priority_mux.vhdl(23) " "VHDL Process Statement warning at priority_mux.vhdl(23): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "priority_mux.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158826 "|DUT|datapath:add_instance|priority_mux:Prio_mux_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_cmp datapath:add_instance\|Addr_cmp:Addr_cmp_1 " "Elaborating entity \"Addr_cmp\" for hierarchy \"datapath:add_instance\|Addr_cmp:Addr_cmp_1\"" {  } { { "datapath.vhdl" "Addr_cmp_1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Oper_Sel datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1 " "Elaborating entity \"ALU_Oper_Sel\" for hierarchy \"datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\"" {  } { { "datapath.vhdl" "alu_oper_sel1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158834 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_op ALU_Oper_Sel.vhdl(18) " "VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable \"alu_op\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158835 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_en ALU_Oper_Sel.vhdl(18) " "VHDL Process Statement warning at ALU_Oper_Sel.vhdl(18): inferring latch(es) for signal or variable \"alu_en\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158835 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_en\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158835 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_op\[0\]\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158835 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] ALU_Oper_Sel.vhdl(18) " "Inferred latch for \"alu_op\[1\]\" at ALU_Oper_Sel.vhdl(18)" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158835 "|DUT|datapath:add_instance|ALU_Oper_Sel:alu_oper_sel1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_enable datapath:add_instance\|write_enable:WB_WR_EN " "Elaborating entity \"write_enable\" for hierarchy \"datapath:add_instance\|write_enable:WB_WR_EN\"" {  } { { "datapath.vhdl" "WB_WR_EN" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable write_enable.vhd(53) " "VHDL Process Statement warning at write_enable.vhd(53): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "write_enable.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158840 "|write_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:add_instance\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:add_instance\|alu:main_alu\"" {  } { { "datapath.vhdl" "main_alu" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(86) " "VHDL Process Statement warning at alu.vhdl(86): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_temp alu.vhdl(87) " "VHDL Process Statement warning at alu.vhdl(87): signal \"add_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(90) " "VHDL Process Statement warning at alu.vhdl(90): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(91) " "VHDL Process Statement warning at alu.vhdl(91): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adl_temp alu.vhdl(92) " "VHDL Process Statement warning at alu.vhdl(92): signal \"adl_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_temp alu.vhdl(95) " "VHDL Process Statement warning at alu.vhdl(95): signal \"dest_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dest_temp alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"dest_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158842 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158843 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhdl(72) " "VHDL Process Statement warning at alu.vhdl(72): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158843 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhdl(72) " "Inferred latch for \"Z\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhdl(72) " "Inferred latch for \"C\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[0\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[1\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[2\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[3\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[4\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[5\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[6\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[7\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[8\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[9\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[10\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[11\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158844 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[12\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[13\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[14\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest_temp\[15\] alu.vhdl(72) " "Inferred latch for \"dest_temp\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[0\] alu.vhdl(72) " "Inferred latch for \"dest\[0\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[1\] alu.vhdl(72) " "Inferred latch for \"dest\[1\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[2\] alu.vhdl(72) " "Inferred latch for \"dest\[2\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[3\] alu.vhdl(72) " "Inferred latch for \"dest\[3\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[4\] alu.vhdl(72) " "Inferred latch for \"dest\[4\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[5\] alu.vhdl(72) " "Inferred latch for \"dest\[5\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[6\] alu.vhdl(72) " "Inferred latch for \"dest\[6\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[7\] alu.vhdl(72) " "Inferred latch for \"dest\[7\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[8\] alu.vhdl(72) " "Inferred latch for \"dest\[8\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[9\] alu.vhdl(72) " "Inferred latch for \"dest\[9\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[10\] alu.vhdl(72) " "Inferred latch for \"dest\[10\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[11\] alu.vhdl(72) " "Inferred latch for \"dest\[11\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158845 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[12\] alu.vhdl(72) " "Inferred latch for \"dest\[12\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158846 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[13\] alu.vhdl(72) " "Inferred latch for \"dest\[13\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158846 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[14\] alu.vhdl(72) " "Inferred latch for \"dest\[14\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158846 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dest\[15\] alu.vhdl(72) " "Inferred latch for \"dest\[15\]\" at alu.vhdl(72)" {  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158846 "|DUT|datapath:add_instance|alu:main_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_pred datapath:add_instance\|pc_pred:pc_predictor " "Elaborating entity \"pc_pred\" for hierarchy \"datapath:add_instance\|pc_pred:pc_predictor\"" {  } { { "datapath.vhdl" "pc_predictor" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEQ_jcheck datapath:add_instance\|BEQ_jcheck:BEQ_JCHECK1 " "Elaborating entity \"BEQ_jcheck\" for hierarchy \"datapath:add_instance\|BEQ_jcheck:BEQ_JCHECK1\"" {  } { { "datapath.vhdl" "BEQ_JCHECK1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem datapath:add_instance\|data_mem:data_mem1 " "Elaborating entity \"data_mem\" for hierarchy \"datapath:add_instance\|data_mem:data_mem1\"" {  } { { "datapath.vhdl" "data_mem1" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158856 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset data_mem.vhdl(32) " "VHDL Process Statement warning at data_mem.vhdl(32): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158859 "|datapath|data_mem:data_mem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "staller datapath:add_instance\|staller:stl " "Elaborating entity \"staller\" for hierarchy \"datapath:add_instance\|staller:stl\"" {  } { { "datapath.vhdl" "stl" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158860 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS staller.vhd(75) " "VHDL Process Statement warning at staller.vhd(75): signal \"CS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "staller.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/staller.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158860 "|datapath|staller:stl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile datapath:add_instance\|registerFile:RF " "Elaborating entity \"registerFile\" for hierarchy \"datapath:add_instance\|registerFile:RF\"" {  } { { "datapath.vhdl" "RF" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158861 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_in registerFile.vhdl(33) " "VHDL Process Statement warning at registerFile.vhdl(33): signal \"addr_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers registerFile.vhdl(30) " "VHDL Process Statement warning at registerFile.vhdl(30): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158862 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[7\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[6\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[5\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158863 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[4\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[3\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158864 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[2\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[1\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[0\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[1\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[2\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[3\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[4\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[5\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[6\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[7\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[8\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[9\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158865 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[10\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[11\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[12\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[13\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[14\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 "|datapath|registerFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] registerFile.vhdl(30) " "Inferred latch for \"registers\[0\]\[15\]\" at registerFile.vhdl(30)" {  } { { "registerFile.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/registerFile.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 "|datapath|registerFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_IFD datapath:add_instance\|pipe_IFD:IF_ID_pipe " "Elaborating entity \"pipe_IFD\" for hierarchy \"datapath:add_instance\|pipe_IFD:IF_ID_pipe\"" {  } { { "datapath.vhdl" "IF_ID_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_bit datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_bit:valid_reg " "Elaborating entity \"pipe_bit\" for hierarchy \"datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_bit:valid_reg\"" {  } { { "pipeline_register.vhd" "valid_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_IDRR datapath:add_instance\|pipe_IDRR:ID_RR_pipe " "Elaborating entity \"pipe_IDRR\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\"" {  } { { "datapath.vhdl" "ID_RR_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:AD1_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:AD1_reg\"" {  } { { "pipeline_register.vhd" "AD1_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:cond_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:cond_reg\"" {  } { { "pipeline_register.vhd" "cond_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:immd_reg " "Elaborating entity \"pipe_reg\" for hierarchy \"datapath:add_instance\|pipe_IDRR:ID_RR_pipe\|pipe_reg:immd_reg\"" {  } { { "pipeline_register.vhd" "immd_reg" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_RREX datapath:add_instance\|pipe_RREX:RR_EXE_pipe " "Elaborating entity \"pipe_RREX\" for hierarchy \"datapath:add_instance\|pipe_RREX:RR_EXE_pipe\"" {  } { { "datapath.vhdl" "RR_EXE_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_EXMEM datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe " "Elaborating entity \"pipe_EXMEM\" for hierarchy \"datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\"" {  } { { "datapath.vhdl" "EXE_MEM_pipe" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_MEMWB datapath:add_instance\|pipe_MEMWB:p_mem_wb " "Elaborating entity \"pipe_MEMWB\" for hierarchy \"datapath:add_instance\|pipe_MEMWB:p_mem_wb\"" {  } { { "datapath.vhdl" "p_mem_wb" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_interfacer datapath:add_instance\|mem_interfacer:mi " "Elaborating entity \"mem_interfacer\" for hierarchy \"datapath:add_instance\|mem_interfacer:mi\"" {  } { { "datapath.vhdl" "mi" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158885 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_addr mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"Mem_addr\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WB_d3 mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"WB_d3\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_in mem_interfacer.vhdl(22) " "VHDL Process Statement warning at mem_interfacer.vhdl(22): inferring latch(es) for signal or variable \"Mem_in\", which holds its previous value in one or more paths through the process" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158886 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_in\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_in\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WB_d3\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"WB_d3\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[0\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[0\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[1\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[1\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[2\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[2\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[3\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[3\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[4\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[4\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[5\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[5\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[6\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[6\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[7\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[7\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[8\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[8\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[9\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[9\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[10\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[10\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[11\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[11\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158887 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[12\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[12\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158888 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[13\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[13\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158888 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[14\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[14\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158888 "|datapath|mem_interfacer:mi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_addr\[15\] mem_interfacer.vhdl(22) " "Inferred latch for \"Mem_addr\[15\]\" at mem_interfacer.vhdl(22)" {  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158888 "|datapath|mem_interfacer:mi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_dec datapath:add_instance\|inst_dec:id " "Elaborating entity \"inst_dec\" for hierarchy \"datapath:add_instance\|inst_dec:id\"" {  } { { "datapath.vhdl" "id" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "junk inst_dec.vhdl(39) " "VHDL Process Statement warning at inst_dec.vhdl(39): signal \"junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(42) " "VHDL Process Statement warning at inst_dec.vhdl(42): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(49) " "VHDL Process Statement warning at inst_dec.vhdl(49): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(56) " "VHDL Process Statement warning at inst_dec.vhdl(56): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(62) " "VHDL Process Statement warning at inst_dec.vhdl(62): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(66) " "VHDL Process Statement warning at inst_dec.vhdl(66): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(68) " "VHDL Process Statement warning at inst_dec.vhdl(68): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(74) " "VHDL Process Statement warning at inst_dec.vhdl(74): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(78) " "VHDL Process Statement warning at inst_dec.vhdl(78): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(80) " "VHDL Process Statement warning at inst_dec.vhdl(80): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(83) " "VHDL Process Statement warning at inst_dec.vhdl(83): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(86) " "VHDL Process Statement warning at inst_dec.vhdl(86): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "con_junk inst_dec.vhdl(92) " "VHDL Process Statement warning at inst_dec.vhdl(92): signal \"con_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(95) " "VHDL Process Statement warning at inst_dec.vhdl(95): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_junk inst_dec.vhdl(96) " "VHDL Process Statement warning at inst_dec.vhdl(96): signal \"reg_junk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CZ inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"CZ\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD2 inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"AD2\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD3 inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"AD3\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate inst_dec.vhdl(29) " "VHDL Process Statement warning at inst_dec.vhdl(29): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158889 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[2\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[3\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[4\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[5\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[6\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[7\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[8\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] inst_dec.vhdl(29) " "Inferred latch for \"immediate\[9\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[0\] inst_dec.vhdl(29) " "Inferred latch for \"AD3\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[1\] inst_dec.vhdl(29) " "Inferred latch for \"AD3\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD3\[2\] inst_dec.vhdl(29) " "Inferred latch for \"AD3\[2\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[0\] inst_dec.vhdl(29) " "Inferred latch for \"AD2\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[1\] inst_dec.vhdl(29) " "Inferred latch for \"AD2\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD2\[2\] inst_dec.vhdl(29) " "Inferred latch for \"AD2\[2\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CZ\[0\] inst_dec.vhdl(29) " "Inferred latch for \"CZ\[0\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CZ\[1\] inst_dec.vhdl(29) " "Inferred latch for \"CZ\[1\]\" at inst_dec.vhdl(29)" {  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 "|datapath|inst_dec:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cond_left_shift datapath:add_instance\|cond_left_shift:cls " "Elaborating entity \"cond_left_shift\" for hierarchy \"datapath:add_instance\|cond_left_shift:cls\"" {  } { { "datapath.vhdl" "cls" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198158890 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_temp cond_left_shift.vhd(41) " "VHDL Process Statement warning at cond_left_shift.vhd(41): signal \"out_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cond_left_shift.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 1 0 "Analysis & Synthesis" 0 -1 1652198158891 "|datapath|cond_left_shift:cls"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[0\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160011 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[1\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[2\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[3\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[4\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[5\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[6\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[7\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[8\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[9\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[10\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[11\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160012 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[12\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160013 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[13\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160013 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[14\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160013 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|mem_interfacer:mi\|WB_d3\[15\] " "Latch datapath:add_instance\|mem_interfacer:mi\|WB_d3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_EXMEM:EXE_MEM_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160013 ""}  } { { "mem_interfacer.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/mem_interfacer.vhdl" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|alu:main_alu\|C " "Latch datapath:add_instance\|alu:main_alu\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\]" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160013 ""}  } { { "alu.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/alu.vhdl" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160013 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en " "Latch datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160014 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports ENA and PRE on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160014 ""}  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[0\] " "Latch datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160014 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports ENA and CLR on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160014 ""}  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\] " "Latch datapath:add_instance\|ALU_Oper_Sel:alu_oper_sel1\|alu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160014 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports ENA and PRE on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160014 ""}  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD3\[2\] " "Latch datapath:add_instance\|inst_dec:id\|AD3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160015 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD3\[1\] " "Latch datapath:add_instance\|inst_dec:id\|AD3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160015 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD3\[0\] " "Latch datapath:add_instance\|inst_dec:id\|AD3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160015 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|CZ\[1\] " "Latch datapath:add_instance\|inst_dec:id\|CZ\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160015 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|CZ\[0\] " "Latch datapath:add_instance\|inst_dec:id\|CZ\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160015 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD2\[0\] " "Latch datapath:add_instance\|inst_dec:id\|AD2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160016 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD2\[1\] " "Latch datapath:add_instance\|inst_dec:id\|AD2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160016 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|inst_dec:id\|AD2\[2\] " "Latch datapath:add_instance\|inst_dec:id\|AD2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_IFD:IF_ID_pipe\|pipe_reg:inst_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160016 ""}  } { { "inst_dec.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160016 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160016 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160017 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160017 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160017 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160017 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160017 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160017 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160018 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160018 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[4\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[4\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160019 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160019 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160019 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160019 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160019 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160019 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160019 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[0\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[0\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160020 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160020 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[1\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[1\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[2\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[2\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160021 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160021 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[3\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[3\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160022 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160022 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[5\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[5\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160023 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160023 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[6\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[6\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160024 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[7\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[7\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[8\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[8\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160025 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[9\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[9\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160026 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[10\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[10\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[11\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[11\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160027 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160027 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[12\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[12\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160028 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160028 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[13\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[13\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160029 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160029 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[14\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[14\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[6\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[5\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[3\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[2\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160030 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160030 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[4\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160031 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160031 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[15\] " "Latch datapath:add_instance\|LUT:LUT_FLUSH\|BA\[7\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\] " "Ports D and ENA on the latch are fed by the same signal datapath:add_instance\|pipe_RREX:RR_EXE_pipe\|pipe_reg:pc_2_reg\|Dout\[15\]" {  } { { "pipeline_register.vhd" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1652198160031 ""}  } { { "LUT.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1652198160031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652198160669 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[0\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[0\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[1\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[1\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[2\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[2\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[2\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[2\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[3\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[3\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[4\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[4\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[6\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[6\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[7\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[7\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[7\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[7\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[8\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[8\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[9\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[9\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[9\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[9\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[10\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[10\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[10\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[10\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[1\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[12\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[12\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[13\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[13\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[13\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[13\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[0\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[2\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[3\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[14\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[14\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[4\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[5\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[12\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[15\] High " "Register datapath:add_instance\|data_mem:data_mem1\|ram_block\[13\]\[15\] will power up to High" {  } { { "data_mem.vhdl" "" { Text "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/data_mem.vhdl" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1652198160868 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1652198160868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg " "Generated suppressed messages file D:/Desktop/GitHub/RISC_MulticycleProcessor/RISC_pipelining_quartus/output_files/RISC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198161968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652198162097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652198162097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2163 " "Implemented 2163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652198162266 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652198162266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2081 " "Implemented 2081 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652198162266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652198162266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 380 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 380 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652198162312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 21:26:02 2022 " "Processing ended: Tue May 10 21:26:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652198162312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652198162312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652198162312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652198162312 ""}
