{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647402783021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647402783021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 21:53:02 2022 " "Processing started: Tue Mar 15 21:53:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647402783021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402783021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gsensor -c gsensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off gsensor -c gsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402783021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647402783941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647402783941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "gumnut_with_mem-struct.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "gumnut_with_mem.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "gumnut_defs.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "gumnut.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "v/spi_pll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1647402794969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "v/reset_delay.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_gsensor.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_gsensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_GSensor " "Found entity 1: DE10_LITE_GSensor" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "output_files/display.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794988 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "output_files/display.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_interface-rtl " "Found design unit 1: vga_interface-rtl" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794996 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402794996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402794996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player_controller-behavioral " "Found design unit 1: player_controller-behavioral" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795006 ""} { "Info" "ISGN_ENTITY_NAME" "1 player_controller " "Found entity 1: player_controller" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402795006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gumnut_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_controller-behavior " "Found design unit 1: gumnut_controller-behavior" {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795011 ""} { "Info" "ISGN_ENTITY_NAME" "1 gumnut_controller " "Found entity 1: gumnut_controller" {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402795011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavior_decoder " "Found design unit 1: decoder-behavior_decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795018 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402795018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_7seg-behaviour " "Found design unit 1: hex_to_7seg-behaviour" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/hex_to_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795021 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/hex_to_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402795021 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blank DE10_LITE_GSensor.v(142) " "Verilog HDL Implicit Net warning at DE10_LITE_GSensor.v(142): created implicit net for \"blank\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795030 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sync DE10_LITE_GSensor.v(143) " "Verilog HDL Implicit Net warning at DE10_LITE_GSensor.v(143): created implicit net for \"sync\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_GSensor " "Elaborating entity \"DE10_LITE_GSensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647402795166 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_GSensor.v(45) " "Output port \"DRAM_ADDR\" at DE10_LITE_GSensor.v(45) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795166 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_GSensor.v(46) " "Output port \"DRAM_BA\" at DE10_LITE_GSensor.v(46) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795166 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_GSensor.v(47) " "Output port \"DRAM_CAS_N\" at DE10_LITE_GSensor.v(47) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795166 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_GSensor.v(48) " "Output port \"DRAM_CKE\" at DE10_LITE_GSensor.v(48) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_GSensor.v(49) " "Output port \"DRAM_CLK\" at DE10_LITE_GSensor.v(49) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_GSensor.v(50) " "Output port \"DRAM_CS_N\" at DE10_LITE_GSensor.v(50) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_GSensor.v(52) " "Output port \"DRAM_LDQM\" at DE10_LITE_GSensor.v(52) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_GSensor.v(53) " "Output port \"DRAM_RAS_N\" at DE10_LITE_GSensor.v(53) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_GSensor.v(54) " "Output port \"DRAM_UDQM\" at DE10_LITE_GSensor.v(54) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_GSensor.v(55) " "Output port \"DRAM_WE_N\" at DE10_LITE_GSensor.v(55) has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1647402795172 "|DE10_LITE_GSensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay reset_delay:u_reset_delay " "Elaborating entity \"reset_delay\" for hierarchy \"reset_delay:u_reset_delay\"" {  } { { "DE10_LITE_GSensor.v" "u_reset_delay" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll spi_pll:u_spi_pll " "Elaborating entity \"spi_pll\" for hierarchy \"spi_pll:u_spi_pll\"" {  } { { "DE10_LITE_GSensor.v" "u_spi_pll" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll spi_pll:u_spi_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"spi_pll:u_spi_pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "altpll_component" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_pll:u_spi_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"spi_pll:u_spi_pll\|altpll:altpll_component\"" {  } { { "v/spi_pll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_pll:u_spi_pll\|altpll:altpll_component " "Instantiated megafunction \"spi_pll:u_spi_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 277778 " "Parameter \"clk0_phase_shift\" = \"277778\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 166667 " "Parameter \"clk1_phase_shift\" = \"166667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=spi_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=spi_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402795301 ""}  } { { "v/spi_pll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647402795301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/spi_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/spi_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll_altpll " "Found entity 1: spi_pll_altpll" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402795380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402795380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll_altpll spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated " "Elaborating entity \"spi_pll_altpll\" for hierarchy \"spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config spi_ee_config:u_spi_ee_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"spi_ee_config:u_spi_ee_config\"" {  } { { "DE10_LITE_GSensor.v" "u_spi_ee_config" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "v/spi_ee_config.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402795391 "|DE10_LITE_GSensor|spi_ee_config:u_spi_ee_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"spi_ee_config:u_spi_ee_config\|spi_controller:u_spi_controller\"" {  } { { "v/spi_ee_config.v" "u_spi_controller" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:VGA " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:VGA\"" {  } { { "DE10_LITE_GSensor.v" "VGA" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402795400 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Game_st vga_interface.vhd(336) " "VHDL Process Statement warning at vga_interface.vhd(336): signal \"Game_st\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1647402796071 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R_var vga_interface.vhd(313) " "VHDL Process Statement warning at vga_interface.vhd(313): inferring latch(es) for signal or variable \"R_var\", which holds its previous value in one or more paths through the process" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 313 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647402796091 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G_var vga_interface.vhd(313) " "VHDL Process Statement warning at vga_interface.vhd(313): inferring latch(es) for signal or variable \"G_var\", which holds its previous value in one or more paths through the process" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 313 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647402796091 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_var vga_interface.vhd(313) " "VHDL Process Statement warning at vga_interface.vhd(313): inferring latch(es) for signal or variable \"B_var\", which holds its previous value in one or more paths through the process" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 313 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1647402796091 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[0\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[0\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796583 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[1\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[1\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796583 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[2\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[2\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796583 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_var\[3\] vga_interface.vhd(334) " "Inferred latch for \"B_var\[3\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796583 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[0\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[0\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[1\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[1\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[2\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[2\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G_var\[3\] vga_interface.vhd(334) " "Inferred latch for \"G_var\[3\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[0\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[0\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[1\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[1\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[2\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[2\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_var\[3\] vga_interface.vhd(334) " "Inferred latch for \"R_var\[3\]\" at vga_interface.vhd(334)" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402796585 "|DE10_LITE_GSensor|vga_interface:VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_controller player_controller:u_player_controller " "Elaborating entity \"player_controller\" for hierarchy \"player_controller:u_player_controller\"" {  } { { "DE10_LITE_GSensor.v" "u_player_controller" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799001 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sign player_controller.vhd(23) " "Verilog HDL or VHDL warning at player_controller.vhd(23): object \"data_sign\" assigned a value but never read" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647402799001 "|DE10_LITE_GSensor|player_controller:u_player_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDS\[7\] player_controller.vhd(11) " "Using initial value X (don't care) for net \"LEDS\[7\]\" at player_controller.vhd(11)" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402799001 "|DE10_LITE_GSensor|player_controller:u_player_controller"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDS\[2\] player_controller.vhd(11) " "Using initial value X (don't care) for net \"LEDS\[2\]\" at player_controller.vhd(11)" {  } { { "player_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/player_controller.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402799001 "|DE10_LITE_GSensor|player_controller:u_player_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_controller gumnut_controller:u_gumnut_controller " "Elaborating entity \"gumnut_controller\" for hierarchy \"gumnut_controller:u_gumnut_controller\"" {  } { { "DE10_LITE_GSensor.v" "u_gumnut_controller" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799001 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req gumnut_controller.vhd(49) " "VHDL Signal Declaration warning at gumnut_controller.vhd(49): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647402799001 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack gumnut_controller.vhd(52) " "Verilog HDL or VHDL warning at gumnut_controller.vhd(52): object \"int_ack\" assigned a value but never read" {  } { { "gumnut_controller.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1647402799001 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder gumnut_controller:u_gumnut_controller\|decoder:display " "Elaborating entity \"decoder\" for hierarchy \"gumnut_controller:u_gumnut_controller\|decoder:display\"" {  } { { "gumnut_controller.vhd" "display" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg gumnut_controller:u_gumnut_controller\|decoder:display\|hex_to_7seg:uni " "Elaborating entity \"hex_to_7seg\" for hierarchy \"gumnut_controller:u_gumnut_controller\|decoder:display\|hex_to_7seg:uni\"" {  } { { "decoder.vhd" "uni" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\"" {  } { { "gumnut_controller.vhd" "gumnut" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_controller.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799020 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inst_mem.v 1 1 " "Using design file inst_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402799056 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647402799056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(1) " "Verilog HDL assignment warning at gasm_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(33) " "Verilog HDL assignment warning at gasm_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(34) " "Verilog HDL assignment warning at gasm_text.dat(34): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(35) " "Verilog HDL assignment warning at gasm_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(36) " "Verilog HDL assignment warning at gasm_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(37) " "Verilog HDL assignment warning at gasm_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(38) " "Verilog HDL assignment warning at gasm_text.dat(38): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(39) " "Verilog HDL assignment warning at gasm_text.dat(39): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(40) " "Verilog HDL assignment warning at gasm_text.dat(40): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(41) " "Verilog HDL assignment warning at gasm_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(43) " "Verilog HDL assignment warning at gasm_text.dat(43): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(44) " "Verilog HDL assignment warning at gasm_text.dat(44): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(45) " "Verilog HDL assignment warning at gasm_text.dat(45): truncated value with size 20 to match size of target (18)" {  } { { "gasm_text.dat" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gasm_text.dat" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "inst_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1647402799061 "|DE10_LITE_GSensor|gumnut_controller:u_gumnut_controller|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WSGN_SEARCH_FILE" "data_mem.v 1 1 " "Using design file data_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402799095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1647402799095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "DE10_LITE_GSensor.v" "gumnut" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402799111 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647402809120 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "inst_mem.v" "IMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1647402809120 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "DMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/data_mem.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1647402809120 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647402809120 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_controller:u_gumnut_controller\|gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1647402809120 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred due to asynchronous read logic" {  } { { "data_mem.v" "DMem" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/data_mem.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1647402809120 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1647402809120 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gumnut_controller:u_gumnut_controller\|decoder:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gumnut_controller:u_gumnut_controller\|decoder:display\|Mod0\"" {  } { { "decoder.vhd" "Mod0" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402814378 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "gumnut_controller:u_gumnut_controller\|decoder:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"gumnut_controller:u_gumnut_controller\|decoder:display\|Div0\"" {  } { { "decoder.vhd" "Div0" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402814378 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1647402814378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0\"" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402814440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0 " "Instantiated megafunction \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814440 ""}  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647402814440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bnl " "Found entity 1: lpm_divide_bnl" {  } { { "db/lpm_divide_bnl.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_divide_bnl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/alt_u_div_uke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0\"" {  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402814748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0 " "Instantiated megafunction \"gumnut_controller:u_gumnut_controller\|decoder:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402814748 ""}  } { { "decoder.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/decoder.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1647402814748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647402814951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402814951 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1647402817234 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1647402817411 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1647402817411 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|B_var\[3\] vga_interface:VGA\|B_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|B_var\[3\]\" merged with LATCH primitive \"vga_interface:VGA\|B_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|B_var\[2\] vga_interface:VGA\|B_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|B_var\[2\]\" merged with LATCH primitive \"vga_interface:VGA\|B_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|B_var\[1\] vga_interface:VGA\|B_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|B_var\[1\]\" merged with LATCH primitive \"vga_interface:VGA\|B_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|G_var\[3\] vga_interface:VGA\|G_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|G_var\[3\]\" merged with LATCH primitive \"vga_interface:VGA\|G_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|G_var\[2\] vga_interface:VGA\|G_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|G_var\[2\]\" merged with LATCH primitive \"vga_interface:VGA\|G_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|G_var\[1\] vga_interface:VGA\|G_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|G_var\[1\]\" merged with LATCH primitive \"vga_interface:VGA\|G_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|R_var\[3\] vga_interface:VGA\|R_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|R_var\[3\]\" merged with LATCH primitive \"vga_interface:VGA\|R_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|R_var\[2\] vga_interface:VGA\|R_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|R_var\[2\]\" merged with LATCH primitive \"vga_interface:VGA\|R_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "vga_interface:VGA\|R_var\[1\] vga_interface:VGA\|R_var\[0\] " "Duplicate LATCH primitive \"vga_interface:VGA\|R_var\[1\]\" merged with LATCH primitive \"vga_interface:VGA\|R_var\[0\]\"" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1647402817471 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1647402817471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_interface:VGA\|B_var\[0\] " "Latch vga_interface:VGA\|B_var\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_interface:VGA\|Game_st.Playing_st " "Ports D and ENA on the latch are fed by the same signal vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647402817481 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647402817481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_interface:VGA\|G_var\[0\] " "Latch vga_interface:VGA\|G_var\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_interface:VGA\|Game_st.Playing_st " "Ports D and ENA on the latch are fed by the same signal vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647402817481 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647402817481 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_interface:VGA\|R_var\[0\] " "Latch vga_interface:VGA\|R_var\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_interface:VGA\|Game_st.Playing_st " "Ports D and ENA on the latch are fed by the same signal vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1647402817481 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 334 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1647402817481 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "v/spi_controller.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/spi_controller.v" 56 -1 0 } } { "v/reset_delay.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/v/reset_delay.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1647402817531 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1647402817531 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647402822240 "|DE10_LITE_GSensor|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647402822240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1647402822561 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "182 " "182 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1647402830191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/gsensor.map.smsg " "Generated suppressed messages file C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/gsensor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402830689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647402831334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647402831334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647402832306 "|DE10_LITE_GSensor|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647402832306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15493 " "Implemented 15493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647402832306 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647402832306 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1647402832306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15355 " "Implemented 15355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1647402832306 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1647402832306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647402832306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 125 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5024 " "Peak virtual memory: 5024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647402832370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 21:53:52 2022 " "Processing ended: Tue Mar 15 21:53:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647402832370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647402832370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647402832370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647402832370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1647402834376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647402834381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 21:53:53 2022 " "Processing started: Tue Mar 15 21:53:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647402834381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1647402834381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off gsensor -c gsensor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off gsensor -c gsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1647402834381 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1647402834576 ""}
{ "Info" "0" "" "Project  = gsensor" {  } {  } 0 0 "Project  = gsensor" 0 0 "Fitter" 0 0 1647402834576 ""}
{ "Info" "0" "" "Revision = gsensor" {  } {  } 0 0 "Revision = gsensor" 0 0 "Fitter" 0 0 1647402834576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1647402834866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1647402834866 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "gsensor 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"gsensor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1647402834966 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647402835019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1647402835019 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 200 277778 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 200 degrees (277778 ps) for spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1647402835090 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 120 166667 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 120 degrees (166667 ps) for spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1647402835090 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1647402835090 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1647402835361 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1647402835371 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1647402835984 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1647402836021 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1647402836021 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647402836021 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647402836021 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647402836021 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1647402836021 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1647402836030 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 137 " "No exact pin location assignment(s) for 20 pins of 137 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1647402837671 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1647402839348 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_GSensor.sdc " "Reading SDC File: 'DE10_LITE_GSensor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1647402839364 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647402839392 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647402839392 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1647402839392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1647402839392 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|draw_clk " "Node: vga_interface:VGA\|draw_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[0\] vga_interface:VGA\|draw_clk " "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[0\] is being clocked by vga_interface:VGA\|draw_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402839436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647402839436 "|DE10_LITE_GSensor|vga_interface:VGA|draw_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|clk_vga " "Node: vga_interface:VGA\|clk_vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|draw_clk vga_interface:VGA\|clk_vga " "Register vga_interface:VGA\|draw_clk is being clocked by vga_interface:VGA\|clk_vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402839436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647402839436 "|DE10_LITE_GSensor|vga_interface:VGA|clk_vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Hsync " "Node: vga_interface:VGA\|Hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|Vactive vga_interface:VGA\|Hsync " "Register vga_interface:VGA\|Vactive is being clocked by vga_interface:VGA\|Hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402839436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647402839436 "|DE10_LITE_GSensor|vga_interface:VGA|Hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Game_st.Playing_st " "Node: vga_interface:VGA\|Game_st.Playing_st was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch vga_interface:VGA\|G_var\[0\] vga_interface:VGA\|Game_st.Playing_st " "Latch vga_interface:VGA\|G_var\[0\] is being clocked by vga_interface:VGA\|Game_st.Playing_st" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402839436 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1647402839436 "|DE10_LITE_GSensor|vga_interface:VGA|Game_st.Playing_st"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1647402839491 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1647402839491 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 500.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1647402839491 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1647402839491 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|Game_st.Playing_st " "Destination node vga_interface:VGA\|Game_st.Playing_st" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|clk_vga " "Destination node vga_interface:VGA\|clk_vga" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647402840268 ""}  } { { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 25317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840268 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node spi_pll:u_spi_pll\|altpll:altpll_component\|spi_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840268 ""}  } { { "db/spi_pll_altpll.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/db/spi_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_interface:VGA\|draw_clk  " "Automatically promoted node vga_interface:VGA\|draw_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].draw_shape " "Destination node vga_interface:VGA\|shape_array\[42\].draw_shape" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[0\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[0\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[1\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[1\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[2\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[2\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[3\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[3\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[4\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[4\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[5\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[5\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[6\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[6\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[7\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[7\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|shape_array\[42\].y\[8\] " "Destination node vga_interface:VGA\|shape_array\[42\].y\[8\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 91 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647402840268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647402840268 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_interface:VGA\|clk_vga  " "Automatically promoted node vga_interface:VGA\|clk_vga " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|Hsync " "Destination node vga_interface:VGA\|Hsync" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[0\] " "Destination node vga_interface:VGA\|h_line_count\[0\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[1\] " "Destination node vga_interface:VGA\|h_line_count\[1\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[2\] " "Destination node vga_interface:VGA\|h_line_count\[2\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[3\] " "Destination node vga_interface:VGA\|h_line_count\[3\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[4\] " "Destination node vga_interface:VGA\|h_line_count\[4\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[5\] " "Destination node vga_interface:VGA\|h_line_count\[5\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[6\] " "Destination node vga_interface:VGA\|h_line_count\[6\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[7\] " "Destination node vga_interface:VGA\|h_line_count\[7\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|h_line_count\[8\] " "Destination node vga_interface:VGA\|h_line_count\[8\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 327 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647402840268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647402840268 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_interface:VGA\|Hsync  " "Automatically promoted node vga_interface:VGA\|Hsync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[3\] " "Destination node vga_interface:VGA\|v_line_count\[3\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[2\] " "Destination node vga_interface:VGA\|v_line_count\[2\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[1\] " "Destination node vga_interface:VGA\|v_line_count\[1\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[0\] " "Destination node vga_interface:VGA\|v_line_count\[0\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[4\] " "Destination node vga_interface:VGA\|v_line_count\[4\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[5\] " "Destination node vga_interface:VGA\|v_line_count\[5\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[6\] " "Destination node vga_interface:VGA\|v_line_count\[6\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[7\] " "Destination node vga_interface:VGA\|v_line_count\[7\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|v_line_count\[8\] " "Destination node vga_interface:VGA\|v_line_count\[8\]" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 320 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_interface:VGA\|Hsync~2 " "Destination node vga_interface:VGA\|Hsync~2" {  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 10942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1647402840268 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1647402840268 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1647402840268 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 118 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 2122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_interface:VGA\|Selector0~0  " "Automatically promoted node vga_interface:VGA\|Selector0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1647402840281 ""}  } { { "vga_interface.vhd" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/vga_interface.vhd" 336 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 10914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1647402840281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1647402841591 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647402841601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1647402841601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647402841610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1647402841631 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1647402841648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1647402841648 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1647402841661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1647402841951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1647402841961 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1647402841961 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.0V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.0V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.0-V LVTTL. " "I/O standards used: 3.0-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1647402841986 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 0 19 0 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 0 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1647402841986 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1647402841986 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1647402841986 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 48 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 37 15 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 37 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1647402841986 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1647402841986 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1647402841986 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647402842996 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1647402843021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1647402844970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647402846562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1647402846661 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1647402860781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647402860781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1647402863561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X56_Y33 X66_Y43 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43" {  } { { "loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X56_Y33 to location X66_Y43"} { { 12 { 0 ""} 56 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1647402869981 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1647402869981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1647402877020 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1647402877020 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1647402877020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647402877020 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.12 " "Total time spent on timing analysis during the Fitter is 3.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1647402877474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647402877538 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1647402877538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647402880155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1647402880165 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1647402880165 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1647402882736 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1647402885061 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1647402886436 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL B8 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL A7 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1647402886511 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1647402886511 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "34 " "Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_GSensor.v" "" { Text "C:/Users/iandu/Documents/vhdlequipo4/evidencia/DE10_LITE_GSensor.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/iandu/Documents/vhdlequipo4/evidencia/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1647402886511 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1647402886511 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1647402886521 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/gsensor.fit.smsg " "Generated suppressed messages file C:/Users/iandu/Documents/vhdlequipo4/evidencia/output_files/gsensor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1647402887106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6761 " "Peak virtual memory: 6761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647402888911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 21:54:48 2022 " "Processing ended: Tue Mar 15 21:54:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647402888911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647402888911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:51 " "Total CPU time (on all processors): 00:02:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647402888911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1647402888911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1647402889932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647402889941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 21:54:49 2022 " "Processing started: Tue Mar 15 21:54:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647402889941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1647402889941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off gsensor -c gsensor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off gsensor -c gsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1647402889941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1647402890506 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1647402892741 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1647402892891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647402893892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 21:54:53 2022 " "Processing ended: Tue Mar 15 21:54:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647402893892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647402893892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647402893892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1647402893892 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1647402894540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1647402895120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647402895128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 21:54:54 2022 " "Processing started: Tue Mar 15 21:54:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647402895128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1647402895128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta gsensor -c gsensor " "Command: quartus_sta gsensor -c gsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1647402895128 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1647402895286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1647402895961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1647402895961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402896001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402896001 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1647402896547 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_GSensor.sdc " "Reading SDC File: 'DE10_LITE_GSensor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1647402896811 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 200.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647402896846 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1647402896846 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647402896846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1647402896846 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|draw_clk " "Node: vga_interface:VGA\|draw_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[4\] vga_interface:VGA\|draw_clk " "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[4\] is being clocked by vga_interface:VGA\|draw_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402896901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402896901 "|DE10_LITE_GSensor|vga_interface:VGA|draw_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|clk_vga " "Node: vga_interface:VGA\|clk_vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|draw_clk vga_interface:VGA\|clk_vga " "Register vga_interface:VGA\|draw_clk is being clocked by vga_interface:VGA\|clk_vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402896901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402896901 "|DE10_LITE_GSensor|vga_interface:VGA|clk_vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Hsync " "Node: vga_interface:VGA\|Hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|Vactive vga_interface:VGA\|Hsync " "Register vga_interface:VGA\|Vactive is being clocked by vga_interface:VGA\|Hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402896901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402896901 "|DE10_LITE_GSensor|vga_interface:VGA|Hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Game_st.Playing_st " "Node: vga_interface:VGA\|Game_st.Playing_st was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch vga_interface:VGA\|G_var\[0\] vga_interface:VGA\|Game_st.Playing_st " "Latch vga_interface:VGA\|G_var\[0\] is being clocked by vga_interface:VGA\|Game_st.Playing_st" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402896901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402896901 "|DE10_LITE_GSensor|vga_interface:VGA|Game_st.Playing_st"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647402896951 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1647402896951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1647402896984 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1647402897021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.436 " "Worst-case setup slack is 3.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.436               0.000 MAX10_CLK1_50  " "    3.436               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.759               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.759               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402897041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 MAX10_CLK1_50  " "    0.324               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.325               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402897060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.916 " "Worst-case recovery slack is 10.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.916               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.916               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402897060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.996 " "Worst-case removal slack is 6.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.996               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.996               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402897071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.516 " "Worst-case minimum pulse width slack is 9.516" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.516               0.000 MAX10_CLK1_50  " "    9.516               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.727               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.727               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402897076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402897076 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647402897111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1647402897156 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1647402897156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1647402900182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|draw_clk " "Node: vga_interface:VGA\|draw_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[4\] vga_interface:VGA\|draw_clk " "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[4\] is being clocked by vga_interface:VGA\|draw_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402900587 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402900587 "|DE10_LITE_GSensor|vga_interface:VGA|draw_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|clk_vga " "Node: vga_interface:VGA\|clk_vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|draw_clk vga_interface:VGA\|clk_vga " "Register vga_interface:VGA\|draw_clk is being clocked by vga_interface:VGA\|clk_vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402900587 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402900587 "|DE10_LITE_GSensor|vga_interface:VGA|clk_vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Hsync " "Node: vga_interface:VGA\|Hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|Vactive vga_interface:VGA\|Hsync " "Register vga_interface:VGA\|Vactive is being clocked by vga_interface:VGA\|Hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402900588 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402900588 "|DE10_LITE_GSensor|vga_interface:VGA|Hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Game_st.Playing_st " "Node: vga_interface:VGA\|Game_st.Playing_st was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch vga_interface:VGA\|G_var\[0\] vga_interface:VGA\|Game_st.Playing_st " "Latch vga_interface:VGA\|G_var\[0\] is being clocked by vga_interface:VGA\|Game_st.Playing_st" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402900588 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402900588 "|DE10_LITE_GSensor|vga_interface:VGA|Game_st.Playing_st"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647402900592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.438 " "Worst-case setup slack is 3.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.438               0.000 MAX10_CLK1_50  " "    3.438               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.950               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.950               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402900636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.293 " "Worst-case hold slack is 0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 MAX10_CLK1_50  " "    0.293               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.295               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402900650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.977 " "Worst-case recovery slack is 11.977" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.977               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.977               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402900658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 6.154 " "Worst-case removal slack is 6.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.154               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.154               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402900658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.582 " "Worst-case minimum pulse width slack is 9.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.582               0.000 MAX10_CLK1_50  " "    9.582               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.712               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.712               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402900666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402900666 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1647402900700 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|draw_clk " "Node: vga_interface:VGA\|draw_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[4\] vga_interface:VGA\|draw_clk " "Register vga_interface:VGA\|\\update_shapes:aliens_killed_var\[4\] is being clocked by vga_interface:VGA\|draw_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402901040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402901040 "|DE10_LITE_GSensor|vga_interface:VGA|draw_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|clk_vga " "Node: vga_interface:VGA\|clk_vga was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|draw_clk vga_interface:VGA\|clk_vga " "Register vga_interface:VGA\|draw_clk is being clocked by vga_interface:VGA\|clk_vga" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402901040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402901040 "|DE10_LITE_GSensor|vga_interface:VGA|clk_vga"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Hsync " "Node: vga_interface:VGA\|Hsync was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_interface:VGA\|Vactive vga_interface:VGA\|Hsync " "Register vga_interface:VGA\|Vactive is being clocked by vga_interface:VGA\|Hsync" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402901040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402901040 "|DE10_LITE_GSensor|vga_interface:VGA|Hsync"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_interface:VGA\|Game_st.Playing_st " "Node: vga_interface:VGA\|Game_st.Playing_st was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch vga_interface:VGA\|G_var\[0\] vga_interface:VGA\|Game_st.Playing_st " "Latch vga_interface:VGA\|G_var\[0\] is being clocked by vga_interface:VGA\|Game_st.Playing_st" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1647402901040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1647402901040 "|DE10_LITE_GSensor|vga_interface:VGA|Game_st.Playing_st"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1647402901049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.027 " "Worst-case setup slack is 3.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.027               0.000 MAX10_CLK1_50  " "    3.027               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.765               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.765               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402901081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK1_50  " "    0.148               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402901091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.314 " "Worst-case recovery slack is 14.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.314               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.314               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402901100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.409 " "Worst-case removal slack is 4.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.409               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.409               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402901100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.210 " "Worst-case minimum pulse width slack is 9.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.210               0.000 MAX10_CLK1_50  " "    9.210               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.772               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.772               0.000 u_spi_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1647402901108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1647402901108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647402902279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1647402902279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5054 " "Peak virtual memory: 5054 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647402902403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 21:55:02 2022 " "Processing ended: Tue Mar 15 21:55:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647402902403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647402902403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647402902403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647402902403 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus Prime Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1647402903101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647403135318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647403135326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 15 21:58:55 2022 " "Processing started: Tue Mar 15 21:58:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647403135326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1647403135326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp gsensor -c gsensor --netlist_type=sgate " "Command: quartus_npp gsensor -c gsensor --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1647403135326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1647403135671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647403140326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 15 21:59:00 2022 " "Processing ended: Tue Mar 15 21:59:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647403140326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647403140326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647403140326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1647403140326 ""}
