<?xml version="1.0" encoding="UTF-8"?>
<Module name="tang20k_scr1" Register="7" Lut="7" T_Register="698(7)" T_Alu="118(0)" T_Lut="2843(7)" T_Ssram="20(0)">
    <SubModule name="i_scr1" T_Register="430(0)" T_Alu="110(0)" T_Lut="2351(0)" T_Ssram="16(0)">
        <SubModule name="i_rstn_reset_sync" Register="2" T_Register="2(2)"/>
        <SubModule name="i_core_top" T_Register="151(0)" T_Alu="110(0)" T_Lut="1894(0)" T_Ssram="16(0)">
            <SubModule name="i_core_rstn_qlfy_adapter_cell_sync" Register="1" Lut="1" T_Register="2(1)" T_Lut="1(1)">
                <SubModule name="i_reset_output_buf" Register="1" T_Register="1(1)"/>
            </SubModule>
            <SubModule name="i_pipe_top" T_Register="149(0)" T_Alu="110(0)" T_Lut="1893(0)" T_Ssram="16(0)">
                <SubModule name="i_pipe_ifu" Register="105" Alu="15" Lut="436" T_Register="105(105)" T_Alu="15(15)" T_Lut="436(436)"/>
                <SubModule name="i_pipe_idu" Lut="310" T_Lut="310(310)"/>
                <SubModule name="i_pipe_exu" Register="36" Alu="31" Lut="807" T_Register="41(36)" T_Alu="95(31)" T_Lut="945(807)">
                    <SubModule name="i_ialu" Alu="64" Lut="114" T_Alu="64(64)" T_Lut="114(114)"/>
                    <SubModule name="i_lsu" Register="5" Lut="24" T_Register="5(5)" T_Lut="24(24)"/>
                </SubModule>
                <SubModule name="i_pipe_mprf" Lut="119" Ssram="16" T_Lut="119(119)" T_Ssram="16(16)"/>
                <SubModule name="i_pipe_csr" Register="3" Lut="83" T_Register="3(3)" T_Lut="83(83)"/>
            </SubModule>
        </SubModule>
        <SubModule name="i_tcm" Register="4" Lut="1" T_Register="33(4)" T_Lut="40(1)">
            <SubModule name="i_dp_memory" Register="29" Lut="39" T_Register="29(29)" T_Lut="39(39)"/>
        </SubModule>
        <SubModule name="i_timer" Register="184" Lut="337" T_Register="184(184)" T_Lut="337(337)"/>
        <SubModule name="i_imem_router" Register="2" Lut="28" T_Register="2(2)" T_Lut="28(28)"/>
        <SubModule name="i_dmem_router" Register="3" Lut="16" T_Register="3(3)" T_Lut="16(16)"/>
        <SubModule name="i_imem_ahb" Register="1" T_Register="1(1)"/>
        <SubModule name="i_dmem_ahb" Register="54" Lut="36" T_Register="54(54)" T_Lut="36(36)"/>
    </SubModule>
    <SubModule name="i_uart" Register="13" Lut="19" T_Register="261(13)" T_Alu="8(0)" T_Lut="485(19)" T_Ssram="4(0)">
        <SubModule name="regs" Register="95" Lut="174" T_Register="248(95)" T_Alu="8(0)" T_Lut="466(174)" T_Ssram="4(0)">
            <SubModule name="transmitter" Register="22" Lut="51" T_Register="35(22)" T_Alu="4(0)" T_Lut="71(51)" T_Ssram="2(0)">
                <SubModule name="fifo_tx" Register="13" Alu="4" Lut="20" T_Register="13(13)" T_Alu="4(4)" T_Lut="20(20)" T_Ssram="2(0)">
                    <SubModule name="tfifo" Ssram="2" T_Ssram="2(2)"/>
                </SubModule>
            </SubModule>
            <SubModule name="i_uart_sync_flops" Register="2" T_Register="2(2)"/>
            <SubModule name="receiver" Register="54" Lut="127" T_Register="116(54)" T_Alu="4(0)" T_Lut="221(127)" T_Ssram="2(0)">
                <SubModule name="fifo_rx" Register="62" Alu="4" Lut="94" T_Register="62(62)" T_Alu="4(4)" T_Lut="94(94)" T_Ssram="2(0)">
                    <SubModule name="rfifo" Ssram="2" T_Ssram="2(2)"/>
                </SubModule>
            </SubModule>
        </SubModule>
    </SubModule>
</Module>
