\hypertarget{irq__asm_8h}{}\section{bsps/i386/include/bsp/irq\+\_\+asm.h File Reference}
\label{irq__asm_8h}\index{bsps/i386/include/bsp/irq\_asm.h@{bsps/i386/include/bsp/irq\_asm.h}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{irq__asm_8h_a96a02ab9a3665d25172aed883b119946}\label{irq__asm_8h_a96a02ab9a3665d25172aed883b119946}} 
\#define {\bfseries B\+S\+P\+\_\+\+A\+S\+M\+\_\+\+I\+R\+Q\+\_\+\+V\+E\+C\+T\+O\+R\+\_\+\+B\+A\+SE}~0x20
\item 
\#define \mbox{\hyperlink{irq__asm_8h_a1a3ee301f9e0314a9657ab0fc71f73a5}{P\+I\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+M\+M\+A\+N\+D\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0x20
\begin{DoxyCompactList}\small\item\em P\+IC\textquotesingle{}s command and mask registers. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{irq__asm_8h_aa2344529019714e2ba78b74a18a20ff9}\label{irq__asm_8h_aa2344529019714e2ba78b74a18a20ff9}} 
\#define \mbox{\hyperlink{irq__asm_8h_aa2344529019714e2ba78b74a18a20ff9}{P\+I\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+M\+M\+A\+N\+D\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0xa0
\begin{DoxyCompactList}\small\item\em Slave P\+IC command register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{irq__asm_8h_afb5e70ba8fa65622b32b205d3568d1f0}\label{irq__asm_8h_afb5e70ba8fa65622b32b205d3568d1f0}} 
\#define \mbox{\hyperlink{irq__asm_8h_afb5e70ba8fa65622b32b205d3568d1f0}{P\+I\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+I\+M\+R\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0x21
\begin{DoxyCompactList}\small\item\em Master P\+IC Interrupt Mask Register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{irq__asm_8h_a5bbabe22cf07171c58bb2887feba6301}\label{irq__asm_8h_a5bbabe22cf07171c58bb2887feba6301}} 
\#define \mbox{\hyperlink{irq__asm_8h_a5bbabe22cf07171c58bb2887feba6301}{P\+I\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+I\+M\+R\+\_\+\+I\+O\+\_\+\+P\+O\+RT}}~0xa1
\begin{DoxyCompactList}\small\item\em Slave P\+IC Interrupt Mask Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{irq__asm_8h_a870dd62bbf5648027756646c08804680}{P\+I\+C\+\_\+\+E\+O\+SI}}~0x60
\begin{DoxyCompactList}\small\item\em Command for specific E\+OI (End Of Interrupt)\+: Interrupt acknowledge. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{irq__asm_8h_a170d8eebdb48c16cfcd60cbd46760cb2}\label{irq__asm_8h_a170d8eebdb48c16cfcd60cbd46760cb2}} 
\#define \mbox{\hyperlink{irq__asm_8h_a170d8eebdb48c16cfcd60cbd46760cb2}{P\+I\+C\+\_\+\+E\+OI}}~0x20
\begin{DoxyCompactList}\small\item\em Generic End of Interrupt (E\+OI) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{irq__asm_8h_afcf45ad2298460f12c57decec4d65a8c}\label{irq__asm_8h_afcf45ad2298460f12c57decec4d65a8c}} 
\#define {\bfseries P\+I\+C\+\_\+\+O\+C\+W3\+\_\+\+R\+IS}~0x01            /$\ast$ 1 = read I\+S, 0 = read I\+R $\ast$/
\item 
\mbox{\Hypertarget{irq__asm_8h_ac8adc8a86ba8be9d8639e061bebc2d1f}\label{irq__asm_8h_ac8adc8a86ba8be9d8639e061bebc2d1f}} 
\#define {\bfseries P\+I\+C\+\_\+\+O\+C\+W3\+\_\+\+RR}~0x02            /$\ast$ register read $\ast$/
\item 
\mbox{\Hypertarget{irq__asm_8h_a176950086e91cd7c25653a7ccc886e3d}\label{irq__asm_8h_a176950086e91cd7c25653a7ccc886e3d}} 
\#define {\bfseries P\+I\+C\+\_\+\+O\+C\+W3\+\_\+P}~0x04            /$\ast$ poll mode command $\ast$/
\item 
\mbox{\Hypertarget{irq__asm_8h_a0c1332b783e9faaa58ba897275946ca6}\label{irq__asm_8h_a0c1332b783e9faaa58ba897275946ca6}} 
\#define {\bfseries P\+I\+C\+\_\+\+O\+C\+W3\+\_\+\+S\+EL}~0x08            /$\ast$ must be 1 $\ast$/
\item 
\mbox{\Hypertarget{irq__asm_8h_ac7b27c3a576b90926a47243d7c9ec729}\label{irq__asm_8h_ac7b27c3a576b90926a47243d7c9ec729}} 
\#define {\bfseries P\+I\+C\+\_\+\+O\+C\+W3\+\_\+\+S\+MM}~0x20            /$\ast$ special mode mask $\ast$/
\item 
\mbox{\Hypertarget{irq__asm_8h_a8917c6aeb61e97ed2589c748c5143254}\label{irq__asm_8h_a8917c6aeb61e97ed2589c748c5143254}} 
\#define {\bfseries P\+I\+C\+\_\+\+O\+C\+W3\+\_\+\+E\+S\+MM}~0x40            /$\ast$ enable S\+M\+M $\ast$/
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{irq__asm_8h_a870dd62bbf5648027756646c08804680}\label{irq__asm_8h_a870dd62bbf5648027756646c08804680}} 
\index{irq\_asm.h@{irq\_asm.h}!PIC\_EOSI@{PIC\_EOSI}}
\index{PIC\_EOSI@{PIC\_EOSI}!irq\_asm.h@{irq\_asm.h}}
\subsubsection{\texorpdfstring{PIC\_EOSI}{PIC\_EOSI}}
{\footnotesize\ttfamily \#define P\+I\+C\+\_\+\+E\+O\+SI~0x60}



Command for specific E\+OI (End Of Interrupt)\+: Interrupt acknowledge. 

End of Specific Interrupt (E\+O\+SI) \mbox{\Hypertarget{irq__asm_8h_a1a3ee301f9e0314a9657ab0fc71f73a5}\label{irq__asm_8h_a1a3ee301f9e0314a9657ab0fc71f73a5}} 
\index{irq\_asm.h@{irq\_asm.h}!PIC\_MASTER\_COMMAND\_IO\_PORT@{PIC\_MASTER\_COMMAND\_IO\_PORT}}
\index{PIC\_MASTER\_COMMAND\_IO\_PORT@{PIC\_MASTER\_COMMAND\_IO\_PORT}!irq\_asm.h@{irq\_asm.h}}
\subsubsection{\texorpdfstring{PIC\_MASTER\_COMMAND\_IO\_PORT}{PIC\_MASTER\_COMMAND\_IO\_PORT}}
{\footnotesize\ttfamily \#define P\+I\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+M\+M\+A\+N\+D\+\_\+\+I\+O\+\_\+\+P\+O\+RT~0x20}



P\+IC\textquotesingle{}s command and mask registers. 

Master P\+IC command register 