static void T_1 * F_1 ( struct V_1 * V_2 ,\r\nunsigned int V_3 , int V_4 )\r\n{\r\nunsigned int V_5 , V_6 , V_7 ;\r\nV_7 = V_2 -> V_8 ;\r\nF_2 ( V_4 > 255 ) ;\r\nF_2 ( V_7 > 255 ) ;\r\nF_2 ( V_3 > 255 ) ;\r\nif ( V_7 == 0 ) {\r\nint V_9 = F_3 ( V_3 ) ;\r\nV_5 = F_4 ( V_3 ) << 8 ;\r\nV_6 = V_10 ;\r\nif ( V_9 > 12 )\r\nV_6 |= 1 << ( V_9 - 5 ) ;\r\nelse\r\nV_5 |= 1 << ( V_9 + 11 ) ;\r\n} else {\r\nV_6 = V_10 | V_11 ;\r\nV_5 = ( V_7 << 16 ) | ( V_3 << 8 ) ;\r\n}\r\nF_5 ( V_12 , F_6 ( V_13 . V_14 ) |\r\nV_15 | V_16 ) ;\r\nF_5 ( V_17 , F_6 ( V_18 . V_14 ) |\r\nV_19 | V_16 ) ;\r\nF_7 ( V_20 , V_6 ) ;\r\nreturn V_21 + V_5 + V_4 ;\r\n}\r\nstatic void F_8 ( void )\r\n{\r\nF_5 ( V_17 , F_6 ( V_22 . V_14 ) |\r\nV_23 | V_24 |\r\nV_16 ) ;\r\nF_7 ( V_20 , F_9 ( V_25 ) |\r\nV_26 ) ;\r\nF_5 ( V_12 , F_6 ( V_13 . V_14 ) |\r\nV_23 | V_16 ) ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 , unsigned int V_3 , int V_27 ,\r\nint V_28 , T_2 * V_29 )\r\n{\r\nvoid T_1 * V_30 ;\r\nunsigned long V_31 ;\r\nT_2 V_32 ;\r\nF_11 ( & V_33 , V_31 ) ;\r\nV_30 = F_1 ( V_2 , V_3 , V_27 ) ;\r\nswitch ( V_28 ) {\r\ncase 1 :\r\nV_32 = F_12 ( V_30 ) ;\r\nbreak;\r\ncase 2 :\r\nV_32 = F_13 ( V_30 ) ;\r\nbreak;\r\ndefault:\r\nV_32 = F_14 ( V_30 ) ;\r\nbreak;\r\n}\r\nF_8 () ;\r\nF_15 ( & V_33 , V_31 ) ;\r\n* V_29 = V_32 ;\r\nreturn V_34 ;\r\n}\r\nstatic int F_16 ( struct V_1 * V_2 , unsigned int V_3 , int V_27 ,\r\nint V_28 , T_2 V_29 )\r\n{\r\nvoid T_1 * V_30 ;\r\nunsigned long V_31 ;\r\nF_11 ( & V_33 , V_31 ) ;\r\nV_30 = F_1 ( V_2 , V_3 , V_27 ) ;\r\nswitch ( V_28 ) {\r\ncase 1 :\r\nF_17 ( ( V_35 ) V_29 , V_30 ) ;\r\nF_12 ( V_30 ) ;\r\nbreak;\r\ncase 2 :\r\nF_18 ( ( V_36 ) V_29 , V_30 ) ;\r\nF_13 ( V_30 ) ;\r\nbreak;\r\ncase 4 :\r\nF_19 ( V_29 , V_30 ) ;\r\nF_14 ( V_30 ) ;\r\nbreak;\r\n}\r\nF_8 () ;\r\nF_15 ( & V_33 , V_31 ) ;\r\nreturn V_34 ;\r\n}\r\nstatic int T_3 F_20 ( struct V_37 * V_38 )\r\n{\r\nif ( F_21 ( & V_39 , & V_13 ) ) {\r\nF_22 ( V_40 L_1\r\nL_2 ) ;\r\nreturn - V_41 ;\r\n}\r\nif ( F_21 ( & V_39 , & V_22 ) ) {\r\nF_23 ( & V_13 ) ;\r\nF_22 ( V_40 L_3\r\nL_2 ) ;\r\nreturn - V_41 ;\r\n}\r\nF_24 ( & V_38 -> V_42 , & V_13 , V_38 -> V_43 ) ;\r\nF_24 ( & V_38 -> V_42 , & V_22 , V_38 -> V_43 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int\r\nF_25 ( unsigned long V_30 , unsigned int V_44 , struct V_45 * V_46 )\r\n{\r\nunsigned long V_47 = F_26 ( V_46 ) ;\r\nunsigned long V_48 = * ( unsigned long * ) V_47 ;\r\n#if 0\r\nchar buf[128];\r\nsprintf(buf, "V3 fault: addr 0x%08lx, FSR 0x%03x, PC 0x%08lx [%08lx] LBFADDR=%08x LBFCODE=%02x ISTAT=%02x\n",\r\naddr, fsr, pc, instr, __raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFADDR_OFFSET), __raw_readl(ap_syscon_base + INTEGRATOR_SC_LBFCODE_OFFSET) & 255,\r\nv3_readb(V3_LB_ISTAT));\r\nprintk(KERN_DEBUG "%s", buf);\r\n#endif\r\nF_27 ( V_49 , 0 ) ;\r\nF_19 ( 3 , V_50 + V_51 ) ;\r\nif ( ( V_48 & 0x0c100000 ) == 0x04100000 ) {\r\nint V_52 = ( V_48 >> 12 ) & 15 ;\r\nunsigned long V_29 ;\r\nif ( V_48 & 0x00400000 )\r\nV_29 = 255 ;\r\nelse\r\nV_29 = - 1 ;\r\nV_46 -> V_53 [ V_52 ] = V_29 ;\r\nV_46 -> V_54 += 4 ;\r\nreturn 0 ;\r\n}\r\nif ( ( V_48 & 0x0e100090 ) == 0x00100090 ) {\r\nint V_52 = ( V_48 >> 12 ) & 15 ;\r\nV_46 -> V_53 [ V_52 ] = - 1 ;\r\nV_46 -> V_54 += 4 ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic T_4 F_28 ( int V_55 , void * V_56 )\r\n{\r\n#ifdef F_29\r\nstruct V_45 * V_46 = F_30 () ;\r\nunsigned long V_47 = F_26 ( V_46 ) ;\r\nunsigned long V_48 = * ( unsigned long * ) V_47 ;\r\nchar V_57 [ 128 ] ;\r\nextern void V_58 ( const char * ) ;\r\nsprintf ( V_57 , L_4\r\nL_5 , V_55 , V_47 , V_48 ,\r\nF_14 ( V_50 + V_59 ) ,\r\nF_14 ( V_50 + V_60 ) & 255 ,\r\nF_31 ( V_49 ) ) ;\r\nV_58 ( V_57 ) ;\r\n#endif\r\nF_7 ( V_61 , 0xf000 ) ;\r\nF_27 ( V_49 , 0 ) ;\r\nF_19 ( 3 , V_50 + V_51 ) ;\r\n#ifdef F_29\r\nif ( ( V_48 & 0x0c100000 ) == 0x04100000 ) {\r\nint V_52 = ( V_48 >> 16 ) & 15 ;\r\nsprintf ( V_57 , L_6 , V_52 , V_46 -> V_53 [ V_52 ] ) ;\r\nV_58 ( V_57 ) ;\r\n}\r\n#endif\r\nreturn V_62 ;\r\n}\r\nstatic int T_3 F_32 ( int V_63 , struct V_37 * V_38 )\r\n{\r\nint V_64 = 0 ;\r\nif ( ! V_50 )\r\nreturn - V_65 ;\r\nif ( V_63 == 0 ) {\r\nV_38 -> V_43 = V_13 . V_14 ;\r\nV_64 = F_20 ( V_38 ) ;\r\n}\r\nreturn V_64 ;\r\n}\r\nstatic void T_3 F_33 ( void )\r\n{\r\nunsigned long V_31 ;\r\nunsigned int V_66 ;\r\nV_67 = 0x00100000 ;\r\nF_34 ( 4 , F_25 , V_68 , 0 , L_7 ) ;\r\nF_34 ( 6 , F_25 , V_68 , 0 , L_7 ) ;\r\nF_34 ( 8 , F_25 , V_68 , 0 , L_8 ) ;\r\nF_34 ( 10 , F_25 , V_68 , 0 , L_8 ) ;\r\nF_11 ( & V_33 , V_31 ) ;\r\nif ( F_35 ( V_69 ) & V_70 )\r\nF_7 ( V_69 , 0xa05f ) ;\r\nF_5 ( V_12 , F_6 ( V_13 . V_14 ) |\r\nV_23 | V_16 ) ;\r\nF_7 ( V_71 , F_9 ( V_72 ) |\r\nV_73 ) ;\r\nF_5 ( V_17 , F_6 ( V_22 . V_14 ) |\r\nV_23 | V_24 |\r\nV_16 ) ;\r\nF_7 ( V_20 , F_9 ( V_25 ) |\r\nV_26 ) ;\r\nF_5 ( V_74 , F_36 ( V_75 . V_14 ) |\r\nV_16 ) ;\r\nF_7 ( V_76 , F_37 ( 0 ) ) ;\r\nV_66 = F_35 ( V_77 ) & ~ V_78 ;\r\nV_66 |= V_79 | V_80 ;\r\nF_7 ( V_77 , V_66 ) ;\r\nF_22 ( V_81 L_9 ,\r\nF_35 ( V_82 ) , F_35 ( V_83 ) ) ;\r\nF_7 ( V_83 , 0x0a0a ) ;\r\nV_66 = F_35 ( V_69 ) | V_70 ;\r\nF_7 ( V_69 , V_66 ) ;\r\nF_27 ( V_49 , 0 ) ;\r\nF_7 ( V_84 , F_35 ( V_84 ) | ( 1 << 10 ) ) ;\r\nF_27 ( V_85 , 0x28 ) ;\r\nF_19 ( 3 , V_50 + V_51 ) ;\r\nF_15 ( & V_33 , V_31 ) ;\r\n}\r\nstatic void T_3 F_38 ( void )\r\n{\r\nunsigned int V_86 ;\r\nV_86 = V_87 |\r\nV_88 | V_89 ;\r\nF_7 ( V_90 , V_86 ) ;\r\nF_27 ( V_49 , ~ 0x40 ) ;\r\nF_27 ( V_85 , 0x68 ) ;\r\n#if 0\r\nret = request_irq(IRQ_AP_LBUSTIMEOUT, lb_timeout, 0, "bus timeout", NULL);\r\nif (ret)\r\nprintk(KERN_ERR "PCI: unable to grab local bus timeout "\r\n"interrupt: %d\n", ret);\r\n#endif\r\nF_39 ( V_13 . V_14 , V_75 . V_14 , 0 ) ;\r\n}\r\nstatic V_35 T_3 F_40 ( struct V_91 * V_92 , V_35 * V_93 )\r\n{\r\nif ( * V_93 == 0 )\r\n* V_93 = 1 ;\r\nreturn F_41 ( V_92 , V_93 ) ;\r\n}\r\nstatic int T_3 F_42 ( struct V_94 * V_95 )\r\n{\r\nstruct V_96 * V_97 = V_95 -> V_92 . V_98 ;\r\nstruct V_99 V_100 ;\r\nstruct V_101 V_102 ;\r\nstruct V_103 * V_104 ;\r\nint V_55 , V_64 ;\r\nV_50 = F_43 ( & V_95 -> V_92 , V_105 , 0x100 ) ;\r\nif ( ! V_50 ) {\r\nF_44 ( & V_95 -> V_92 , L_10 ) ;\r\nreturn - V_106 ;\r\n}\r\nif ( ! V_97 ) {\r\nF_44 ( & V_95 -> V_92 , L_11 ) ;\r\nreturn - V_106 ;\r\n}\r\nif ( F_45 ( & V_100 , V_97 ) )\r\nreturn - V_65 ;\r\nV_104 = F_46 ( V_95 , V_107 , 0 ) ;\r\nif ( ! V_104 ) {\r\nF_44 ( & V_95 -> V_92 , L_12 ) ;\r\nreturn - V_106 ;\r\n}\r\nV_108 = F_43 ( & V_95 -> V_92 , V_104 -> V_14 ,\r\nF_47 ( V_104 ) ) ;\r\nif ( ! V_108 ) {\r\nF_44 ( & V_95 -> V_92 , L_13 ) ;\r\nreturn - V_106 ;\r\n}\r\nV_55 = F_48 ( V_95 , 0 ) ;\r\nif ( V_55 <= 0 ) {\r\nF_44 ( & V_95 -> V_92 , L_14 ) ;\r\nreturn - V_106 ;\r\n}\r\nV_64 = F_49 ( & V_95 -> V_92 , V_55 , F_28 , 0 ,\r\nL_15 , NULL ) ;\r\nif ( V_64 < 0 ) {\r\nF_44 ( & V_95 -> V_92 , L_16 , V_55 , V_64 ) ;\r\nreturn V_64 ;\r\n}\r\nF_50 (&parser, &range) {\r\nif ( ! V_102 . V_31 ) {\r\nF_51 ( & V_102 , V_97 , & V_18 ) ;\r\nV_18 . V_109 = L_17 ;\r\n}\r\nif ( V_102 . V_31 & V_110 ) {\r\nF_51 ( & V_102 , V_97 , & V_75 ) ;\r\nV_75 . V_109 = L_18 ;\r\n}\r\nif ( ( V_102 . V_31 & V_107 ) &&\r\n! ( V_102 . V_31 & V_111 ) ) {\r\nV_72 = V_102 . V_112 ;\r\nV_113 = V_102 . V_28 ;\r\nF_51 ( & V_102 , V_97 , & V_13 ) ;\r\nV_13 . V_109 = L_19 ;\r\n}\r\nif ( ( V_102 . V_31 & V_107 ) &&\r\n( V_102 . V_31 & V_111 ) ) {\r\nV_25 = V_102 . V_112 ;\r\nV_114 = V_102 . V_28 ;\r\nF_51 ( & V_102 , V_97 , & V_22 ) ;\r\nV_22 . V_109 = L_20 ;\r\n}\r\n}\r\nif ( ! V_18 . V_14 || ! V_75 . V_14 ||\r\n! V_13 . V_14 || ! V_22 . V_14 ) {\r\nF_44 ( & V_95 -> V_92 , L_21 ) ;\r\nreturn - V_65 ;\r\n}\r\nV_115 . V_116 = V_117 ;\r\nF_52 ( & V_95 -> V_92 , & V_115 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_3 F_53 ( void )\r\n{\r\nreturn F_54 ( & V_118 , F_42 ) ;\r\n}\r\nint T_3 F_55 ( void )\r\n{\r\nF_56 ( V_119 , F_57 ( V_119 ) ) ;\r\nV_120 = ( unsigned long ) V_121 ;\r\nF_58 ( F_59 ( V_122 ) ) ;\r\nreturn 0 ;\r\n}
