

================================================================
== Vitis HLS Report for 'cyclicPrefixRemoval'
================================================================
* Date:           Thu May 11 11:51:45 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        cpr
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  81.940 us|  81.940 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 5 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../cpr.cpp:9]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i46 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i46 %input_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i46 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i46 %output_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln12 = store i14 0, i14 %i" [../cpr.cpp:12]   --->   Operation 12 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln12 = store i14 1, i14 %z" [../cpr.cpp:12]   --->   Operation 13 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../cpr.cpp:12]   --->   Operation 14 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [../cpr.cpp:18]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.20ns)   --->   "%icmp_ln12 = icmp_eq  i14 %i_1, i14 8192" [../cpr.cpp:12]   --->   Operation 17 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.81ns)   --->   "%add_ln12 = add i14 %i_1, i14 1" [../cpr.cpp:12]   --->   Operation 19 'add' 'add_ln12' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.body.split_ifconv, void %for.end" [../cpr.cpp:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%z_load = load i14 %z" [../cpr.cpp:12]   --->   Operation 21 'load' 'z_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.20ns)   --->   "%icmp_ln14 = icmp_ult  i14 %z_load, i14 4097" [../cpr.cpp:14]   --->   Operation 22 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln12)> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i14 %i_1" [../cpr.cpp:18]   --->   Operation 23 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %trunc_ln18, i3 0" [../cpr.cpp:18]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %shl_ln" [../cpr.cpp:18]   --->   Operation 25 'zext' 'zext_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.07ns)   --->   "%add_ln15 = add i17 %zext_ln18, i17 2560" [../cpr.cpp:15]   --->   Operation 26 'add' 'add_ln15' <Predicate = (!icmp_ln12)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln15_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln15, i32 3, i32 16" [../cpr.cpp:15]   --->   Operation 27 'partselect' 'lshr_ln15_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.07ns)   --->   "%add_ln18 = add i17 %zext_ln18, i17 4864" [../cpr.cpp:18]   --->   Operation 28 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln18_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln18, i32 3, i32 16" [../cpr.cpp:18]   --->   Operation 29 'partselect' 'lshr_ln18_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i14 %lshr_ln15_1, i14 %lshr_ln18_1" [../cpr.cpp:14]   --->   Operation 30 'select' 'select_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i14 %select_ln14" [../cpr.cpp:14]   --->   Operation 31 'zext' 'zext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_r_addr = getelementptr i46 %input_r, i64 0, i64 %zext_ln14" [../cpr.cpp:15]   --->   Operation 32 'getelementptr' 'input_r_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%input_r_load = load i14 %input_r_addr" [../cpr.cpp:14]   --->   Operation 33 'load' 'input_r_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8800> <RAM>
ST_1 : Operation 34 [1/1] (1.81ns)   --->   "%add_ln12_1 = add i14 %z_load, i14 1" [../cpr.cpp:12]   --->   Operation 34 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln12 = store i14 %add_ln12, i14 %i" [../cpr.cpp:12]   --->   Operation 35 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln12 = store i14 %add_ln12_1, i14 %z" [../cpr.cpp:12]   --->   Operation 36 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [../cpr.cpp:21]   --->   Operation 43 'ret' 'ret_ln21' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_cast1 = zext i14 %i_1" [../cpr.cpp:18]   --->   Operation 37 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../cpr.cpp:10]   --->   Operation 38 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i46 %output_r, i64 0, i64 %i_cast1" [../cpr.cpp:18]   --->   Operation 39 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%input_r_load = load i14 %input_r_addr" [../cpr.cpp:14]   --->   Operation 40 'load' 'input_r_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8800> <RAM>
ST_2 : Operation 41 [1/1] (3.25ns)   --->   "%store_ln15 = store i46 %input_r_load, i13 %output_r_addr" [../cpr.cpp:15]   --->   Operation 41 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 46> <Depth = 8192> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [../cpr.cpp:12]   --->   Operation 42 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.17ns
The critical path consists of the following:
	'alloca' operation ('z') [3]  (0 ns)
	'load' operation ('z_load', ../cpr.cpp:12) on local variable 'z' [21]  (0 ns)
	'icmp' operation ('icmp_ln14', ../cpr.cpp:14) [24]  (2.21 ns)
	'select' operation ('select_ln14', ../cpr.cpp:14) [33]  (0.702 ns)
	'getelementptr' operation ('input_r_addr', ../cpr.cpp:15) [35]  (0 ns)
	'load' operation ('input_r_load', ../cpr.cpp:14) on array 'input_r' [36]  (3.25 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_r_load', ../cpr.cpp:14) on array 'input_r' [36]  (3.25 ns)
	'store' operation ('store_ln15', ../cpr.cpp:15) of variable 'input_r_load', ../cpr.cpp:14 on array 'output_r' [37]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
