<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TrabajoFinal.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="alu.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ex_mem_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ex_mem_reg.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ex_mem_reg.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ex_mem_reg.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="execute.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="execute.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="execute.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="execute.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="execute.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="execute.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="execute.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="execute.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="execute_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="execute_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="execute_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mem_wb_reg.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="memory_access.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="memory_access.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="memory_access.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="memory_access.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="memory_access.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="memory_access.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="memory_access.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="memory_access.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memory_access_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="memory_access_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="memory_access_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_execute_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_execute_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_execute_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_execute_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1364590241" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1364590241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364590241" xil_pn:in_ck="-4203428553148221935" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1364590241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder_test.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control_mux.v"/>
      <outfile xil_pn:name="control_mux_test.v"/>
      <outfile xil_pn:name="data_mem.v"/>
      <outfile xil_pn:name="ex_mem_reg.v"/>
      <outfile xil_pn:name="execute.v"/>
      <outfile xil_pn:name="fetch.v"/>
      <outfile xil_pn:name="fowarding_unit.v"/>
      <outfile xil_pn:name="if_id.v"/>
      <outfile xil_pn:name="mem_wb_reg.v"/>
      <outfile xil_pn:name="memory_access.v"/>
      <outfile xil_pn:name="mux_3.v"/>
      <outfile xil_pn:name="mux_ex.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="program_memory.v"/>
      <outfile xil_pn:name="registers.v"/>
      <outfile xil_pn:name="registers_test.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
      <outfile xil_pn:name="sign_extend_test.v"/>
      <outfile xil_pn:name="sumador.v"/>
      <outfile xil_pn:name="test_execute.v"/>
      <outfile xil_pn:name="test_instruction_fetch.v"/>
      <outfile xil_pn:name="write_back.v"/>
    </transform>
    <transform xil_pn:end_ts="1364590251" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2843699818264707785" xil_pn:start_ts="1364590251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364590251" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4806037985665971019" xil_pn:start_ts="1364590251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364590251" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8829625426913693834" xil_pn:start_ts="1364590251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1364590251" xil_pn:in_ck="-4203428553148221935" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1364590251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Adder_test.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control_mux.v"/>
      <outfile xil_pn:name="control_mux_test.v"/>
      <outfile xil_pn:name="data_mem.v"/>
      <outfile xil_pn:name="ex_mem_reg.v"/>
      <outfile xil_pn:name="execute.v"/>
      <outfile xil_pn:name="fetch.v"/>
      <outfile xil_pn:name="fowarding_unit.v"/>
      <outfile xil_pn:name="if_id.v"/>
      <outfile xil_pn:name="mem_wb_reg.v"/>
      <outfile xil_pn:name="memory_access.v"/>
      <outfile xil_pn:name="mux_3.v"/>
      <outfile xil_pn:name="mux_ex.v"/>
      <outfile xil_pn:name="pc.v"/>
      <outfile xil_pn:name="program_memory.v"/>
      <outfile xil_pn:name="registers.v"/>
      <outfile xil_pn:name="registers_test.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
      <outfile xil_pn:name="sign_extend_test.v"/>
      <outfile xil_pn:name="sumador.v"/>
      <outfile xil_pn:name="test_execute.v"/>
      <outfile xil_pn:name="test_instruction_fetch.v"/>
      <outfile xil_pn:name="write_back.v"/>
    </transform>
    <transform xil_pn:end_ts="1364590257" xil_pn:in_ck="-4203428553148221935" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7580677092875053197" xil_pn:start_ts="1364590251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_execute_beh.prj"/>
      <outfile xil_pn:name="test_execute_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1364590257" xil_pn:in_ck="8601074510889784001" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="256474136456991798" xil_pn:start_ts="1364590257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_execute_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4389030346129454339" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2411795159936788051" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6045845182765005695" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591469" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-252051633211052809" xil_pn:start_ts="1364591469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1364591624" xil_pn:in_ck="8467762154583276791" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7766238825477609856" xil_pn:start_ts="1364591618">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="memory_access.lso"/>
      <outfile xil_pn:name="memory_access.ngc"/>
      <outfile xil_pn:name="memory_access.ngr"/>
      <outfile xil_pn:name="memory_access.prj"/>
      <outfile xil_pn:name="memory_access.stx"/>
      <outfile xil_pn:name="memory_access.syr"/>
      <outfile xil_pn:name="memory_access.xst"/>
      <outfile xil_pn:name="memory_access_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
