//****************************************Copyright (c)***********************************//
//Ô­ï¿½Ó¸ï¿½ï¿½ï¿½ï¿½ß½ï¿½Ñ§Æ½Ì¨ï¿½ï¿½www.yuanzige.com
//ï¿½ï¿½ï¿½ï¿½Ö§ï¿½Ö£ï¿½www.openedv.com
//ï¿½Ô±ï¿½ï¿½ï¿½ï¿½Ì£ï¿½http://openedv.taobao.com 
//ï¿½ï¿½×¢Î¢ï¿½Å¹ï¿½ï¿½ï¿½Æ½Ì¨Î¢ï¿½ÅºÅ£ï¿½"ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½"ï¿½ï¿½ï¿½ï¿½Ñ»ï¿½È¡ZYNQ & FPGA & STM32 & LINUXï¿½ï¿½ï¿½Ï¡ï¿½
//ï¿½ï¿½È¨ï¿½ï¿½ï¿½Ð£ï¿½ï¿½ï¿½ï¿½ï¿½Ø¾ï¿½ï¿½ï¿?
//Copyright(C) ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½ 2018-2028
//All rights reserved
//----------------------------------------------------------------------------------------
// File name:           hdmi_colorbar_top
// Last modified Date:  2019/7/1 9:30:00
// Last Version:        V1.1
// Descriptions:        HDMIï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾Êµï¿½é¶¥ï¿½ï¿½Ä£ï¿½ï¿½
//----------------------------------------------------------------------------------------
// Created by:          ï¿½ï¿½ï¿½ï¿½Ô­ï¿½ï¿½
// Created date:        2019/7/1 9:30:00
// Version:             V1.0
// Descriptions:        The original version
//
//----------------------------------------------------------------------------------------
//****************************************************************************************//

module  hdmi_colorbar_top(
    input        sys_clk,
    input        sys_rst_n,
    
    output       tmds_clk_p,    // TMDS Ê±ï¿½ï¿½Í¨ï¿½ï¿½
    output       tmds_clk_n,
    output [2:0] tmds_data_p,   // TMDS ï¿½ï¿½ï¿½ï¿½Í¨ï¿½ï¿½
    output [2:0] tmds_data_n,

    output      lcd_driver_en,
    output      video_vs,
    output      video_de,
    input       almost_empty,
    output      pixel_clk,

    output		audio_clk,
    input	[7:0] audio_word,

    output      data_req,
    input  [24-1:0]   pix_data
);


wire          pixel_clk_5x;
wire          clk_locked;
wire            clk_24M;
wire [15:0]  audio_sample_word[1:0];

assign audio_sample_word[0] = {4'b0,audio_word,4'b0};
assign audio_sample_word[1] = {4'b0,audio_word,4'b0};


pll_hdmi  u_pll_clk(
	.pll_rst        (~sys_rst_n),
	.clkin1         (sys_clk),
	.clkout0        (pixel_clk),      
	.clkout1        (pixel_clk_5x),
    .clkout2        (clk_24M),
	.pll_lock       (clk_locked)
);

divider #(
    .cfactor(500)
)
audio_clk_divider(
    .clk_in(clk_24M),
    .resetn(sys_rst_n),
    .clk_out(audio_clk)
);


video_driver u_video_driver(
    .pixel_clk      (pixel_clk),
    .pixel_clk_5x   (pixel_clk_5x),
    .clk_audio      (audio_clk),
    .sys_rst_n      (sys_rst_n),
    .audio_sample_word(audio_sample_word),

    .video_hs       (),
    .video_vs       (video_vs),
    .video_de       (video_de),
    .video_rgb      (),

    .tmds_clk_p     (tmds_clk_p),
    .tmds_clk_n     (tmds_clk_n),
    .tmds_data_p    (tmds_data_p),
    .tmds_data_n    (tmds_data_n),

    .lcd_driver_en(lcd_driver_en),
    .almost_empty(almost_empty),
    .data_req       (data_req),
    .pixel_data     (pix_data)
    );


/*
dvi_transmitter_top u_rgb2dvi_0(
    .pclk           (pixel_clk),
    .pclk_x5        (pixel_clk_5x),
    .reset_n        (sys_rst_n & clk_locked),
                
    .video_din      (video_rgb),
    .video_hsync    (video_hs), 
    .video_vsync    (video_vs),
    .video_de       (video_de),
                
    .tmds_clk_p     (tmds_clk_p),
    .tmds_clk_n     (tmds_clk_n),
    .tmds_data_p    (tmds_data_p),
    .tmds_data_n    (tmds_data_n)
    );
*/
endmodule 