library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Reg_32b is
	port 
	(
		clk		: in std_logic;
		enable	: in std_logic;
		byte0		: in std_logic_vector(7 downto 0);
		byte1		: in std_logic_vector(7 downto 0);
		byte2		: in std_logic_vector(7 downto 0);
		byte3		: in std_logic_vector(7 downto 0);
	);

end entity;

architecture rtl of Reg_32b is

signal temp

begin
	process (clk)
	begin
		if (rising_edge(clock)) then
			temp <= input;
		end if;
	end process;


end rtl;
