Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Jun 11 23:44:45 2023
| Host         : DESKTOP-BINSJF1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_Processor_timing_summary_routed.rpt -pb Nano_Processor_timing_summary_routed.pb -rpx Nano_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Slow_Clk_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.434        0.000                      0                   65        0.260        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.434        0.000                      0                   65        0.260        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.313%)  route 3.099ns (77.687%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.062    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.313%)  route 3.099ns (77.687%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.062    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[2]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.313%)  route 3.099ns (77.687%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.062    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 0.890ns (22.313%)  route 3.099ns (77.687%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          1.056     9.062    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y13         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.840%)  route 3.007ns (77.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     8.970    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[5]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.840%)  route 3.007ns (77.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     8.970    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[6]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.840%)  route 3.007ns (77.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     8.970    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.890ns (22.840%)  route 3.007ns (77.160%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.964     8.970    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.439    14.780    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[8]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X34Y14         FDRE (Setup_fdre_C_R)       -0.524    14.496    Slow_Clk_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.119%)  route 2.800ns (75.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.758     8.763    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  Slow_Clk_0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  Slow_Clk_0/count_reg[10]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    14.495    Slow_Clk_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 Slow_Clk_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.119%)  route 2.800ns (75.881%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.552     5.073    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  Slow_Clk_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  Slow_Clk_0/count_reg[28]/Q
                         net (fo=2, routed)           0.808     6.399    Slow_Clk_0/count[28]
    SLICE_X35Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.523 f  Slow_Clk_0/count[31]_i_8/O
                         net (fo=1, routed)           0.401     6.925    Slow_Clk_0/count[31]_i_8_n_0
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.124     7.049 f  Slow_Clk_0/count[31]_i_4/O
                         net (fo=3, routed)           0.833     7.882    Slow_Clk_0/count[31]_i_4_n_0
    SLICE_X35Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.006 r  Slow_Clk_0/count[31]_i_1/O
                         net (fo=31, routed)          0.758     8.763    Slow_Clk_0/count[31]_i_1_n_0
    SLICE_X34Y15         FDRE                                         r  Slow_Clk_0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.438    14.779    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  Slow_Clk_0/count_reg[11]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y15         FDRE (Setup_fdre_C_R)       -0.524    14.495    Slow_Clk_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  5.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.692    Slow_Clk_0/count[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.850 r  Slow_Clk_0/count0_carry/O[0]
                         net (fo=1, routed)           0.000     1.850    Slow_Clk_0/data0[1]
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[1]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.590    Slow_Clk_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Slow_Clk_0/Clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/Clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  Slow_Clk_0/Clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Slow_Clk_0/Clk_out_reg/Q
                         net (fo=6, routed)           0.168     1.748    Slow_Clk_0/Q_reg[0]
    SLICE_X35Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  Slow_Clk_0/Clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.793    Slow_Clk_0/Clk_out_i_1_n_0
    SLICE_X35Y17         FDRE                                         r  Slow_Clk_0/Clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  Slow_Clk_0/Clk_out_reg/C
                         clock pessimism             -0.511     1.439    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.091     1.530    Slow_Clk_0/Clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  Slow_Clk_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Slow_Clk_0/count_reg[15]/Q
                         net (fo=2, routed)           0.125     1.730    Slow_Clk_0/count[15]
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  Slow_Clk_0/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.840    Slow_Clk_0/data0[15]
    SLICE_X34Y16         FDRE                                         r  Slow_Clk_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  Slow_Clk_0/count_reg[15]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.134     1.574    Slow_Clk_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.555     1.438    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  Slow_Clk_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  Slow_Clk_0/count_reg[23]/Q
                         net (fo=2, routed)           0.125     1.728    Slow_Clk_0/count[23]
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  Slow_Clk_0/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.838    Slow_Clk_0/data0[23]
    SLICE_X34Y18         FDRE                                         r  Slow_Clk_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.822     1.949    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  Slow_Clk_0/count_reg[23]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.134     1.572    Slow_Clk_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Slow_Clk_0/count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.731    Slow_Clk_0/count[7]
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  Slow_Clk_0/count0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.841    Slow_Clk_0/data0[7]
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  Slow_Clk_0/count_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.134     1.575    Slow_Clk_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Slow_Clk_0/count_reg[19]/Q
                         net (fo=2, routed)           0.125     1.729    Slow_Clk_0/count[19]
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  Slow_Clk_0/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.839    Slow_Clk_0/data0[19]
    SLICE_X34Y17         FDRE                                         r  Slow_Clk_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.823     1.950    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  Slow_Clk_0/count_reg[19]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.134     1.573    Slow_Clk_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.553     1.436    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Slow_Clk_0/count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.726    Slow_Clk_0/count[31]
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  Slow_Clk_0/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.836    Slow_Clk_0/data0[31]
    SLICE_X34Y20         FDRE                                         r  Slow_Clk_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.820     1.947    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  Slow_Clk_0/count_reg[31]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.134     1.570    Slow_Clk_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Slow_Clk_0/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.732    Slow_Clk_0/count[3]
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  Slow_Clk_0/count0_carry/O[2]
                         net (fo=1, routed)           0.000     1.842    Slow_Clk_0/data0[3]
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.575    Slow_Clk_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.325ns (74.712%)  route 0.110ns (25.288%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.692    Slow_Clk_0/count[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.876 r  Slow_Clk_0/count0_carry/O[1]
                         net (fo=1, routed)           0.000     1.876    Slow_Clk_0/data0[2]
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[2]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.590    Slow_Clk_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Slow_Clk_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.337ns (75.391%)  route 0.110ns (24.609%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  Slow_Clk_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y14         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Slow_Clk_0/count_reg[0]/Q
                         net (fo=3, routed)           0.110     1.692    Slow_Clk_0/count[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.196     1.888 r  Slow_Clk_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.888    Slow_Clk_0/data0[4]
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    Slow_Clk_0/Clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  Slow_Clk_0/count_reg[4]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.590    Slow_Clk_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   Slow_Clk_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y17   Slow_Clk_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y14   Slow_Clk_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   Slow_Clk_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   Slow_Clk_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y15   Slow_Clk_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y16   Slow_Clk_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y16   Slow_Clk_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y16   Slow_Clk_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   Slow_Clk_0/count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   Slow_Clk_0/count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y20   Slow_Clk_0/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Slow_Clk_0/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Slow_Clk_0/Clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Slow_Clk_0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y17   Slow_Clk_0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y14   Slow_Clk_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   Slow_Clk_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   Slow_Clk_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y15   Slow_Clk_0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   Slow_Clk_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y13   Slow_Clk_0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y13   Slow_Clk_0/count_reg[2]/C



