# reading modelsim.ini
# Loading project modelsim
pwd
# /home/caleb/Sources/Telescope_Project/VFPIX-telescope-Code/DAQ_Firmware/modelsim
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:29:08 on Oct 14,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34204 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 315 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 14:48:46 on Oct 14,2016, Elapsed time: 2:19:38
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:48:46 on Oct 14,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34204 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 315 us
run 300 us
run 300 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:16:28 on Oct 14,2016, Elapsed time: 0:27:42
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:16:28 on Oct 14,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34204 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 315 us
run 300 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 09:47:31 on Oct 17,2016, Elapsed time: 66:31:03
# Errors: 0, Warnings: 2
# 0 ps
# 1 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# 0 ps
# 315 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:30:16 on Oct 17,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34224 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 315 us
run 300 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 2 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 2 errors.
# End time: 16:22:36 on Oct 17,2016, Elapsed time: 3:52:20
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:22:36 on Oct 17,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34224 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 1 ns
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:23:39 on Oct 17,2016, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:23:39 on Oct 17,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34286 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 315 us
run 300 us
run 300 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 09:28:46 on Oct 18,2016, Elapsed time: 17:05:07
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 09:28:46 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34286 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 584957575 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 10:43:14 on Oct 18,2016, Elapsed time: 1:14:28
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:43:14 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34286 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 2047889 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v failed with 1 errors.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 10:43:54 on Oct 18,2016, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:43:54 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34286 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 3965795 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 10:44:53 on Oct 18,2016, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:44:53 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34295 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 627550648 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 11:30:49 on Oct 18,2016, Elapsed time: 0:45:56
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 11:30:49 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34295 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 566543674 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v failed with 3 errors.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 3 errors.
# End time: 12:12:29 on Oct 18,2016, Elapsed time: 0:41:40
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:12:29 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34295 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 9644958 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 12:13:19 on Oct 18,2016, Elapsed time: 0:00:50
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 12:13:19 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34296 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 630 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 14:42:35 on Oct 18,2016, Elapsed time: 2:29:16
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 14:42:35 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34296 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 623520479 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 15:29:32 on Oct 18,2016, Elapsed time: 0:46:57
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 15:29:32 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34296 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 592297285 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:13:02 on Oct 18,2016, Elapsed time: 0:43:30
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:13:02 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34294 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 507577930 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 1 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 16:55:39 on Oct 18,2016, Elapsed time: 0:42:37
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:55:39 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34294 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 6542735 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 16:56:19 on Oct 18,2016, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 16:56:19 on Oct 18,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34297 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 453154385 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v failed with 1 errors.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 1 failed with 1 error.
# End time: 09:01:23 on Oct 19,2016, Elapsed time: 16:05:04
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 09:01:23 on Oct 19,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34297 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 3969741 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 09:02:05 on Oct 19,2016, Elapsed time: 0:00:42
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 09:02:05 on Oct 19,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34297 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 481386278 ps
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 09:43:29 on Oct 19,2016, Elapsed time: 0:41:24
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 09:43:29 on Oct 19,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34297 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 630 us
do memory_testbench.do
# memory_testbench.v
# memory_testbench.v ../memory.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v
# memory_testbench.v ../memory.v ../testbench/ram_controller_mem_model.v ../flash_interface.v ../fifo8_256.v ../ram_controller.v ../ram_controller_controller_phy.v ../ram_controller_alt_mem_ddrx_controller_top.v ../alt_mem_ddrx_mm_st_converter.v ../alt_mem_ddrx_controller_st_top.v ../alt_mem_ddrx_controller.v ../alt_mem_ddrx_input_if.v ../alt_mem_ddrx_cmd_gen.v ../alt_mem_ddrx_tbp.v ../alt_mem_ddrx_arbiter.v ../alt_mem_ddrx_burst_gen.v ../alt_mem_ddrx_addr_cmd.v ../alt_mem_ddrx_addr_cmd_wrap.v ../alt_mem_ddrx_rdwr_data_tmg.v ../alt_mem_ddrx_wdata_path.v ../alt_mem_ddrx_rdata_path.v ../alt_mem_ddrx_sideband.v ../alt_mem_ddrx_rank_timer.v ../alt_mem_ddrx_timing_param.v ../alt_mem_ddrx_list.v ../alt_mem_ddrx_burst_tracking.v ../alt_mem_ddrx_dataid_manager.v ../alt_mem_ddrx_fifo.v ../alt_mem_ddrx_ecc_encoder_decoder_wrapper.v ../alt_mem_ddrx_ecc_encoder.v ../alt_mem_ddrx_ecc_encoder_32_syn.v ../alt_mem_ddrx_ecc_decoder.v ../alt_mem_ddrx_ecc_decoder_32_syn.v ../alt_mem_ddrx_odt_gen.v ../alt_mem_ddrx_ddr2_odt_gen.v ../alt_mem_ddrx_ddr3_odt_gen.v ../alt_mem_ddrx_buffer.v ../ram_controller_phy.v ../ram_controller_phy_alt_mem_phy.v ../ram_controller_phy_alt_mem_phy_pll.v ../ram_controller_phy_alt_mem_phy_seq_wrapper.vo
# Compile of memory_testbench.v was successful.
# Compile of memory.v was successful.
# Compile of ram_controller_mem_model.v was successful.
# Compile of flash_interface.v was successful.
# Compile of fifo8_256.v was successful.
# Compile of ram_controller.v was successful.
# Compile of ram_controller_controller_phy.v was successful.
# Compile of ram_controller_alt_mem_ddrx_controller_top.v was successful.
# Compile of alt_mem_ddrx_mm_st_converter.v was successful.
# Compile of alt_mem_ddrx_controller_st_top.v was successful.
# Compile of alt_mem_ddrx_controller.v was successful.
# Compile of alt_mem_ddrx_input_if.v was successful.
# Compile of alt_mem_ddrx_cmd_gen.v was successful with warnings.
# Compile of alt_mem_ddrx_tbp.v was successful.
# Compile of alt_mem_ddrx_arbiter.v was successful.
# Compile of alt_mem_ddrx_burst_gen.v was successful.
# Compile of alt_mem_ddrx_addr_cmd.v was successful.
# Compile of alt_mem_ddrx_addr_cmd_wrap.v was successful.
# Compile of alt_mem_ddrx_rdwr_data_tmg.v was successful.
# Compile of alt_mem_ddrx_wdata_path.v was successful.
# Compile of alt_mem_ddrx_rdata_path.v was successful.
# Compile of alt_mem_ddrx_sideband.v was successful.
# Compile of alt_mem_ddrx_rank_timer.v was successful.
# Compile of alt_mem_ddrx_timing_param.v was successful.
# Compile of alt_mem_ddrx_list.v was successful.
# Compile of alt_mem_ddrx_burst_tracking.v was successful.
# Compile of alt_mem_ddrx_dataid_manager.v was successful.
# Compile of alt_mem_ddrx_fifo.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_decoder_wrapper.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder.v was successful.
# Compile of alt_mem_ddrx_ecc_encoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder.v was successful.
# Compile of alt_mem_ddrx_ecc_decoder_32_syn.v was successful.
# Compile of alt_mem_ddrx_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr2_odt_gen.v was successful.
# Compile of alt_mem_ddrx_ddr3_odt_gen.v was successful.
# Compile of alt_mem_ddrx_buffer.v was successful.
# Compile of ram_controller_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_pll.v was successful.
# Compile of ram_controller_phy_alt_mem_phy_seq_wrapper.vo was successful.
# 41 compiles, 0 failed with no errors.
# End time: 10:59:09 on Oct 19,2016, Elapsed time: 1:15:40
# Errors: 0, Warnings: 2
# vsim -L 220model_ver -L altera_mf_ver -L sgate_ver -L cycloneive_ver -L altera_ver -voptargs=""+acc"" work.memory_testbench 
# Start time: 10:59:09 on Oct 19,2016
# Loading work.memory_testbench
# Loading work.ram_controller_mem_model
# Loading work.ram_controller_mem_model_ram_module
# Loading work.memory
# Loading work.ram_controller
# Loading work.ram_controller_controller_phy
# Loading work.ram_controller_alt_mem_ddrx_controller_top
# Loading work.alt_mem_ddrx_mm_st_converter
# Loading work.alt_mem_ddrx_controller_st_top
# Loading work.alt_mem_ddrx_controller
# Loading work.alt_mem_ddrx_input_if
# Loading work.alt_mem_ddrx_cmd_gen
# Loading work.alt_mem_ddrx_tbp
# Loading work.alt_mem_ddrx_arbiter
# Loading work.alt_mem_ddrx_burst_gen
# Loading work.alt_mem_ddrx_addr_cmd_wrap
# Loading work.alt_mem_ddrx_rdwr_data_tmg
# Loading work.alt_mem_ddrx_wdata_path
# Loading work.alt_mem_ddrx_list
# Loading work.alt_mem_ddrx_burst_tracking
# Loading work.alt_mem_ddrx_dataid_manager
# Loading work.alt_mem_ddrx_fifo
# Loading work.alt_mem_ddrx_rdata_path
# Loading work.alt_mem_ddrx_ecc_encoder_decoder_wrapper
# Loading work.alt_mem_ddrx_sideband
# Loading work.alt_mem_ddrx_rank_timer
# Loading work.alt_mem_ddrx_timing_param
# Loading work.ram_controller_phy
# Loading work.ram_controller_phy_alt_mem_phy
# Loading work.ram_controller_phy_alt_mem_phy_dp_io
# Loading work.ram_controller_phy_alt_mem_phy_read_dp
# Loading work.ram_controller_phy_alt_mem_phy_seq_wrapper
# Loading sgate_ver.oper_add
# Loading 220model_ver.lpm_add_sub
# Loading sgate_ver.oper_decoder
# Loading 220model_ver.lpm_decode
# Loading sgate_ver.oper_left_shift
# Loading sgate_ver.oper_less_than
# Loading sgate_ver.oper_mux
# Loading sgate_ver.oper_selector
# Loading work.ram_controller_phy_alt_mem_phy_rdata_valid
# Loading altera_mf_ver.altsyncram
# Loading work.ram_controller_phy_alt_mem_phy_clk_reset
# Loading work.ram_controller_phy_alt_mem_phy_reset_pipe
# Loading work.ram_controller_phy_alt_mem_phy_mimic
# Loading work.flash_interface
# Loading work.fifo8_256
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.alt_mem_ddrx_addr_cmd
# Loading work.alt_mem_ddrx_odt_gen
# Loading work.alt_mem_ddrx_buffer
# Loading work.alt_mem_ddrx_ecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder
# Loading cycloneive_ver.cycloneive_ddio_out
# Loading cycloneive_ver.cycloneive_latch
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_routing_wire
# Loading cycloneive_ver.cycloneive_mux21
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading altera_mf_ver.altddio_in
# Loading cycloneive_ver.cycloneive_ddio_oe
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.ram_controller_phy_alt_mem_phy_pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altddio_bidir
# Loading altera_mf_ver.altddio_out
# Loading work.ram_controller_phy_alt_mem_phy_write_dp_fr
# Loading work.ram_controller_phy_alt_mem_phy_addr_cmd
# Loading work.ram_controller_phy_alt_mem_phy_ac
# Loading work.alt_mem_ddrx_ddr2_odt_gen
# Loading work.alt_mem_ddrx_ddr3_odt_gen
# Loading work.alt_mem_ddrx_ecc_encoder_32
# Loading work.alt_mem_ddrx_ecc_encoder_32_altecc_encoder
# Loading work.alt_mem_ddrx_ecc_decoder_32
# Loading work.alt_mem_ddrx_ecc_decoder_32_altecc_decoder
# Loading work.alt_mem_ddrx_ecc_decoder_32_decode
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 34304 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# 
# **********************************************************************
# This testbench includes a generated Altera memory model:
# 'ram_controller_mem_model.v', to simulate accesses to the DDR2 SDRAM memory.
#  
# **********************************************************************
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdp.full_rate_ram_gen.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.rdv_pipe.altsyncram_component.m_default.altsyncram_inst
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 665000  Instance: memory_testbench.memory_inst.ram_controller_inst.ram_controller_controller_phy_inst.ram_controller_phy_inst.ram_controller_phy_alt_mem_phy_inst.clk.genblk2.pll.altpll_component.cycloneiii_pll.pll3
# 0 ps
# 512566064 ps
