strict digraph "" {
	node [label="\N"];
	"373:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7881749590>",
		fillcolor=firebrick,
		label="373:NS
target_bits <= 9'h086;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7881749590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_371:AL"	 [def_var="['target_bits']",
		label="Leaf_371:AL"];
	"373:NS" -> "Leaf_371:AL"	 [cond="[]",
		lineno=None];
	"376:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f788174d250>",
		fillcolor=springgreen,
		label="376:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"376:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d3d0>",
		fillcolor=firebrick,
		label="376:NS
target_bits <= 9'h086;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d3d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"376:IF" -> "376:NS"	 [cond="['verify']",
		label="(~verify)",
		lineno=376];
	"371:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f788174d5d0>",
		clk_sens=True,
		fillcolor=gold,
		label="371:AL",
		sens="['clk_i', 'reset_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['verify', 'target_bits', 'reset_i', 'mid_bit_count']"];
	"372:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f788174d750>",
		fillcolor=turquoise,
		label="372:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"371:AL" -> "372:BL"	 [cond="[]",
		lineno=None];
	"373:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f788174d790>",
		fillcolor=springgreen,
		label="373:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"373:IF" -> "373:NS"	 [cond="['reset_i']",
		label=reset_i,
		lineno=373];
	"375:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f788174d7d0>",
		fillcolor=turquoise,
		label="375:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"373:IF" -> "375:BL"	 [cond="['reset_i']",
		label="!(reset_i)",
		lineno=373];
	"375:BL" -> "376:IF"	 [cond="[]",
		lineno=None];
	"377:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f788174d810>",
		fillcolor=springgreen,
		label="377:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"375:BL" -> "377:IF"	 [cond="[]",
		lineno=None];
	"377:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d850>",
		fillcolor=firebrick,
		label="377:NS
target_bits <= { 0, target_bits >> 1 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f788174d850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"377:NS" -> "Leaf_371:AL"	 [cond="[]",
		lineno=None];
	"372:BL" -> "373:IF"	 [cond="[]",
		lineno=None];
	"376:NS" -> "Leaf_371:AL"	 [cond="[]",
		lineno=None];
	"377:IF" -> "377:NS"	 [cond="['verify', 'mid_bit_count']",
		label="(verify && mid_bit_count)",
		lineno=377];
}
