Classic Timing Analyzer report for seg2
Mon Aug 30 01:56:22 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.596 ns                        ; cnt_scan[15] ; en[5]        ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 294.12 MHz ( period = 3.400 ns ) ; cnt_scan[0]  ; cnt_scan[15] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+--------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 294.12 MHz ( period = 3.400 ns )               ; cnt_scan[0]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 3.136 ns                ;
; N/A   ; 301.75 MHz ( period = 3.314 ns )               ; cnt_scan[0]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 3.050 ns                ;
; N/A   ; 309.79 MHz ( period = 3.228 ns )               ; cnt_scan[0]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.964 ns                ;
; N/A   ; 315.86 MHz ( period = 3.166 ns )               ; cnt_scan[4]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.902 ns                ;
; N/A   ; 318.27 MHz ( period = 3.142 ns )               ; cnt_scan[0]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.878 ns                ;
; N/A   ; 320.00 MHz ( period = 3.125 ns )               ; cnt_scan[1]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.861 ns                ;
; N/A   ; 324.68 MHz ( period = 3.080 ns )               ; cnt_scan[4]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A   ; 327.23 MHz ( period = 3.056 ns )               ; cnt_scan[0]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.792 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; cnt_scan[2]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 329.06 MHz ( period = 3.039 ns )               ; cnt_scan[1]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.775 ns                ;
; N/A   ; 334.00 MHz ( period = 2.994 ns )               ; cnt_scan[4]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.730 ns                ;
; N/A   ; 336.70 MHz ( period = 2.970 ns )               ; cnt_scan[0]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; cnt_scan[3]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.699 ns                ;
; N/A   ; 337.61 MHz ( period = 2.962 ns )               ; cnt_scan[2]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.698 ns                ;
; N/A   ; 338.64 MHz ( period = 2.953 ns )               ; cnt_scan[1]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.689 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.620 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.613 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.612 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.442 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.441 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.440 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.386 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.356 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.355 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.345 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 2.344 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.270 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.268 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 2.258 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 2.172 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.155 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.143 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 2.129 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[2]  ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.871 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[13] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.735 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[13] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.708 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[14] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[2]  ; clk        ; clk      ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[4]  ; cnt_scan[4]  ; clk        ; clk      ; None                        ; None                      ; 1.459 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[1]  ; clk        ; clk      ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[13] ; cnt_scan[13] ; clk        ; clk      ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[11] ; cnt_scan[11] ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[9]  ; cnt_scan[9]  ; clk        ; clk      ; None                        ; None                      ; 1.219 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[7]  ; cnt_scan[7]  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[6]  ; cnt_scan[6]  ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[14] ; cnt_scan[14] ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[12] ; cnt_scan[12] ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[8]  ; cnt_scan[8]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[5]  ; cnt_scan[5]  ; clk        ; clk      ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[10] ; cnt_scan[10] ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[3]  ; cnt_scan[3]  ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[2]  ; cnt_scan[2]  ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[1]  ; cnt_scan[1]  ; clk        ; clk      ; None                        ; None                      ; 1.161 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[15] ; cnt_scan[15] ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; cnt_scan[0]  ; cnt_scan[0]  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To         ; From Clock ;
+-------+--------------+------------+--------------+------------+------------+
; N/A   ; None         ; 10.596 ns  ; cnt_scan[15] ; en[5]      ; clk        ;
; N/A   ; None         ; 10.576 ns  ; cnt_scan[15] ; en[4]      ; clk        ;
; N/A   ; None         ; 10.523 ns  ; cnt_scan[15] ; en[6]      ; clk        ;
; N/A   ; None         ; 10.518 ns  ; cnt_scan[15] ; en[7]      ; clk        ;
; N/A   ; None         ; 10.282 ns  ; cnt_scan[13] ; en[5]      ; clk        ;
; N/A   ; None         ; 10.268 ns  ; cnt_scan[13] ; en[4]      ; clk        ;
; N/A   ; None         ; 10.255 ns  ; cnt_scan[13] ; en[6]      ; clk        ;
; N/A   ; None         ; 10.241 ns  ; cnt_scan[13] ; en[7]      ; clk        ;
; N/A   ; None         ; 10.142 ns  ; cnt_scan[14] ; en[5]      ; clk        ;
; N/A   ; None         ; 10.133 ns  ; cnt_scan[14] ; en[6]      ; clk        ;
; N/A   ; None         ; 10.119 ns  ; cnt_scan[14] ; en[4]      ; clk        ;
; N/A   ; None         ; 10.111 ns  ; cnt_scan[15] ; en[0]      ; clk        ;
; N/A   ; None         ; 10.109 ns  ; cnt_scan[14] ; en[7]      ; clk        ;
; N/A   ; None         ; 10.094 ns  ; cnt_scan[15] ; en[3]      ; clk        ;
; N/A   ; None         ; 10.090 ns  ; cnt_scan[15] ; en[1]      ; clk        ;
; N/A   ; None         ; 10.076 ns  ; cnt_scan[15] ; en[2]      ; clk        ;
; N/A   ; None         ; 9.934 ns   ; cnt_scan[13] ; en[3]      ; clk        ;
; N/A   ; None         ; 9.915 ns   ; cnt_scan[13] ; en[2]      ; clk        ;
; N/A   ; None         ; 9.915 ns   ; cnt_scan[13] ; en[0]      ; clk        ;
; N/A   ; None         ; 9.892 ns   ; cnt_scan[13] ; en[1]      ; clk        ;
; N/A   ; None         ; 9.842 ns   ; cnt_scan[15] ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.840 ns   ; cnt_scan[15] ; dataout[0] ; clk        ;
; N/A   ; None         ; 9.813 ns   ; cnt_scan[15] ; dataout[6] ; clk        ;
; N/A   ; None         ; 9.810 ns   ; cnt_scan[14] ; en[3]      ; clk        ;
; N/A   ; None         ; 9.789 ns   ; cnt_scan[14] ; en[2]      ; clk        ;
; N/A   ; None         ; 9.769 ns   ; cnt_scan[14] ; en[0]      ; clk        ;
; N/A   ; None         ; 9.737 ns   ; cnt_scan[14] ; en[1]      ; clk        ;
; N/A   ; None         ; 9.682 ns   ; cnt_scan[15] ; dataout[2] ; clk        ;
; N/A   ; None         ; 9.537 ns   ; cnt_scan[13] ; dataout[6] ; clk        ;
; N/A   ; None         ; 9.531 ns   ; cnt_scan[13] ; dataout[0] ; clk        ;
; N/A   ; None         ; 9.529 ns   ; cnt_scan[13] ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.521 ns   ; cnt_scan[13] ; dataout[2] ; clk        ;
; N/A   ; None         ; 9.498 ns   ; cnt_scan[15] ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.496 ns   ; cnt_scan[15] ; dataout[3] ; clk        ;
; N/A   ; None         ; 9.457 ns   ; cnt_scan[15] ; dataout[5] ; clk        ;
; N/A   ; None         ; 9.397 ns   ; cnt_scan[14] ; dataout[0] ; clk        ;
; N/A   ; None         ; 9.395 ns   ; cnt_scan[14] ; dataout[2] ; clk        ;
; N/A   ; None         ; 9.386 ns   ; cnt_scan[14] ; dataout[6] ; clk        ;
; N/A   ; None         ; 9.384 ns   ; cnt_scan[14] ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.188 ns   ; cnt_scan[13] ; dataout[3] ; clk        ;
; N/A   ; None         ; 9.176 ns   ; cnt_scan[13] ; dataout[5] ; clk        ;
; N/A   ; None         ; 9.134 ns   ; cnt_scan[13] ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.037 ns   ; cnt_scan[14] ; dataout[3] ; clk        ;
; N/A   ; None         ; 9.035 ns   ; cnt_scan[14] ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.029 ns   ; cnt_scan[14] ; dataout[5] ; clk        ;
+-------+--------------+------------+--------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Aug 30 01:56:21 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seg2 -c seg2 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 294.12 MHz between source register "cnt_scan[0]" and destination register "cnt_scan[15]" (period= 3.4 ns)
    Info: + Longest register to register delay is 3.136 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N31; Fanout = 3; REG Node = 'cnt_scan[0]'
        Info: 2: + IC(0.679 ns) + CELL(0.621 ns) = 1.300 ns; Loc. = LCCOMB_X10_Y2_N0; Fanout = 2; COMB Node = 'cnt_scan[1]~16'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.386 ns; Loc. = LCCOMB_X10_Y2_N2; Fanout = 2; COMB Node = 'cnt_scan[2]~18'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.472 ns; Loc. = LCCOMB_X10_Y2_N4; Fanout = 2; COMB Node = 'cnt_scan[3]~20'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.558 ns; Loc. = LCCOMB_X10_Y2_N6; Fanout = 2; COMB Node = 'cnt_scan[4]~22'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.644 ns; Loc. = LCCOMB_X10_Y2_N8; Fanout = 2; COMB Node = 'cnt_scan[5]~24'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.730 ns; Loc. = LCCOMB_X10_Y2_N10; Fanout = 2; COMB Node = 'cnt_scan[6]~26'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X10_Y2_N12; Fanout = 2; COMB Node = 'cnt_scan[7]~28'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.006 ns; Loc. = LCCOMB_X10_Y2_N14; Fanout = 2; COMB Node = 'cnt_scan[8]~30'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.092 ns; Loc. = LCCOMB_X10_Y2_N16; Fanout = 2; COMB Node = 'cnt_scan[9]~32'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.178 ns; Loc. = LCCOMB_X10_Y2_N18; Fanout = 2; COMB Node = 'cnt_scan[10]~34'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.264 ns; Loc. = LCCOMB_X10_Y2_N20; Fanout = 2; COMB Node = 'cnt_scan[11]~36'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.350 ns; Loc. = LCCOMB_X10_Y2_N22; Fanout = 2; COMB Node = 'cnt_scan[12]~38'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.436 ns; Loc. = LCCOMB_X10_Y2_N24; Fanout = 2; COMB Node = 'cnt_scan[13]~40'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.522 ns; Loc. = LCCOMB_X10_Y2_N26; Fanout = 1; COMB Node = 'cnt_scan[14]~42'
        Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 3.028 ns; Loc. = LCCOMB_X10_Y2_N28; Fanout = 1; COMB Node = 'cnt_scan[15]~43'
        Info: 17: + IC(0.000 ns) + CELL(0.108 ns) = 3.136 ns; Loc. = LCFF_X10_Y2_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
        Info: Total cell delay = 2.457 ns ( 78.35 % )
        Info: Total interconnect delay = 0.679 ns ( 21.65 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.791 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X10_Y2_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
            Info: Total cell delay = 1.806 ns ( 64.71 % )
            Info: Total interconnect delay = 0.985 ns ( 35.29 % )
        Info: - Longest clock path from clock "clk" to source register is 2.791 ns
            Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X10_Y2_N31; Fanout = 3; REG Node = 'cnt_scan[0]'
            Info: Total cell delay = 1.806 ns ( 64.71 % )
            Info: Total interconnect delay = 0.985 ns ( 35.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "en[5]" through register "cnt_scan[15]" is 10.596 ns
    Info: + Longest clock path from clock "clk" to source register is 2.791 ns
        Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X10_Y2_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
        Info: Total cell delay = 1.806 ns ( 64.71 % )
        Info: Total interconnect delay = 0.985 ns ( 35.29 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y2_N29; Fanout = 15; REG Node = 'cnt_scan[15]'
        Info: 2: + IC(1.613 ns) + CELL(0.651 ns) = 2.264 ns; Loc. = LCCOMB_X8_Y1_N14; Fanout = 1; COMB Node = 'Mux7~5'
        Info: 3: + IC(1.961 ns) + CELL(3.276 ns) = 7.501 ns; Loc. = PIN_81; Fanout = 0; PIN Node = 'en[5]'
        Info: Total cell delay = 3.927 ns ( 52.35 % )
        Info: Total interconnect delay = 3.574 ns ( 47.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Mon Aug 30 01:56:22 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


