<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="d" filename="/home/tibrahimovic/0.git-repo/verilator/include/verilated_std.sv" language="1800-2023"/>
    <file id="g" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/csr_if.sv" language="1800-2023"/>
    <file id="f" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/csr_pkg.sv" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/psram.sv" language="1800-2023"/>
    <file id="c" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.filelist" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="e" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/models/cpelib_prim_sim.sv" language="1800-2023"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="k" filename="tb.sv" language="1800-2023"/>
  </files>
  <module_files>
    <file id="k" filename="tb.sv" language="1800-2023"/>
    <file id="j" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/top.sv" language="1800-2023"/>
    <file id="h" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/uart.WITHOUT-FIFO.sv" language="1800-2023"/>
    <file id="i" filename="/home/tibrahimovic/projects/2.Simple--1/2.sim/../1.hw/psram.sv" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="k,18,8,18,10" name="tb" submodname="tb" hier="tb">
      <cell loc="k,88,8,88,11" name="dut" submodname="top" hier="tb.dut">
        <cell loc="j,134,9,134,15" name="u_uart" submodname="uart" hier="tb.dut.u_uart"/>
        <cell loc="j,157,10,157,17" name="u_psram" submodname="psram" hier="tb.dut.u_psram"/>
      </cell>
    </cell>
  </cells>
  <netlist>
    <module loc="k,18,8,18,10" name="tb" origName="tb" topModule="1">
      <var loc="k,19,18,19,28" name="RUN_SIM_US" dtype_id="1" vartype="int" origName="RUN_SIM_US" param="true">
        <const loc="k,19,31,19,39" name="32&apos;sh186a0" dtype_id="2"/>
      </var>
      <var loc="k,25,16,25,30" name="HALF_PERIOD_PS" dtype_id="2" vartype="logic" origName="HALF_PERIOD_PS" localparam="true">
        <const loc="k,25,33,25,39" name="32&apos;shc350" dtype_id="2"/>
      </var>
      <var loc="k,26,16,26,22" name="clk_10" dtype_id="3" vartype="logic" origName="clk_10"/>
      <var loc="k,26,24,26,31" name="clk_100" dtype_id="3" vartype="logic" origName="clk_100"/>
      <var loc="k,27,16,27,24" name="tick_1us" dtype_id="3" vartype="logic" origName="tick_1us"/>
      <var loc="k,29,10,29,17" name="uart_rx" dtype_id="3" vartype="logic" origName="uart_rx"/>
      <var loc="k,29,19,29,26" name="uart_tx" dtype_id="3" vartype="logic" origName="uart_tx"/>
      <var loc="k,30,10,30,16" name="arst_n" dtype_id="3" vartype="logic" origName="arst_n"/>
      <task loc="k,32,9,32,20" name="output_byte">
        <var loc="k,33,25,33,30" name="value" dtype_id="4" dir="input" vartype="logic" origName="value"/>
        <assign loc="k,34,15,34,16" dtype_id="3">
          <const loc="k,34,17,34,21" name="1&apos;h0" dtype_id="3"/>
          <varref loc="k,34,7,34,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,34,24,34,25">
          <const loc="k,34,25,34,31" name="8680000.0" dtype_id="5"/>
        </delay>
        <begin loc="k,35,7,35,10" name="unnamedblk1">
          <var loc="k,35,16,35,17" name="i" dtype_id="1" vartype="int" origName="i"/>
          <assign loc="k,35,18,35,19" dtype_id="1">
            <const loc="k,35,20,35,21" name="32&apos;sh0" dtype_id="2"/>
            <varref loc="k,35,16,35,17" name="i" dtype_id="1"/>
          </assign>
          <while loc="k,35,7,35,10">
            <begin>
            </begin>
            <begin>
              <gts loc="k,35,25,35,26" dtype_id="3">
                <const loc="k,35,27,35,28" name="32&apos;sh8" dtype_id="2"/>
                <varref loc="k,35,23,35,24" name="i" dtype_id="1"/>
              </gts>
            </begin>
            <begin>
              <begin loc="k,35,39,35,44">
                <assign loc="k,36,18,36,19" dtype_id="3">
                  <sel loc="k,36,25,36,26" dtype_id="3">
                    <varref loc="k,36,20,36,25" name="value" dtype_id="4"/>
                    <sel loc="k,36,26,36,27" dtype_id="6">
                      <varref loc="k,36,26,36,27" name="i" dtype_id="1"/>
                      <const loc="k,36,26,36,27" name="32&apos;h0" dtype_id="7"/>
                      <const loc="k,36,26,36,27" name="32&apos;h3" dtype_id="7"/>
                    </sel>
                    <const loc="k,36,25,36,26" name="32&apos;h1" dtype_id="7"/>
                  </sel>
                  <varref loc="k,36,10,36,17" name="uart_rx" dtype_id="3"/>
                </assign>
                <delay loc="k,36,30,36,31">
                  <const loc="k,36,31,36,37" name="8680000.0" dtype_id="5"/>
                </delay>
              </begin>
            </begin>
            <begin>
              <assign loc="k,35,32,35,33" dtype_id="1">
                <add loc="k,35,35,35,36" dtype_id="1">
                  <const loc="k,35,36,35,37" name="32&apos;sh1" dtype_id="2"/>
                  <varref loc="k,35,34,35,35" name="i" dtype_id="1"/>
                </add>
                <varref loc="k,35,30,35,31" name="i" dtype_id="1"/>
              </assign>
            </begin>
          </while>
        </begin>
        <assign loc="k,38,15,38,16" dtype_id="3">
          <const loc="k,38,17,38,21" name="1&apos;h1" dtype_id="3"/>
          <varref loc="k,38,7,38,14" name="uart_rx" dtype_id="3"/>
        </assign>
        <delay loc="k,38,23,38,24">
          <const loc="k,38,24,38,30" name="8680000.0" dtype_id="5"/>
        </delay>
      </task>
      <initial loc="k,40,4,40,11">
        <begin loc="k,40,12,40,17">
          <assign loc="k,41,15,41,16" dtype_id="3">
            <const loc="k,41,17,41,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="k,41,7,41,13" name="clk_10" dtype_id="3"/>
          </assign>
          <dumpctl loc="k,44,7,44,16">
            <const loc="k,44,17,44,34" name="120&apos;h2e2e2f322e73696d2f74622e766364" dtype_id="8"/>
          </dumpctl>
          <dumpctl loc="k,45,3,45,12">
            <const loc="k,45,13,45,14" name="32&apos;sh0" dtype_id="2"/>
          </dumpctl>
          <fork loc="k,47,7,47,11">
            <while loc="k,48,10,48,17">
              <begin>
              </begin>
              <begin>
                <const loc="k,48,10,48,17" name="1&apos;h1" dtype_id="3"/>
              </begin>
              <begin>
                <begin loc="k,48,25,48,34" name="clock_gen">
                  <delay loc="k,49,13,49,14">
                    <const loc="k,49,30,49,31" name="50000.0" dtype_id="5"/>
                    <assign loc="k,49,44,49,45" dtype_id="3">
                      <not loc="k,49,46,49,47" dtype_id="3">
                        <varref loc="k,49,47,49,53" name="clk_10" dtype_id="3"/>
                      </not>
                      <varref loc="k,49,37,49,43" name="clk_10" dtype_id="3"/>
                    </assign>
                  </delay>
                </begin>
              </begin>
            </while>
            <begin loc="k,52,17,52,24" name="run_sim">
              <delay loc="k,53,13,53,14">
                <const loc="k,53,26,53,27" name="100000000000.0" dtype_id="5"/>
              </delay>
              <finish loc="k,54,13,54,20"/>
            </begin>
            <begin loc="k,57,17,57,22" name="reset">
              <assign loc="k,58,21,58,22" dtype_id="3">
                <const loc="k,58,23,58,27" name="1&apos;h1" dtype_id="3"/>
                <varref loc="k,58,13,58,20" name="uart_rx" dtype_id="3"/>
              </assign>
              <assign loc="k,59,20,59,21" dtype_id="3">
                <const loc="k,59,22,59,26" name="1&apos;h0" dtype_id="3"/>
                <varref loc="k,59,13,59,19" name="arst_n" dtype_id="3"/>
              </assign>
              <delay loc="k,60,13,60,14">
                <const loc="k,60,14,60,19" name="100000.0" dtype_id="5"/>
                <assign loc="k,61,20,61,21" dtype_id="3">
                  <const loc="k,61,22,61,26" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="k,61,13,61,19" name="arst_n" dtype_id="3"/>
                </assign>
              </delay>
              <delay loc="k,62,13,62,14">
                <const loc="k,62,14,62,23" name="1000000000.0" dtype_id="5"/>
                <stmtexpr loc="k,63,13,63,24">
                  <taskref loc="k,63,13,63,24" name="output_byte" dtype_id="9">
                    <arg loc="k,63,25,63,29">
                      <const loc="k,63,25,63,29" name="8&apos;h0" dtype_id="4"/>
                    </arg>
                  </taskref>
                </stmtexpr>
              </delay>
              <stmtexpr loc="k,64,13,64,24">
                <taskref loc="k,64,13,64,24" name="output_byte" dtype_id="9">
                  <arg loc="k,64,25,64,30">
                    <const loc="k,64,25,64,30" name="8&apos;h22" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,65,13,65,24">
                <taskref loc="k,65,13,65,24" name="output_byte" dtype_id="9">
                  <arg loc="k,65,25,65,30">
                    <const loc="k,65,25,65,30" name="8&apos;h33" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <stmtexpr loc="k,66,13,66,24">
                <taskref loc="k,66,13,66,24" name="output_byte" dtype_id="9">
                  <arg loc="k,66,25,66,30">
                    <const loc="k,66,25,66,30" name="8&apos;h44" dtype_id="4"/>
                  </arg>
                </taskref>
              </stmtexpr>
              <delay loc="k,73,13,73,14">
                <const loc="k,73,14,73,21" name="10000000.000000002" dtype_id="5"/>
              </delay>
            </begin>
          </fork>
        </begin>
      </initial>
      <var loc="k,82,10,82,20" name="tick_100ms" dtype_id="3" vartype="logic" origName="tick_100ms"/>
      <var loc="k,83,10,83,13" name="led" dtype_id="3" vartype="logic" origName="led"/>
      <var loc="k,85,10,85,15" name="data0" dtype_id="3" vartype="logic" origName="data0"/>
      <var loc="k,85,17,85,22" name="data1" dtype_id="3" vartype="logic" origName="data1"/>
      <var loc="k,85,24,85,29" name="data2" dtype_id="3" vartype="logic" origName="data2"/>
      <var loc="k,85,31,85,36" name="data3" dtype_id="3" vartype="logic" origName="data3"/>
      <var loc="k,85,38,85,43" name="data4" dtype_id="3" vartype="logic" origName="data4"/>
      <var loc="k,85,45,85,50" name="data5" dtype_id="3" vartype="logic" origName="data5"/>
      <var loc="k,85,52,85,57" name="data6" dtype_id="3" vartype="logic" origName="data6"/>
      <var loc="k,85,60,85,65" name="data7" dtype_id="3" vartype="logic" origName="data7"/>
      <var loc="k,86,10,86,19" name="clk_psram" dtype_id="3" vartype="logic" origName="clk_psram"/>
      <var loc="k,86,20,86,23" name="csn" dtype_id="3" vartype="logic" origName="csn"/>
      <instance loc="k,88,8,88,11" name="dut" defName="top" origName="dut">
        <port loc="k,89,8,89,11" name="clk" direction="in" portIndex="1">
          <varref loc="k,89,12,89,18" name="clk_10" dtype_id="3"/>
        </port>
        <port loc="k,90,8,90,14" name="arst_n" direction="in" portIndex="2">
          <varref loc="k,90,15,90,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="k,91,8,91,16" name="tick_1us" direction="out" portIndex="3">
          <varref loc="k,91,17,91,25" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="k,92,8,92,15" name="uart_tx" direction="out" portIndex="4">
          <varref loc="k,92,16,92,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="k,93,8,93,15" name="uart_rx" direction="in" portIndex="5">
          <varref loc="k,93,16,93,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="k,94,8,94,12" name="sent" direction="out" portIndex="6"/>
        <port loc="k,105,8,105,11" name="led" direction="out" portIndex="7">
          <varref loc="k,105,12,105,15" name="led" dtype_id="3"/>
        </port>
        <port loc="k,88,8,88,11" name="o_psram_csn" direction="out" portIndex="0"/>
        <port loc="k,88,8,88,11" name="o_psram_sclk" direction="out" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data0" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data1" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data2" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data3" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data4" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data5" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data6" direction="inout" portIndex="0"/>
        <port loc="k,88,8,88,11" name="io_psram_data7" direction="inout" portIndex="0"/>
      </instance>
    </module>
    <package loc="a,0,0,0,0" name="$unit" origName="__024unit">
      <typedef loc="i,49,3,49,15" name="MachineState" dtype_id="10"/>
    </package>
    <module loc="j,40,8,40,11" name="top" origName="top">
      <var loc="j,43,18,43,21" name="clk" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="j,44,18,44,24" name="arst_n" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="j,45,18,45,26" name="tick_1us" dtype_id="3" dir="output" pinIndex="3" vartype="logic" origName="tick_1us"/>
      <var loc="j,46,18,46,25" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="j,47,18,47,25" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="j,50,17,50,21" name="sent" dtype_id="3" dir="output" pinIndex="6" vartype="logic" origName="sent"/>
      <var loc="j,52,18,52,29" name="o_psram_csn" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="o_psram_csn"/>
      <var loc="j,53,18,53,30" name="o_psram_sclk" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="o_psram_sclk"/>
      <var loc="j,54,18,54,32" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="9" vartype="logic" origName="io_psram_data0"/>
      <var loc="j,55,18,55,32" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="10" vartype="logic" origName="io_psram_data1"/>
      <var loc="j,56,18,56,32" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="11" vartype="logic" origName="io_psram_data2"/>
      <var loc="j,57,18,57,32" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="12" vartype="logic" origName="io_psram_data3"/>
      <var loc="j,58,18,58,32" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="13" vartype="logic" origName="io_psram_data4"/>
      <var loc="j,59,18,59,32" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="14" vartype="logic" origName="io_psram_data5"/>
      <var loc="j,60,18,60,32" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="15" vartype="logic" origName="io_psram_data6"/>
      <var loc="j,61,18,61,32" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="16" vartype="logic" origName="io_psram_data7"/>
      <var loc="j,62,18,62,21" name="led" dtype_id="3" dir="output" pinIndex="17" vartype="logic" origName="led"/>
      <var loc="j,73,10,73,16" name="clk270" dtype_id="3" vartype="logic" origName="clk270"/>
      <var loc="j,73,18,73,24" name="clk180" dtype_id="3" vartype="logic" origName="clk180"/>
      <var loc="j,73,26,73,31" name="clk90" dtype_id="3" vartype="logic" origName="clk90"/>
      <var loc="j,73,33,73,37" name="clk0" dtype_id="3" vartype="logic" origName="clk0"/>
      <var loc="j,73,39,73,50" name="usr_ref_out" dtype_id="3" vartype="logic" origName="usr_ref_out"/>
      <var loc="j,73,52,73,59" name="clk_out" dtype_id="3" vartype="logic" origName="clk_out"/>
      <var loc="j,74,10,74,27" name="usr_pll_lock_stdy" dtype_id="3" vartype="logic" origName="usr_pll_lock_stdy"/>
      <var loc="j,74,29,74,41" name="usr_pll_lock" dtype_id="3" vartype="logic" origName="usr_pll_lock"/>
      <initial loc="j,77,4,77,11">
        <begin loc="j,77,12,77,17">
          <assign loc="j,78,15,78,16" dtype_id="3">
            <const loc="j,78,17,78,21" name="1&apos;h0" dtype_id="3"/>
            <varref loc="j,78,7,78,14" name="clk_out" dtype_id="3"/>
          </assign>
          <while loc="j,79,7,79,14">
            <begin>
            </begin>
            <begin>
              <const loc="j,79,7,79,14" name="1&apos;h1" dtype_id="3"/>
            </begin>
            <begin>
              <begin loc="j,79,15,79,20">
                <delay loc="j,80,10,80,11">
                  <const loc="j,80,11,80,17" name="12.499999999999998" dtype_id="5"/>
                  <assign loc="j,80,26,80,27" dtype_id="3">
                    <not loc="j,80,28,80,29" dtype_id="3">
                      <varref loc="j,80,29,80,36" name="clk_out" dtype_id="3"/>
                    </not>
                    <varref loc="j,80,18,80,25" name="clk_out" dtype_id="3"/>
                  </assign>
                </delay>
              </begin>
            </begin>
          </while>
        </begin>
      </initial>
      <var loc="j,100,16,100,23" name="counter" dtype_id="10" vartype="logic" origName="counter"/>
      <var loc="j,101,10,101,22" name="tick_1us_reg" dtype_id="3" vartype="logic" origName="tick_1us_reg"/>
      <always loc="j,102,4,102,13">
        <sentree loc="j,102,14,102,15">
          <senitem loc="j,102,35,102,42" edgeType="NEG">
            <varref loc="j,102,43,102,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,102,16,102,23" edgeType="POS">
            <varref loc="j,102,24,102,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,102,51,102,56">
          <if loc="j,103,7,103,9">
            <varref loc="j,103,10,103,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,106,12,106,17">
                <if loc="j,107,10,107,12">
                  <eq loc="j,107,21,107,23" dtype_id="3">
                    <const loc="j,107,24,107,29" name="6&apos;h27" dtype_id="10"/>
                    <varref loc="j,107,13,107,20" name="counter" dtype_id="10"/>
                  </eq>
                  <begin>
                    <begin loc="j,107,31,107,36">
                      <assigndly loc="j,108,26,108,28" dtype_id="3">
                        <const loc="j,108,29,108,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="j,108,13,108,25" name="tick_1us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,109,26,109,28" dtype_id="10">
                        <const loc="j,109,29,109,33" name="6&apos;h0" dtype_id="10"/>
                        <varref loc="j,109,13,109,20" name="counter" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                  <begin>
                    <begin loc="j,111,15,111,20">
                      <assigndly loc="j,112,26,112,28" dtype_id="3">
                        <const loc="j,112,29,112,33" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,112,13,112,25" name="tick_1us_reg" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,113,21,113,23" dtype_id="10">
                        <add loc="j,113,32,113,33" dtype_id="10">
                          <const loc="j,113,34,113,38" name="6&apos;h1" dtype_id="10"/>
                          <varref loc="j,113,24,113,31" name="counter" dtype_id="10"/>
                        </add>
                        <varref loc="j,113,13,113,20" name="counter" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="j,103,26,103,31">
                <assigndly loc="j,104,18,104,20" dtype_id="10">
                  <const loc="j,104,21,104,23" name="6&apos;h0" dtype_id="10"/>
                  <varref loc="j,104,10,104,17" name="counter" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,129,16,129,28" name="uart_tx_data" dtype_id="4" vartype="logic" origName="uart_tx_data"/>
      <var loc="j,130,10,130,23" name="uart_tx_write" dtype_id="3" vartype="logic" origName="uart_tx_write"/>
      <var loc="j,131,10,131,22" name="uart_rx_read" dtype_id="3" vartype="logic" origName="uart_rx_read"/>
      <var loc="j,131,24,131,36" name="uart_tx_busy" dtype_id="3" vartype="logic" origName="uart_tx_busy"/>
      <var loc="j,131,38,131,50" name="uart_rx_flop" dtype_id="3" vartype="logic" origName="uart_rx_flop"/>
      <var loc="j,132,14,132,25" name="uart_rx_arr" dtype_id="11" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <instance loc="j,134,9,134,15" name="u_uart" defName="uart" origName="u_uart">
        <port loc="j,135,8,135,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="j,135,15,135,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="j,136,8,136,11" name="clk" direction="in" portIndex="2">
          <varref loc="j,136,12,136,19" name="clk_out" dtype_id="3"/>
        </port>
        <port loc="j,138,8,138,16" name="tick_1us" direction="in" portIndex="3">
          <varref loc="j,138,17,138,25" name="tick_1us" dtype_id="3"/>
        </port>
        <port loc="j,140,8,140,21" name="uart_tx_write" direction="in" portIndex="4">
          <varref loc="j,140,22,140,35" name="uart_tx_write" dtype_id="3"/>
        </port>
        <port loc="j,141,8,141,20" name="uart_tx_data" direction="in" portIndex="5">
          <varref loc="j,141,21,141,33" name="uart_tx_data" dtype_id="4"/>
        </port>
        <port loc="j,142,8,142,20" name="uart_rx_read" direction="in" portIndex="6">
          <varref loc="j,142,21,142,33" name="uart_rx_read" dtype_id="3"/>
        </port>
        <port loc="j,143,8,143,15" name="uart_rx" direction="in" portIndex="7">
          <varref loc="j,143,16,143,23" name="uart_rx" dtype_id="3"/>
        </port>
        <port loc="j,145,8,145,20" name="uart_tx_busy" direction="out" portIndex="8">
          <varref loc="j,145,21,145,33" name="uart_tx_busy" dtype_id="3"/>
        </port>
        <port loc="j,146,8,146,15" name="uart_tx" direction="out" portIndex="9">
          <varref loc="j,146,16,146,23" name="uart_tx" dtype_id="3"/>
        </port>
        <port loc="j,148,8,148,19" name="uart_rx_arr" direction="out" portIndex="10">
          <varref loc="j,148,20,148,31" name="uart_rx_arr" dtype_id="11"/>
        </port>
      </instance>
      <var loc="j,153,10,153,19" name="psram_stb" dtype_id="3" vartype="logic" origName="psram_stb"/>
      <var loc="j,153,21,153,29" name="psram_we" dtype_id="3" vartype="logic" origName="psram_we"/>
      <var loc="j,153,31,153,41" name="psram_busy" dtype_id="3" vartype="logic" origName="psram_busy"/>
      <var loc="j,154,17,154,27" name="psram_rdat" dtype_id="12" vartype="logic" origName="psram_rdat"/>
      <var loc="j,155,16,155,29" name="command_bytes" dtype_id="13" vartype="" origName="command_bytes"/>
      <instance loc="j,157,10,157,17" name="u_psram" defName="psram" origName="u_psram">
        <port loc="j,158,8,158,14" name="arst_n" direction="in" portIndex="1">
          <varref loc="j,158,15,158,21" name="arst_n" dtype_id="3"/>
        </port>
        <port loc="j,159,8,159,13" name="i_clk" direction="in" portIndex="2">
          <varref loc="j,159,14,159,21" name="clk_out" dtype_id="3"/>
        </port>
        <port loc="j,161,8,161,13" name="i_stb" direction="in" portIndex="3">
          <varref loc="j,161,14,161,23" name="psram_stb" dtype_id="3"/>
        </port>
        <port loc="j,162,8,162,12" name="i_we" direction="in" portIndex="4">
          <varref loc="j,162,13,162,21" name="psram_we" dtype_id="3"/>
        </port>
        <port loc="j,164,8,164,14" name="i_addr" direction="in" portIndex="5">
          <concat loc="j,164,49,164,50" dtype_id="14">
            <arraysel loc="j,164,29,164,30" dtype_id="4">
              <varref loc="j,164,16,164,29" name="command_bytes" dtype_id="13"/>
              <const loc="j,164,30,164,31" name="3&apos;h3" dtype_id="6"/>
            </arraysel>
            <concat loc="j,164,32,164,33" dtype_id="12">
              <arraysel loc="j,164,46,164,47" dtype_id="4">
                <varref loc="j,164,33,164,46" name="command_bytes" dtype_id="13"/>
                <const loc="j,164,47,164,48" name="3&apos;h2" dtype_id="6"/>
              </arraysel>
              <arraysel loc="j,164,63,164,64" dtype_id="4">
                <varref loc="j,164,50,164,63" name="command_bytes" dtype_id="13"/>
                <const loc="j,164,64,164,65" name="3&apos;h1" dtype_id="6"/>
              </arraysel>
            </concat>
          </concat>
        </port>
        <port loc="j,165,8,165,13" name="i_din" direction="in" portIndex="6">
          <concat loc="j,165,31,165,32" dtype_id="12">
            <arraysel loc="j,165,28,165,29" dtype_id="4">
              <varref loc="j,165,15,165,28" name="command_bytes" dtype_id="13"/>
              <const loc="j,165,29,165,30" name="3&apos;h5" dtype_id="6"/>
            </arraysel>
            <arraysel loc="j,165,45,165,46" dtype_id="4">
              <varref loc="j,165,32,165,45" name="command_bytes" dtype_id="13"/>
              <const loc="j,165,46,165,47" name="3&apos;h4" dtype_id="6"/>
            </arraysel>
          </concat>
        </port>
        <port loc="j,167,8,167,18" name="psram_busy" direction="out" portIndex="7">
          <varref loc="j,167,19,167,29" name="psram_busy" dtype_id="3"/>
        </port>
        <port loc="j,169,8,169,14" name="o_dout" direction="out" portIndex="8">
          <varref loc="j,169,15,169,25" name="psram_rdat" dtype_id="12"/>
        </port>
        <port loc="j,171,8,171,19" name="o_psram_csn" direction="out" portIndex="9">
          <varref loc="j,171,20,171,31" name="o_psram_csn" dtype_id="3"/>
        </port>
        <port loc="j,172,8,172,20" name="o_psram_sclk" direction="out" portIndex="10">
          <varref loc="j,172,21,172,33" name="o_psram_sclk" dtype_id="3"/>
        </port>
        <port loc="j,173,8,173,22" name="io_psram_data0" direction="inout" portIndex="11">
          <varref loc="j,173,23,173,37" name="io_psram_data0" dtype_id="3"/>
        </port>
        <port loc="j,174,8,174,22" name="io_psram_data1" direction="inout" portIndex="12">
          <varref loc="j,174,23,174,37" name="io_psram_data1" dtype_id="3"/>
        </port>
        <port loc="j,175,8,175,22" name="io_psram_data2" direction="inout" portIndex="13">
          <varref loc="j,175,23,175,37" name="io_psram_data2" dtype_id="3"/>
        </port>
        <port loc="j,176,8,176,22" name="io_psram_data3" direction="inout" portIndex="14">
          <varref loc="j,176,23,176,37" name="io_psram_data3" dtype_id="3"/>
        </port>
        <port loc="j,177,8,177,22" name="io_psram_data4" direction="inout" portIndex="15">
          <varref loc="j,177,23,177,37" name="io_psram_data4" dtype_id="3"/>
        </port>
        <port loc="j,178,8,178,22" name="io_psram_data5" direction="inout" portIndex="16">
          <varref loc="j,178,23,178,37" name="io_psram_data5" dtype_id="3"/>
        </port>
        <port loc="j,179,8,179,22" name="io_psram_data6" direction="inout" portIndex="17">
          <varref loc="j,179,23,179,37" name="io_psram_data6" dtype_id="3"/>
        </port>
        <port loc="j,180,8,180,22" name="io_psram_data7" direction="inout" portIndex="18">
          <varref loc="j,180,23,180,37" name="io_psram_data7" dtype_id="3"/>
        </port>
        <port loc="j,157,10,157,17" name="o_done" direction="out" portIndex="0"/>
      </instance>
      <typedef loc="j,189,58,189,71" name="psram_state_t" dtype_id="15"/>
      <var loc="j,190,18,190,29" name="psram_state" dtype_id="15" vartype="psram_state_t" origName="psram_state"/>
      <var loc="j,195,16,195,26" name="byte_count" dtype_id="16" vartype="logic" origName="byte_count"/>
      <always loc="j,197,4,197,13">
        <sentree loc="j,197,14,197,15">
          <senitem loc="j,197,35,197,42" edgeType="NEG">
            <varref loc="j,197,43,197,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,197,16,197,23" edgeType="POS">
            <varref loc="j,197,24,197,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,197,51,197,56">
          <if loc="j,198,7,198,9">
            <varref loc="j,198,10,198,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,202,12,202,17">
                <case loc="j,203,17,203,21">
                  <varref loc="j,203,23,203,34" name="psram_state" dtype_id="15"/>
                  <caseitem loc="j,204,17,204,18">
                    <const loc="j,204,13,204,17" name="2&apos;h0" dtype_id="15"/>
                    <begin loc="j,204,19,204,24">
                      <if loc="j,205,16,205,18">
                        <not loc="j,205,27,205,29" dtype_id="3">
                          <varref loc="j,205,19,205,26" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="j,205,36,205,41">
                            <assigndly loc="j,206,31,206,33" dtype_id="15">
                              <const loc="j,206,34,206,46" name="2&apos;h1" dtype_id="15"/>
                              <varref loc="j,206,19,206,30" name="psram_state" dtype_id="15"/>
                            </assigndly>
                            <assigndly loc="j,207,31,207,33" dtype_id="16">
                              <const loc="j,207,34,207,36" name="3&apos;h0" dtype_id="16"/>
                              <varref loc="j,207,19,207,29" name="byte_count" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,210,25,210,26">
                    <const loc="j,210,13,210,25" name="2&apos;h1" dtype_id="15"/>
                    <begin loc="j,210,27,210,32">
                      <if loc="j,211,16,211,18">
                        <sel loc="j,211,31,211,36" dtype_id="3">
                          <varref loc="j,211,19,211,30" name="uart_rx_arr" dtype_id="11"/>
                          <const loc="j,211,31,211,36" name="32&apos;h9" dtype_id="7"/>
                          <const loc="j,211,31,211,36" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                        <begin>
                          <begin loc="j,211,46,211,51">
                            <assigndly loc="j,212,45,212,47" dtype_id="4">
                              <sel loc="j,212,60,212,64" dtype_id="4">
                                <varref loc="j,212,48,212,59" name="uart_rx_arr" dtype_id="11"/>
                                <const loc="j,212,60,212,64" name="32&apos;h0" dtype_id="7"/>
                                <const loc="j,212,60,212,64" name="32&apos;h8" dtype_id="7"/>
                              </sel>
                              <arraysel loc="j,212,32,212,33" dtype_id="4">
                                <varref loc="j,212,19,212,32" name="command_bytes" dtype_id="13"/>
                                <varref loc="j,212,33,212,43" name="byte_count" dtype_id="16"/>
                              </arraysel>
                            </assigndly>
                            <assigndly loc="j,213,30,213,32" dtype_id="16">
                              <add loc="j,213,44,213,45" dtype_id="16">
                                <const loc="j,213,46,213,50" name="3&apos;h1" dtype_id="16"/>
                                <varref loc="j,213,33,213,43" name="byte_count" dtype_id="16"/>
                              </add>
                              <varref loc="j,213,19,213,29" name="byte_count" dtype_id="16"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                      <if loc="j,215,16,215,18">
                        <or loc="j,215,38,215,39" dtype_id="3">
                          <eq loc="j,215,30,215,32" dtype_id="3">
                            <const loc="j,215,33,215,37" name="3&apos;h6" dtype_id="16"/>
                            <varref loc="j,215,19,215,29" name="byte_count" dtype_id="16"/>
                          </eq>
                          <and loc="j,215,60,215,61" dtype_id="3">
                            <eq loc="j,215,52,215,54" dtype_id="3">
                              <const loc="j,215,55,215,59" name="3&apos;h4" dtype_id="16"/>
                              <varref loc="j,215,41,215,51" name="byte_count" dtype_id="16"/>
                            </eq>
                            <eq loc="j,215,79,215,81" dtype_id="3">
                              <const loc="j,215,82,215,84" name="8&apos;h0" dtype_id="4"/>
                              <arraysel loc="j,215,75,215,76" dtype_id="4">
                                <varref loc="j,215,62,215,75" name="command_bytes" dtype_id="13"/>
                                <const loc="j,215,76,215,77" name="3&apos;h0" dtype_id="6"/>
                              </arraysel>
                            </eq>
                          </and>
                        </or>
                        <begin>
                          <begin loc="j,215,87,215,92">
                            <assigndly loc="j,216,31,216,33" dtype_id="15">
                              <const loc="j,216,34,216,44" name="2&apos;h2" dtype_id="15"/>
                              <varref loc="j,216,19,216,30" name="psram_state" dtype_id="15"/>
                            </assigndly>
                            <assigndly loc="j,217,31,217,33" dtype_id="3">
                              <const loc="j,217,34,217,38" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="j,217,19,217,28" name="psram_stb" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="j,218,31,218,33" dtype_id="3">
                              <eq loc="j,218,46,218,48" dtype_id="3">
                                <const loc="j,218,49,218,53" name="3&apos;h6" dtype_id="16"/>
                                <varref loc="j,218,35,218,45" name="byte_count" dtype_id="16"/>
                              </eq>
                              <varref loc="j,218,19,218,27" name="psram_we" dtype_id="3"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,221,23,221,24">
                    <const loc="j,221,13,221,23" name="2&apos;h2" dtype_id="15"/>
                    <begin loc="j,221,25,221,30">
                      <assigndly loc="j,222,28,222,30" dtype_id="3">
                        <const loc="j,222,31,222,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,222,16,222,25" name="psram_stb" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,223,28,223,30" dtype_id="3">
                        <const loc="j,223,31,223,35" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="j,223,16,223,24" name="psram_we" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,224,28,224,30" dtype_id="15">
                        <const loc="j,224,31,224,46" name="2&apos;h3" dtype_id="15"/>
                        <varref loc="j,224,16,224,27" name="psram_state" dtype_id="15"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="j,226,28,226,29">
                    <const loc="j,226,13,226,28" name="2&apos;h3" dtype_id="15"/>
                    <begin loc="j,226,30,226,35">
                      <if loc="j,227,16,227,18">
                        <not loc="j,227,30,227,32" dtype_id="3">
                          <varref loc="j,227,19,227,29" name="psram_busy" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="j,227,39,227,44">
                            <assigndly loc="j,228,31,228,33" dtype_id="15">
                              <const loc="j,228,34,228,38" name="2&apos;h0" dtype_id="15"/>
                              <varref loc="j,228,19,228,30" name="psram_state" dtype_id="15"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="j,198,26,198,31">
                <assigndly loc="j,199,22,199,24" dtype_id="15">
                  <const loc="j,199,25,199,29" name="2&apos;h0" dtype_id="15"/>
                  <varref loc="j,199,10,199,21" name="psram_state" dtype_id="15"/>
                </assigndly>
                <assigndly loc="j,200,24,200,26" dtype_id="16">
                  <const loc="j,200,27,200,29" name="3&apos;h0" dtype_id="16"/>
                  <varref loc="j,200,10,200,20" name="byte_count" dtype_id="16"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,240,17,240,28" name="uart_buffer" dtype_id="12" vartype="logic" origName="uart_buffer"/>
      <var loc="j,241,17,241,34" name="uart_buffer_state" dtype_id="15" vartype="logic" origName="uart_buffer_state"/>
      <always loc="j,243,4,243,13">
        <sentree loc="j,243,14,243,15">
          <senitem loc="j,243,16,243,23" edgeType="POS">
            <varref loc="j,243,24,243,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,243,41,243,53" name="_uart_buffer">
          <if loc="j,244,7,244,9">
            <varref loc="j,244,11,244,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,248,12,248,17">
                <if loc="j,249,10,249,12">
                  <and loc="j,249,65,249,66" dtype_id="3">
                    <and loc="j,249,32,249,33" dtype_id="3">
                      <not loc="j,249,24,249,26" dtype_id="3">
                        <varref loc="j,249,13,249,23" name="psram_busy" dtype_id="3"/>
                      </not>
                      <eq loc="j,249,46,249,48" dtype_id="3">
                        <const loc="j,249,49,249,64" name="2&apos;h3" dtype_id="15"/>
                        <varref loc="j,249,34,249,45" name="psram_state" dtype_id="15"/>
                      </eq>
                    </and>
                    <eq loc="j,249,84,249,86" dtype_id="3">
                      <const loc="j,249,87,249,89" name="8&apos;h0" dtype_id="4"/>
                      <arraysel loc="j,249,80,249,81" dtype_id="4">
                        <varref loc="j,249,67,249,80" name="command_bytes" dtype_id="13"/>
                        <const loc="j,249,81,249,82" name="3&apos;h0" dtype_id="6"/>
                      </arraysel>
                    </eq>
                  </and>
                  <begin>
                    <begin loc="j,249,91,249,96">
                      <assigndly loc="j,250,31,250,33" dtype_id="12">
                        <varref loc="j,250,34,250,44" name="psram_rdat" dtype_id="12"/>
                        <varref loc="j,250,13,250,24" name="uart_buffer" dtype_id="12"/>
                      </assigndly>
                      <assigndly loc="j,251,31,251,33" dtype_id="15">
                        <const loc="j,251,34,251,38" name="2&apos;h2" dtype_id="15"/>
                        <varref loc="j,251,13,251,30" name="uart_buffer_state" dtype_id="15"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="j,254,10,254,12">
                  <varref loc="j,254,13,254,26" name="uart_tx_write" dtype_id="3"/>
                  <begin>
                    <begin loc="j,254,28,254,33">
                      <assigndly loc="j,255,31,255,33" dtype_id="15">
                        <sub loc="j,255,52,255,53" dtype_id="15">
                          <varref loc="j,255,34,255,51" name="uart_buffer_state" dtype_id="15"/>
                          <const loc="j,255,54,255,58" name="2&apos;h1" dtype_id="15"/>
                        </sub>
                        <varref loc="j,255,13,255,30" name="uart_buffer_state" dtype_id="15"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="j,244,27,244,32">
                <assigndly loc="j,245,28,245,30" dtype_id="12">
                  <const loc="j,245,31,245,33" name="16&apos;h0" dtype_id="12"/>
                  <varref loc="j,245,10,245,21" name="uart_buffer" dtype_id="12"/>
                </assigndly>
                <assigndly loc="j,246,28,246,30" dtype_id="15">
                  <const loc="j,246,31,246,33" name="2&apos;h0" dtype_id="15"/>
                  <varref loc="j,246,10,246,27" name="uart_buffer_state" dtype_id="15"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,260,16,260,34" name="count_before_write" dtype_id="16" vartype="logic" origName="count_before_write"/>
      <always loc="j,261,4,261,13">
        <sentree loc="j,261,14,261,15">
          <senitem loc="j,261,17,261,24" edgeType="POS">
            <varref loc="j,261,25,261,32" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,261,43,261,55" name="_count_bf_wr">
          <if loc="j,262,7,262,9">
            <varref loc="j,262,10,262,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,265,12,265,17">
                <if loc="j,266,10,266,12">
                  <and loc="j,266,62,266,63" dtype_id="3">
                    <and loc="j,266,34,266,35" dtype_id="3">
                      <not loc="j,266,26,266,28" dtype_id="3">
                        <varref loc="j,266,13,266,25" name="uart_tx_busy" dtype_id="3"/>
                      </not>
                      <neq loc="j,266,54,266,56" dtype_id="3">
                        <const loc="j,266,57,266,61" name="2&apos;h0" dtype_id="15"/>
                        <varref loc="j,266,36,266,53" name="uart_buffer_state" dtype_id="15"/>
                      </neq>
                    </and>
                    <varref loc="j,266,64,266,72" name="tick_1us" dtype_id="3"/>
                  </and>
                  <begin>
                    <begin loc="j,266,74,266,79">
                      <assigndly loc="j,267,32,267,34" dtype_id="16">
                        <add loc="j,267,54,267,55" dtype_id="16">
                          <const loc="j,267,56,267,60" name="3&apos;h1" dtype_id="16"/>
                          <varref loc="j,267,35,267,53" name="count_before_write" dtype_id="16"/>
                        </add>
                        <varref loc="j,267,13,267,31" name="count_before_write" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="j,269,10,269,12">
                  <eq loc="j,269,32,269,34" dtype_id="3">
                    <const loc="j,269,35,269,37" name="3&apos;h7" dtype_id="16"/>
                    <varref loc="j,269,13,269,31" name="count_before_write" dtype_id="16"/>
                  </eq>
                  <begin>
                    <begin loc="j,269,39,269,44">
                      <assigndly loc="j,270,32,270,34" dtype_id="16">
                        <const loc="j,270,35,270,39" name="3&apos;h0" dtype_id="16"/>
                        <varref loc="j,270,13,270,31" name="count_before_write" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <begin loc="j,262,26,262,31">
                <assigndly loc="j,263,29,263,31" dtype_id="16">
                  <const loc="j,263,32,263,34" name="3&apos;h0" dtype_id="16"/>
                  <varref loc="j,263,10,263,28" name="count_before_write" dtype_id="16"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,283,17,283,27" name="counter_10" dtype_id="17" vartype="logic" origName="counter_10"/>
      <always loc="j,285,4,285,13">
        <sentree loc="j,285,14,285,15">
          <senitem loc="j,285,35,285,42" edgeType="NEG">
            <varref loc="j,285,43,285,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,285,16,285,23" edgeType="POS">
            <varref loc="j,285,24,285,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,285,51,285,56">
          <if loc="j,286,7,286,9">
            <varref loc="j,286,10,286,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,289,12,289,17">
                <assigndly loc="j,290,21,290,23" dtype_id="17">
                  <add loc="j,290,35,290,36" dtype_id="17">
                    <const loc="j,290,37,290,42" name="12&apos;h1" dtype_id="17"/>
                    <varref loc="j,290,24,290,34" name="counter_10" dtype_id="17"/>
                  </add>
                  <varref loc="j,290,10,290,20" name="counter_10" dtype_id="17"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,286,26,286,31">
                <assigndly loc="j,287,21,287,23" dtype_id="17">
                  <const loc="j,287,24,287,26" name="12&apos;h0" dtype_id="17"/>
                  <varref loc="j,287,10,287,20" name="counter_10" dtype_id="17"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,297,17,297,26" name="u_counter" dtype_id="18" vartype="logic" origName="u_counter"/>
      <always loc="j,299,4,299,13">
        <sentree loc="j,299,14,299,15">
          <senitem loc="j,299,35,299,42" edgeType="NEG">
            <varref loc="j,299,43,299,49" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="j,299,16,299,23" edgeType="POS">
            <varref loc="j,299,24,299,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,299,51,299,56">
          <if loc="j,300,7,300,9">
            <varref loc="j,300,10,300,16" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="j,303,12,303,17">
                <assigndly loc="j,304,20,304,22" dtype_id="18">
                  <add loc="j,304,33,304,34" dtype_id="18">
                    <const loc="j,304,35,304,40" name="28&apos;h1" dtype_id="18"/>
                    <varref loc="j,304,23,304,32" name="u_counter" dtype_id="18"/>
                  </add>
                  <varref loc="j,304,10,304,19" name="u_counter" dtype_id="18"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="j,300,26,300,31">
                <assigndly loc="j,301,20,301,22" dtype_id="18">
                  <const loc="j,301,23,301,25" name="28&apos;h0" dtype_id="18"/>
                  <varref loc="j,301,10,301,19" name="u_counter" dtype_id="18"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="j,310,10,310,16" name="buffer" dtype_id="19" vartype="" origName="buffer"/>
      <var loc="j,311,10,311,21" name="buffer_full" dtype_id="3" vartype="logic" origName="buffer_full"/>
      <var loc="j,313,16,313,18" name="in" dtype_id="16" vartype="logic" origName="in"/>
      <var loc="j,314,10,314,22" name="uart_tx_prev" dtype_id="3" vartype="logic" origName="uart_tx_prev"/>
      <always loc="j,316,4,316,13">
        <sentree loc="j,316,14,316,15">
          <senitem loc="j,316,16,316,23" edgeType="POS">
            <varref loc="j,316,24,316,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,316,33,316,38">
          <if loc="j,317,7,317,9">
            <and loc="j,317,30,317,31" dtype_id="3">
              <not loc="j,317,22,317,24" dtype_id="3">
                <varref loc="j,317,10,317,21" name="buffer_full" dtype_id="3"/>
              </not>
              <neq loc="j,317,45,317,47" dtype_id="3">
                <varref loc="j,317,32,317,44" name="uart_tx_prev" dtype_id="3"/>
                <varref loc="j,317,48,317,55" name="uart_tx" dtype_id="3"/>
              </neq>
            </and>
            <begin>
              <begin loc="j,317,57,317,62">
                <assigndly loc="j,318,22,318,24" dtype_id="3">
                  <varref loc="j,318,25,318,32" name="uart_tx" dtype_id="3"/>
                  <arraysel loc="j,318,17,318,18" dtype_id="3">
                    <varref loc="j,318,10,318,16" name="buffer" dtype_id="19"/>
                    <varref loc="j,318,18,318,20" name="in" dtype_id="16"/>
                  </arraysel>
                </assigndly>
                <assigndly loc="j,319,22,319,24" dtype_id="16">
                  <add loc="j,319,28,319,29" dtype_id="16">
                    <const loc="j,319,30,319,34" name="3&apos;h1" dtype_id="16"/>
                    <varref loc="j,319,25,319,27" name="in" dtype_id="16"/>
                  </add>
                  <varref loc="j,319,10,319,12" name="in" dtype_id="16"/>
                </assigndly>
                <if loc="j,320,10,320,12">
                  <eq loc="j,320,16,320,18" dtype_id="3">
                    <const loc="j,320,19,320,21" name="3&apos;h7" dtype_id="16"/>
                    <varref loc="j,320,13,320,15" name="in" dtype_id="16"/>
                  </eq>
                  <begin>
                    <begin loc="j,320,23,320,28">
                      <assigndly loc="j,321,25,321,27" dtype_id="3">
                        <const loc="j,321,28,321,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="j,321,13,321,24" name="buffer_full" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="j,322,16,322,18" dtype_id="16">
                        <const loc="j,322,19,322,23" name="3&apos;h0" dtype_id="16"/>
                        <varref loc="j,322,13,322,15" name="in" dtype_id="16"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
              </begin>
            </begin>
            <begin>
              <if loc="j,325,12,325,14">
                <eq loc="j,325,32,325,34" dtype_id="3">
                  <const loc="j,325,35,325,37" name="3&apos;h7" dtype_id="16"/>
                  <sel loc="j,325,24,325,25" dtype_id="16">
                    <varref loc="j,325,15,325,24" name="u_counter" dtype_id="18"/>
                    <const loc="j,325,28,325,30" name="5&apos;h19" dtype_id="20"/>
                    <const loc="j,325,25,325,27" name="32&apos;h3" dtype_id="7"/>
                  </sel>
                </eq>
                <begin>
                  <begin loc="j,325,39,325,44">
                    <assigndly loc="j,326,22,326,24" dtype_id="3">
                      <const loc="j,326,25,326,29" name="1&apos;h0" dtype_id="3"/>
                      <varref loc="j,326,10,326,21" name="buffer_full" dtype_id="3"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
          </if>
          <assigndly loc="j,328,20,328,22" dtype_id="3">
            <varref loc="j,328,23,328,30" name="uart_tx" dtype_id="3"/>
            <varref loc="j,328,7,328,19" name="uart_tx_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <var loc="j,332,10,332,25" name="counter_24_prev" dtype_id="3" vartype="logic" origName="counter_24_prev"/>
      <always loc="j,334,4,334,13">
        <sentree loc="j,334,14,334,15">
          <senitem loc="j,334,16,334,23" edgeType="POS">
            <varref loc="j,334,24,334,31" name="clk_out" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="j,334,33,334,38">
          <if loc="j,335,7,335,9">
            <and loc="j,335,58,335,59" dtype_id="3">
              <and loc="j,335,32,335,33" dtype_id="3">
                <sel loc="j,335,19,335,20" dtype_id="3">
                  <varref loc="j,335,10,335,19" name="u_counter" dtype_id="18"/>
                  <const loc="j,335,20,335,22" name="5&apos;h18" dtype_id="20"/>
                  <const loc="j,335,19,335,20" name="32&apos;h1" dtype_id="7"/>
                </sel>
                <not loc="j,335,50,335,52" dtype_id="3">
                  <varref loc="j,335,34,335,49" name="counter_24_prev" dtype_id="3"/>
                </not>
              </and>
              <varref loc="j,335,60,335,71" name="buffer_full" dtype_id="3"/>
            </and>
            <begin>
              <begin loc="j,335,81,335,86">
                <assigndly loc="j,336,14,336,16" dtype_id="3">
                  <arraysel loc="j,336,24,336,25" dtype_id="3">
                    <varref loc="j,336,17,336,23" name="buffer" dtype_id="19"/>
                    <sel loc="j,336,34,336,35" dtype_id="16">
                      <varref loc="j,336,25,336,34" name="u_counter" dtype_id="18"/>
                      <const loc="j,336,38,336,40" name="5&apos;h19" dtype_id="20"/>
                      <const loc="j,336,35,336,37" name="32&apos;h3" dtype_id="7"/>
                    </sel>
                  </arraysel>
                  <varref loc="j,336,10,336,13" name="led" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
          <assigndly loc="j,338,23,338,25" dtype_id="3">
            <sel loc="j,338,35,338,36" dtype_id="3">
              <varref loc="j,338,26,338,35" name="u_counter" dtype_id="18"/>
              <const loc="j,338,36,338,38" name="5&apos;h18" dtype_id="20"/>
              <const loc="j,338,35,338,36" name="32&apos;h1" dtype_id="7"/>
            </sel>
            <varref loc="j,338,7,338,22" name="counter_24_prev" dtype_id="3"/>
          </assigndly>
        </begin>
      </always>
      <contassign loc="j,117,20,117,21" dtype_id="3">
        <varref loc="j,101,10,101,22" name="tick_1us_reg" dtype_id="3"/>
        <varref loc="j,117,20,117,21" name="tick_1us" dtype_id="3"/>
      </contassign>
      <contassign loc="j,66,15,66,16" dtype_id="3">
        <varref loc="j,47,18,47,25" name="uart_tx" dtype_id="3"/>
        <varref loc="j,66,15,66,16" name="sent" dtype_id="3"/>
      </contassign>
      <contassign loc="j,277,25,277,26" dtype_id="3">
        <eq loc="j,277,47,277,49" dtype_id="3">
          <const loc="j,277,50,277,52" name="3&apos;h7" dtype_id="16"/>
          <varref loc="j,260,16,260,34" name="count_before_write" dtype_id="16"/>
        </eq>
        <varref loc="j,277,25,277,26" name="uart_tx_write" dtype_id="3"/>
      </contassign>
      <contassign loc="j,276,25,276,26" dtype_id="4">
        <cond loc="j,276,54,276,55" dtype_id="4">
          <eq loc="j,276,46,276,48" dtype_id="3">
            <const loc="j,276,49,276,53" name="2&apos;h2" dtype_id="15"/>
            <varref loc="j,241,17,241,34" name="uart_buffer_state" dtype_id="15"/>
          </eq>
          <sel loc="j,276,66,276,67" dtype_id="4">
            <varref loc="j,154,17,154,27" name="psram_rdat" dtype_id="12"/>
            <const loc="j,276,66,276,67" name="32&apos;h0" dtype_id="7"/>
            <const loc="j,276,66,276,67" name="32&apos;h8" dtype_id="7"/>
          </sel>
          <sel loc="j,276,85,276,86" dtype_id="4">
            <varref loc="j,240,17,240,28" name="uart_buffer" dtype_id="12"/>
            <const loc="j,276,85,276,86" name="32&apos;h8" dtype_id="7"/>
            <const loc="j,276,85,276,86" name="32&apos;h8" dtype_id="7"/>
          </sel>
        </cond>
        <varref loc="j,276,25,276,26" name="uart_tx_data" dtype_id="4"/>
      </contassign>
      <contassign loc="j,278,24,278,25" dtype_id="3">
        <sel loc="j,278,38,278,43" dtype_id="3">
          <varref loc="j,132,14,132,25" name="uart_rx_arr" dtype_id="11"/>
          <const loc="j,278,38,278,43" name="32&apos;h9" dtype_id="7"/>
          <const loc="j,278,38,278,43" name="32&apos;h1" dtype_id="7"/>
        </sel>
        <varref loc="j,278,24,278,25" name="uart_rx_read" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="h,35,8,35,12" name="uart" origName="uart">
      <var loc="h,38,20,38,26" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="h,39,20,39,23" name="clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="h,40,20,40,28" name="tick_1us" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="tick_1us"/>
      <var loc="h,42,20,42,27" name="uart_rx" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="uart_rx"/>
      <var loc="h,43,20,43,27" name="uart_tx" dtype_id="3" dir="output" pinIndex="5" vartype="logic" origName="uart_tx"/>
      <var loc="h,45,17,45,30" name="uart_tx_write" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="uart_tx_write"/>
      <var loc="h,46,23,46,35" name="uart_tx_data" dtype_id="4" dir="input" pinIndex="7" vartype="logic" origName="uart_tx_data"/>
      <var loc="h,47,17,47,29" name="uart_rx_read" dtype_id="3" dir="input" pinIndex="8" vartype="logic" origName="uart_rx_read"/>
      <var loc="h,49,17,49,29" name="uart_tx_busy" dtype_id="3" dir="output" pinIndex="9" vartype="logic" origName="uart_tx_busy"/>
      <var loc="h,50,21,50,32" name="uart_rx_arr" dtype_id="11" dir="output" pinIndex="10" vartype="uart_rx_t" origName="uart_rx_arr"/>
      <typedef loc="h,80,6,80,13" name="state_t" dtype_id="21"/>
      <typedef loc="h,83,24,83,32" name="cnt1us_t" dtype_id="21"/>
      <var loc="h,129,24,129,34" name="RX_WAIT_D0" dtype_id="22" vartype="bit" origName="RX_WAIT_D0" localparam="true">
        <const loc="h,129,39,129,44" name="4&apos;hd" dtype_id="21"/>
      </var>
      <var loc="h,130,24,130,34" name="RX_WAIT_D1" dtype_id="22" vartype="bit" origName="RX_WAIT_D1" localparam="true">
        <const loc="h,130,39,130,43" name="4&apos;h7" dtype_id="21"/>
      </var>
      <var loc="h,131,24,131,34" name="RX_WAIT_D2" dtype_id="22" vartype="bit" origName="RX_WAIT_D2" localparam="true">
        <const loc="h,131,39,131,43" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,132,24,132,34" name="RX_WAIT_D3" dtype_id="22" vartype="bit" origName="RX_WAIT_D3" localparam="true">
        <const loc="h,132,39,132,43" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,133,24,133,34" name="RX_WAIT_D4" dtype_id="22" vartype="bit" origName="RX_WAIT_D4" localparam="true">
        <const loc="h,133,39,133,43" name="4&apos;h7" dtype_id="21"/>
      </var>
      <var loc="h,134,24,134,34" name="RX_WAIT_D5" dtype_id="22" vartype="bit" origName="RX_WAIT_D5" localparam="true">
        <const loc="h,134,39,134,43" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,135,24,135,34" name="RX_WAIT_D6" dtype_id="22" vartype="bit" origName="RX_WAIT_D6" localparam="true">
        <const loc="h,135,39,135,43" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,136,24,136,34" name="RX_WAIT_D7" dtype_id="22" vartype="bit" origName="RX_WAIT_D7" localparam="true">
        <const loc="h,136,39,136,43" name="4&apos;h7" dtype_id="21"/>
      </var>
      <var loc="h,137,24,137,36" name="RX_WAIT_STOP" dtype_id="22" vartype="bit" origName="RX_WAIT_STOP" localparam="true">
        <const loc="h,137,39,137,43" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,139,13,139,21" name="rx_state" dtype_id="21" vartype="state_t" origName="rx_state"/>
      <var loc="h,140,13,140,22" name="rx_cnt1us" dtype_id="21" vartype="cnt1us_t" origName="rx_cnt1us"/>
      <var loc="h,144,13,144,23" name="rx_nextbit" dtype_id="3" vartype="logic" origName="rx_nextbit"/>
      <var loc="h,147,16,147,24" name="rx_shift" dtype_id="4" vartype="logic" origName="rx_shift"/>
      <always loc="h,149,4,149,13">
        <sentree loc="h,149,14,149,15">
          <senitem loc="h,149,16,149,23" edgeType="NEG">
            <varref loc="h,149,24,149,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="h,149,34,149,41" edgeType="POS">
            <varref loc="h,149,42,149,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,149,47,149,52">
          <if loc="h,150,7,150,9">
            <varref loc="h,150,11,150,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,159,12,159,17">
                <if loc="h,162,10,162,12">
                  <and loc="h,162,33,162,35" dtype_id="3">
                    <varref loc="h,162,15,162,23" name="tick_1us" dtype_id="3"/>
                    <neq loc="h,162,46,162,48" dtype_id="3">
                      <const loc="h,162,49,162,53" name="4&apos;he" dtype_id="21"/>
                      <varref loc="h,162,37,162,45" name="rx_state" dtype_id="21"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="h,162,56,162,61">
                      <assigndly loc="h,163,23,163,25" dtype_id="21">
                        <sub loc="h,163,46,163,47" dtype_id="21">
                          <varref loc="h,163,36,163,45" name="rx_cnt1us" dtype_id="21"/>
                          <const loc="h,163,58,163,59" name="4&apos;h1" dtype_id="21"/>
                        </sub>
                        <varref loc="h,163,13,163,22" name="rx_cnt1us" dtype_id="21"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <if loc="h,168,10,168,12">
                  <varref loc="h,168,14,168,26" name="uart_rx_read" dtype_id="3"/>
                  <begin>
                    <begin loc="h,168,36,168,41">
                      <assigndly loc="h,169,31,169,33" dtype_id="15">
                        <const loc="h,169,34,169,38" name="2&apos;h0" dtype_id="15"/>
                        <sel loc="h,169,25,169,30" dtype_id="15">
                          <varref loc="h,169,13,169,24" name="uart_rx_arr" dtype_id="11"/>
                          <const loc="h,169,25,169,30" name="32&apos;h8" dtype_id="7"/>
                          <const loc="h,169,25,169,30" name="32&apos;h2" dtype_id="7"/>
                        </sel>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="h,174,17,174,21">
                  <varref loc="h,174,23,174,31" name="rx_state" dtype_id="21"/>
                  <caseitem loc="h,177,17,177,18">
                    <const loc="h,177,13,177,17" name="4&apos;he" dtype_id="21"/>
                    <begin loc="h,177,19,177,24">
                      <assigndly loc="h,178,26,178,28" dtype_id="21">
                        <const loc="h,178,29,178,39" name="4&apos;hd" dtype_id="22"/>
                        <varref loc="h,178,16,178,25" name="rx_cnt1us" dtype_id="21"/>
                      </assigndly>
                      <if loc="h,180,16,180,18">
                        <not loc="h,180,28,180,30" dtype_id="3">
                          <varref loc="h,180,20,180,27" name="uart_rx" dtype_id="3"/>
                        </not>
                        <begin>
                          <begin loc="h,180,37,180,42">
                            <assigndly loc="h,181,28,181,30" dtype_id="21">
                              <const loc="h,181,31,181,33" name="4&apos;h0" dtype_id="21"/>
                              <varref loc="h,181,19,181,27" name="rx_state" dtype_id="21"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,188,17,188,18">
                    <const loc="h,188,13,188,17" name="4&apos;h8" dtype_id="21"/>
                    <if loc="h,188,19,188,21">
                      <varref loc="h,188,23,188,33" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,188,43,188,48">
                          <if loc="h,190,16,190,18">
                            <sel loc="h,190,32,190,37" dtype_id="3">
                              <varref loc="h,190,20,190,31" name="uart_rx_arr" dtype_id="11"/>
                              <const loc="h,190,32,190,37" name="32&apos;h9" dtype_id="7"/>
                              <const loc="h,190,32,190,37" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <begin>
                              <begin loc="h,190,47,190,52">
                                <assigndly loc="h,191,37,191,39" dtype_id="23">
                                  <const loc="h,191,40,191,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="h,191,31,191,36" dtype_id="23">
                                    <varref loc="h,191,19,191,30" name="uart_rx_arr" dtype_id="11"/>
                                    <const loc="h,191,31,191,36" name="32&apos;h8" dtype_id="7"/>
                                    <const loc="h,191,31,191,36" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                            <begin>
                              <begin loc="h,193,21,193,26">
                                <assigndly loc="h,194,37,194,39" dtype_id="24">
                                  <const loc="h,194,40,194,44" name="1&apos;h1" dtype_id="3"/>
                                  <sel loc="h,194,31,194,36" dtype_id="24">
                                    <varref loc="h,194,19,194,30" name="uart_rx_arr" dtype_id="11"/>
                                    <const loc="h,194,31,194,36" name="32&apos;h9" dtype_id="7"/>
                                    <const loc="h,194,31,194,36" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                                <assigndly loc="h,195,37,195,39" dtype_id="4">
                                  <varref loc="h,195,40,195,48" name="rx_shift" dtype_id="4"/>
                                  <sel loc="h,195,31,195,35" dtype_id="4">
                                    <varref loc="h,195,19,195,30" name="uart_rx_arr" dtype_id="11"/>
                                    <const loc="h,195,31,195,35" name="32&apos;h0" dtype_id="7"/>
                                    <const loc="h,195,31,195,35" name="32&apos;h8" dtype_id="7"/>
                                  </sel>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                          <assigndly loc="h,198,25,198,27" dtype_id="21">
                            <const loc="h,198,28,198,32" name="4&apos;he" dtype_id="21"/>
                            <varref loc="h,198,16,198,24" name="rx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,207,13,207,20">
                    <if loc="h,207,22,207,24">
                      <varref loc="h,207,26,207,36" name="rx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,207,46,207,51">
                          <assigndly loc="h,208,25,208,27" dtype_id="4">
                            <concat loc="h,208,36,208,37" dtype_id="4">
                              <varref loc="h,208,29,208,36" name="uart_rx" dtype_id="3"/>
                              <sel loc="h,208,46,208,47" dtype_id="25">
                                <varref loc="h,208,38,208,46" name="rx_shift" dtype_id="4"/>
                                <const loc="h,208,49,208,50" name="3&apos;h1" dtype_id="6"/>
                                <const loc="h,208,47,208,48" name="32&apos;h7" dtype_id="7"/>
                              </sel>
                            </concat>
                            <varref loc="h,208,16,208,24" name="rx_shift" dtype_id="4"/>
                          </assigndly>
                          <case loc="h,210,23,210,27">
                            <varref loc="h,210,29,210,37" name="rx_state" dtype_id="21"/>
                            <caseitem loc="h,211,21,211,22">
                              <const loc="h,211,19,211,21" name="4&apos;h0" dtype_id="21"/>
                              <begin loc="h,211,23,211,28">
                                <assigndly loc="h,212,36,212,38" dtype_id="21">
                                  <const loc="h,212,39,212,49" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,212,26,212,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,213,36,213,38" dtype_id="21">
                                  <const loc="h,213,39,213,41" name="4&apos;h1" dtype_id="21"/>
                                  <varref loc="h,213,26,213,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,215,21,215,22">
                              <const loc="h,215,19,215,21" name="4&apos;h1" dtype_id="21"/>
                              <begin loc="h,215,23,215,28">
                                <assigndly loc="h,216,36,216,38" dtype_id="21">
                                  <const loc="h,216,39,216,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,216,26,216,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,217,36,217,38" dtype_id="21">
                                  <const loc="h,217,39,217,41" name="4&apos;h2" dtype_id="21"/>
                                  <varref loc="h,217,26,217,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,219,21,219,22">
                              <const loc="h,219,19,219,21" name="4&apos;h2" dtype_id="21"/>
                              <begin loc="h,219,23,219,28">
                                <assigndly loc="h,220,36,220,38" dtype_id="21">
                                  <const loc="h,220,39,220,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,220,26,220,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,221,36,221,38" dtype_id="21">
                                  <const loc="h,221,39,221,41" name="4&apos;h3" dtype_id="21"/>
                                  <varref loc="h,221,26,221,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,223,21,223,22">
                              <const loc="h,223,19,223,21" name="4&apos;h3" dtype_id="21"/>
                              <begin loc="h,223,23,223,28">
                                <assigndly loc="h,224,36,224,38" dtype_id="21">
                                  <const loc="h,224,39,224,49" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,224,26,224,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,225,36,225,38" dtype_id="21">
                                  <const loc="h,225,39,225,41" name="4&apos;h4" dtype_id="21"/>
                                  <varref loc="h,225,26,225,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,227,21,227,22">
                              <const loc="h,227,19,227,21" name="4&apos;h4" dtype_id="21"/>
                              <begin loc="h,227,23,227,28">
                                <assigndly loc="h,228,36,228,38" dtype_id="21">
                                  <const loc="h,228,39,228,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,228,26,228,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,229,36,229,38" dtype_id="21">
                                  <const loc="h,229,39,229,41" name="4&apos;h5" dtype_id="21"/>
                                  <varref loc="h,229,26,229,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,231,21,231,22">
                              <const loc="h,231,19,231,21" name="4&apos;h5" dtype_id="21"/>
                              <begin loc="h,231,23,231,28">
                                <assigndly loc="h,232,36,232,38" dtype_id="21">
                                  <const loc="h,232,39,232,49" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,232,26,232,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,233,36,233,38" dtype_id="21">
                                  <const loc="h,233,39,233,41" name="4&apos;h6" dtype_id="21"/>
                                  <varref loc="h,233,26,233,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,235,21,235,22">
                              <const loc="h,235,19,235,21" name="4&apos;h6" dtype_id="21"/>
                              <begin loc="h,235,23,235,28">
                                <assigndly loc="h,236,36,236,38" dtype_id="21">
                                  <const loc="h,236,39,236,49" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,236,26,236,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,237,36,237,38" dtype_id="21">
                                  <const loc="h,237,39,237,41" name="4&apos;h7" dtype_id="21"/>
                                  <varref loc="h,237,26,237,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,239,21,239,22">
                              <const loc="h,239,19,239,21" name="4&apos;h7" dtype_id="21"/>
                              <begin loc="h,239,23,239,28">
                                <assigndly loc="h,240,36,240,38" dtype_id="21">
                                  <const loc="h,240,39,240,51" name="4&apos;h8" dtype_id="22"/>
                                  <varref loc="h,240,26,240,35" name="rx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,241,36,241,38" dtype_id="21">
                                  <const loc="h,241,39,241,43" name="4&apos;h8" dtype_id="21"/>
                                  <varref loc="h,241,26,241,34" name="rx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </caseitem>
                            <caseitem loc="h,243,18,243,25">
                              <begin loc="h,243,27,243,32"/>
                            </caseitem>
                          </case>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="h,150,27,150,32">
                <assigndly loc="h,151,28,151,30" dtype_id="21">
                  <const loc="h,151,31,151,35" name="4&apos;he" dtype_id="21"/>
                  <varref loc="h,151,10,151,18" name="rx_state" dtype_id="21"/>
                </assigndly>
                <assigndly loc="h,152,28,152,30" dtype_id="21">
                  <const loc="h,152,31,152,33" name="4&apos;h0" dtype_id="21"/>
                  <varref loc="h,152,10,152,19" name="rx_cnt1us" dtype_id="21"/>
                </assigndly>
                <assigndly loc="h,153,28,153,30" dtype_id="4">
                  <const loc="h,153,31,153,33" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="h,153,10,153,18" name="rx_shift" dtype_id="4"/>
                </assigndly>
                <assigndly loc="h,155,28,155,30" dtype_id="26">
                  <const loc="h,155,31,155,35" name="10&apos;h0" dtype_id="26"/>
                  <varref loc="h,155,10,155,21" name="uart_rx_arr" dtype_id="26"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="h,274,24,274,37" name="TX_WAIT_START" dtype_id="22" vartype="bit" origName="TX_WAIT_START" localparam="true">
        <const loc="h,274,40,274,44" name="4&apos;h9" dtype_id="21"/>
      </var>
      <var loc="h,275,24,275,34" name="TX_WAIT_D0" dtype_id="22" vartype="bit" origName="TX_WAIT_D0" localparam="true">
        <const loc="h,275,40,275,44" name="4&apos;h7" dtype_id="21"/>
      </var>
      <var loc="h,276,24,276,34" name="TX_WAIT_D1" dtype_id="22" vartype="bit" origName="TX_WAIT_D1" localparam="true">
        <const loc="h,276,40,276,44" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,277,24,277,34" name="TX_WAIT_D2" dtype_id="22" vartype="bit" origName="TX_WAIT_D2" localparam="true">
        <const loc="h,277,40,277,44" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,278,24,278,34" name="TX_WAIT_D3" dtype_id="22" vartype="bit" origName="TX_WAIT_D3" localparam="true">
        <const loc="h,278,40,278,44" name="4&apos;h7" dtype_id="21"/>
      </var>
      <var loc="h,279,24,279,34" name="TX_WAIT_D4" dtype_id="22" vartype="bit" origName="TX_WAIT_D4" localparam="true">
        <const loc="h,279,40,279,44" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,280,24,280,34" name="TX_WAIT_D5" dtype_id="22" vartype="bit" origName="TX_WAIT_D5" localparam="true">
        <const loc="h,280,40,280,44" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,281,24,281,34" name="TX_WAIT_D6" dtype_id="22" vartype="bit" origName="TX_WAIT_D6" localparam="true">
        <const loc="h,281,40,281,44" name="4&apos;h7" dtype_id="21"/>
      </var>
      <var loc="h,282,24,282,34" name="TX_WAIT_D7" dtype_id="22" vartype="bit" origName="TX_WAIT_D7" localparam="true">
        <const loc="h,282,40,282,44" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,283,24,283,36" name="TX_WAIT_STOP" dtype_id="22" vartype="bit" origName="TX_WAIT_STOP" localparam="true">
        <const loc="h,283,40,283,44" name="4&apos;h8" dtype_id="21"/>
      </var>
      <var loc="h,296,13,296,21" name="tx_state" dtype_id="21" vartype="state_t" origName="tx_state"/>
      <var loc="h,297,13,297,22" name="tx_cnt1us" dtype_id="21" vartype="cnt1us_t" origName="tx_cnt1us"/>
      <var loc="h,298,13,298,26" name="tx_cnt1us_is0" dtype_id="3" vartype="logic" origName="tx_cnt1us_is0"/>
      <var loc="h,301,13,301,23" name="tx_nextbit" dtype_id="3" vartype="logic" origName="tx_nextbit"/>
      <var loc="h,304,16,304,23" name="tx_data" dtype_id="4" vartype="logic" origName="tx_data"/>
      <always loc="h,309,4,309,13">
        <sentree loc="h,309,14,309,15">
          <senitem loc="h,309,16,309,23" edgeType="NEG">
            <varref loc="h,309,24,309,30" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="h,309,34,309,41" edgeType="POS">
            <varref loc="h,309,42,309,45" name="clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="h,309,47,309,52">
          <if loc="h,310,7,310,9">
            <varref loc="h,310,11,310,17" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="h,317,12,317,17">
                <if loc="h,320,10,320,12">
                  <and loc="h,320,33,320,35" dtype_id="3">
                    <varref loc="h,320,15,320,23" name="tick_1us" dtype_id="3"/>
                    <neq loc="h,320,46,320,48" dtype_id="3">
                      <const loc="h,320,49,320,53" name="4&apos;he" dtype_id="21"/>
                      <varref loc="h,320,37,320,45" name="tx_state" dtype_id="21"/>
                    </neq>
                  </and>
                  <begin>
                    <begin loc="h,320,56,320,61">
                      <assigndly loc="h,321,23,321,25" dtype_id="21">
                        <sub loc="h,321,46,321,47" dtype_id="21">
                          <varref loc="h,321,36,321,45" name="tx_cnt1us" dtype_id="21"/>
                          <const loc="h,321,58,321,59" name="4&apos;h1" dtype_id="21"/>
                        </sub>
                        <varref loc="h,321,13,321,22" name="tx_cnt1us" dtype_id="21"/>
                      </assigndly>
                    </begin>
                  </begin>
                </if>
                <case loc="h,325,17,325,21">
                  <varref loc="h,325,23,325,31" name="tx_state" dtype_id="21"/>
                  <caseitem loc="h,329,17,329,18">
                    <const loc="h,329,13,329,17" name="4&apos;he" dtype_id="21"/>
                    <begin loc="h,329,19,329,24">
                      <assigndly loc="h,330,26,330,28" dtype_id="3">
                        <const loc="h,330,29,330,33" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="h,330,16,330,23" name="uart_tx" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="h,331,26,331,28" dtype_id="21">
                        <const loc="h,331,29,331,42" name="4&apos;h9" dtype_id="22"/>
                        <varref loc="h,331,16,331,25" name="tx_cnt1us" dtype_id="21"/>
                      </assigndly>
                      <if loc="h,333,16,333,18">
                        <varref loc="h,333,20,333,33" name="uart_tx_write" dtype_id="3"/>
                        <begin>
                          <begin loc="h,333,43,333,48">
                            <assigndly loc="h,334,28,334,30" dtype_id="4">
                              <varref loc="h,334,31,334,43" name="uart_tx_data" dtype_id="4"/>
                              <varref loc="h,334,19,334,26" name="tx_data" dtype_id="4"/>
                            </assigndly>
                            <assigndly loc="h,335,28,335,30" dtype_id="21">
                              <const loc="h,335,31,335,36" name="4&apos;hf" dtype_id="21"/>
                              <varref loc="h,335,19,335,27" name="tx_state" dtype_id="21"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="h,341,17,341,18">
                    <const loc="h,341,12,341,17" name="4&apos;hf" dtype_id="21"/>
                    <if loc="h,341,19,341,21">
                      <varref loc="h,341,23,341,31" name="tick_1us" dtype_id="3"/>
                      <begin>
                        <begin loc="h,341,41,341,46">
                          <assigndly loc="h,342,23,342,25" dtype_id="3">
                            <const loc="h,342,26,342,30" name="1&apos;h0" dtype_id="3"/>
                            <varref loc="h,342,15,342,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <if loc="h,344,15,344,17">
                            <varref loc="h,344,19,344,32" name="tx_cnt1us_is0" dtype_id="3"/>
                            <begin>
                              <begin loc="h,344,42,344,47">
                                <assigndly loc="h,345,28,345,30" dtype_id="3">
                                  <sel loc="h,345,38,345,39" dtype_id="3">
                                    <varref loc="h,345,31,345,38" name="tx_data" dtype_id="4"/>
                                    <const loc="h,345,39,345,40" name="3&apos;h0" dtype_id="6"/>
                                    <const loc="h,345,38,345,39" name="32&apos;h1" dtype_id="7"/>
                                  </sel>
                                  <varref loc="h,345,18,345,25" name="uart_tx" dtype_id="3"/>
                                </assigndly>
                                <assigndly loc="h,346,28,346,30" dtype_id="21">
                                  <const loc="h,346,31,346,41" name="4&apos;h7" dtype_id="22"/>
                                  <varref loc="h,346,18,346,27" name="tx_cnt1us" dtype_id="21"/>
                                </assigndly>
                                <assigndly loc="h,347,28,347,30" dtype_id="21">
                                  <const loc="h,347,31,347,33" name="4&apos;h0" dtype_id="21"/>
                                  <varref loc="h,347,18,347,26" name="tx_state" dtype_id="21"/>
                                </assigndly>
                              </begin>
                            </begin>
                          </if>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,352,14,352,15">
                    <const loc="h,352,12,352,14" name="4&apos;h0" dtype_id="21"/>
                    <if loc="h,352,16,352,18">
                      <varref loc="h,352,20,352,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,352,40,352,45">
                          <assigndly loc="h,353,25,353,27" dtype_id="3">
                            <sel loc="h,353,35,353,36" dtype_id="3">
                              <varref loc="h,353,28,353,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,353,36,353,37" name="3&apos;h1" dtype_id="6"/>
                              <const loc="h,353,35,353,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,353,15,353,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,354,25,354,27" dtype_id="21">
                            <const loc="h,354,28,354,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,354,15,354,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,355,25,355,27" dtype_id="21">
                            <const loc="h,355,28,355,30" name="4&apos;h1" dtype_id="21"/>
                            <varref loc="h,355,15,355,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,357,14,357,15">
                    <const loc="h,357,12,357,14" name="4&apos;h1" dtype_id="21"/>
                    <if loc="h,357,16,357,18">
                      <varref loc="h,357,20,357,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,357,40,357,45">
                          <assigndly loc="h,358,25,358,27" dtype_id="3">
                            <sel loc="h,358,35,358,36" dtype_id="3">
                              <varref loc="h,358,28,358,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,358,36,358,37" name="3&apos;h2" dtype_id="6"/>
                              <const loc="h,358,35,358,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,358,15,358,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,359,25,359,27" dtype_id="21">
                            <const loc="h,359,28,359,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,359,15,359,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,360,25,360,27" dtype_id="21">
                            <const loc="h,360,28,360,30" name="4&apos;h2" dtype_id="21"/>
                            <varref loc="h,360,15,360,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,362,14,362,15">
                    <const loc="h,362,12,362,14" name="4&apos;h2" dtype_id="21"/>
                    <if loc="h,362,16,362,18">
                      <varref loc="h,362,20,362,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,362,40,362,45">
                          <assigndly loc="h,363,25,363,27" dtype_id="3">
                            <sel loc="h,363,35,363,36" dtype_id="3">
                              <varref loc="h,363,28,363,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,363,36,363,37" name="3&apos;h3" dtype_id="6"/>
                              <const loc="h,363,35,363,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,363,15,363,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,364,25,364,27" dtype_id="21">
                            <const loc="h,364,28,364,38" name="4&apos;h7" dtype_id="22"/>
                            <varref loc="h,364,15,364,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,365,25,365,27" dtype_id="21">
                            <const loc="h,365,28,365,30" name="4&apos;h3" dtype_id="21"/>
                            <varref loc="h,365,15,365,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,367,14,367,15">
                    <const loc="h,367,12,367,14" name="4&apos;h3" dtype_id="21"/>
                    <if loc="h,367,16,367,18">
                      <varref loc="h,367,20,367,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,367,40,367,45">
                          <assigndly loc="h,368,25,368,27" dtype_id="3">
                            <sel loc="h,368,35,368,36" dtype_id="3">
                              <varref loc="h,368,28,368,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,368,36,368,37" name="3&apos;h4" dtype_id="6"/>
                              <const loc="h,368,35,368,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,368,15,368,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,369,25,369,27" dtype_id="21">
                            <const loc="h,369,28,369,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,369,15,369,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,370,25,370,27" dtype_id="21">
                            <const loc="h,370,28,370,30" name="4&apos;h4" dtype_id="21"/>
                            <varref loc="h,370,15,370,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,372,14,372,15">
                    <const loc="h,372,12,372,14" name="4&apos;h4" dtype_id="21"/>
                    <if loc="h,372,16,372,18">
                      <varref loc="h,372,20,372,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,372,40,372,45">
                          <assigndly loc="h,373,25,373,27" dtype_id="3">
                            <sel loc="h,373,35,373,36" dtype_id="3">
                              <varref loc="h,373,28,373,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,373,36,373,37" name="3&apos;h5" dtype_id="6"/>
                              <const loc="h,373,35,373,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,373,15,373,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,374,25,374,27" dtype_id="21">
                            <const loc="h,374,28,374,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,374,15,374,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,375,25,375,27" dtype_id="21">
                            <const loc="h,375,28,375,30" name="4&apos;h5" dtype_id="21"/>
                            <varref loc="h,375,15,375,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,377,14,377,15">
                    <const loc="h,377,12,377,14" name="4&apos;h5" dtype_id="21"/>
                    <if loc="h,377,16,377,18">
                      <varref loc="h,377,20,377,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,377,40,377,45">
                          <assigndly loc="h,378,25,378,27" dtype_id="3">
                            <sel loc="h,378,35,378,36" dtype_id="3">
                              <varref loc="h,378,28,378,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,378,36,378,37" name="3&apos;h6" dtype_id="6"/>
                              <const loc="h,378,35,378,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,378,15,378,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,379,25,379,27" dtype_id="21">
                            <const loc="h,379,28,379,38" name="4&apos;h7" dtype_id="22"/>
                            <varref loc="h,379,15,379,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,380,25,380,27" dtype_id="21">
                            <const loc="h,380,28,380,30" name="4&apos;h6" dtype_id="21"/>
                            <varref loc="h,380,15,380,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,382,14,382,15">
                    <const loc="h,382,12,382,14" name="4&apos;h6" dtype_id="21"/>
                    <if loc="h,382,16,382,18">
                      <varref loc="h,382,20,382,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,382,40,382,45">
                          <assigndly loc="h,383,25,383,27" dtype_id="3">
                            <sel loc="h,383,35,383,36" dtype_id="3">
                              <varref loc="h,383,28,383,35" name="tx_data" dtype_id="4"/>
                              <const loc="h,383,36,383,37" name="3&apos;h7" dtype_id="6"/>
                              <const loc="h,383,35,383,36" name="32&apos;h1" dtype_id="7"/>
                            </sel>
                            <varref loc="h,383,15,383,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,384,25,384,27" dtype_id="21">
                            <const loc="h,384,28,384,38" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,384,15,384,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,385,25,385,27" dtype_id="21">
                            <const loc="h,385,28,385,30" name="4&apos;h7" dtype_id="21"/>
                            <varref loc="h,385,15,385,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,387,14,387,15">
                    <const loc="h,387,12,387,14" name="4&apos;h7" dtype_id="21"/>
                    <if loc="h,387,16,387,18">
                      <varref loc="h,387,20,387,30" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,387,40,387,45">
                          <assigndly loc="h,388,25,388,27" dtype_id="3">
                            <const loc="h,388,28,388,32" name="1&apos;h1" dtype_id="3"/>
                            <varref loc="h,388,15,388,22" name="uart_tx" dtype_id="3"/>
                          </assigndly>
                          <assigndly loc="h,389,25,389,27" dtype_id="21">
                            <const loc="h,389,28,389,40" name="4&apos;h8" dtype_id="22"/>
                            <varref loc="h,389,15,389,24" name="tx_cnt1us" dtype_id="21"/>
                          </assigndly>
                          <assigndly loc="h,390,25,390,27" dtype_id="21">
                            <const loc="h,390,28,390,32" name="4&apos;h8" dtype_id="21"/>
                            <varref loc="h,390,15,390,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,399,16,399,17">
                    <const loc="h,399,12,399,16" name="4&apos;h8" dtype_id="21"/>
                    <if loc="h,399,18,399,20">
                      <varref loc="h,399,22,399,32" name="tx_nextbit" dtype_id="3"/>
                      <begin>
                        <begin loc="h,399,42,399,47">
                          <assigndly loc="h,400,25,400,27" dtype_id="21">
                            <const loc="h,400,28,400,32" name="4&apos;he" dtype_id="21"/>
                            <varref loc="h,400,15,400,23" name="tx_state" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </begin>
                    </if>
                  </caseitem>
                  <caseitem loc="h,403,12,403,19">
                    <begin loc="h,403,21,403,26"/>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="h,310,27,310,32">
                <assigndly loc="h,311,20,311,22" dtype_id="21">
                  <const loc="h,311,23,311,27" name="4&apos;he" dtype_id="21"/>
                  <varref loc="h,311,10,311,18" name="tx_state" dtype_id="21"/>
                </assigndly>
                <assigndly loc="h,312,20,312,22" dtype_id="21">
                  <const loc="h,312,23,312,25" name="4&apos;h0" dtype_id="21"/>
                  <varref loc="h,312,10,312,19" name="tx_cnt1us" dtype_id="21"/>
                </assigndly>
                <assigndly loc="h,313,20,313,22" dtype_id="4">
                  <const loc="h,313,23,313,25" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="h,313,10,313,17" name="tx_data" dtype_id="4"/>
                </assigndly>
                <assigndly loc="h,315,20,315,22" dtype_id="3">
                  <const loc="h,315,23,315,27" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="h,315,10,315,17" name="uart_tx" dtype_id="3"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="h,145,24,145,25" dtype_id="3">
        <and loc="h,145,35,145,36" dtype_id="3">
          <varref loc="h,40,20,40,28" name="tick_1us" dtype_id="3"/>
          <eq loc="h,142,40,142,42" dtype_id="3">
            <const loc="h,142,43,142,45" name="4&apos;h0" dtype_id="21"/>
            <varref loc="h,140,13,140,22" name="rx_cnt1us" dtype_id="21"/>
          </eq>
        </and>
        <varref loc="h,145,24,145,25" name="rx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="h,299,27,299,28" dtype_id="3">
        <eq loc="h,299,40,299,42" dtype_id="3">
          <const loc="h,299,43,299,45" name="4&apos;h0" dtype_id="21"/>
          <varref loc="h,297,13,297,22" name="tx_cnt1us" dtype_id="21"/>
        </eq>
        <varref loc="h,299,27,299,28" name="tx_cnt1us_is0" dtype_id="3"/>
      </contassign>
      <contassign loc="h,302,24,302,25" dtype_id="3">
        <and loc="h,302,35,302,36" dtype_id="3">
          <varref loc="h,40,20,40,28" name="tick_1us" dtype_id="3"/>
          <varref loc="h,298,13,298,26" name="tx_cnt1us_is0" dtype_id="3"/>
        </and>
        <varref loc="h,302,24,302,25" name="tx_nextbit" dtype_id="3"/>
      </contassign>
      <contassign loc="h,307,24,307,25" dtype_id="3">
        <neq loc="h,307,36,307,38" dtype_id="3">
          <const loc="h,307,39,307,43" name="4&apos;he" dtype_id="21"/>
          <varref loc="h,296,13,296,21" name="tx_state" dtype_id="21"/>
        </neq>
        <varref loc="h,307,24,307,25" name="uart_tx_busy" dtype_id="3"/>
      </contassign>
    </module>
    <module loc="i,52,8,52,13" name="psram" origName="psram">
      <var loc="i,53,16,53,22" name="arst_n" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="arst_n"/>
      <var loc="i,54,16,54,21" name="i_clk" dtype_id="3" dir="input" pinIndex="2" vartype="logic" origName="i_clk"/>
      <var loc="i,57,19,57,24" name="i_stb" dtype_id="3" dir="input" pinIndex="3" vartype="logic" origName="i_stb"/>
      <var loc="i,58,16,58,20" name="i_we" dtype_id="3" dir="input" pinIndex="4" vartype="logic" origName="i_we"/>
      <var loc="i,61,23,61,29" name="i_addr" dtype_id="14" dir="input" pinIndex="5" vartype="logic" origName="i_addr"/>
      <var loc="i,62,23,62,28" name="i_din" dtype_id="12" dir="input" pinIndex="6" vartype="logic" origName="i_din"/>
      <var loc="i,64,19,64,29" name="psram_busy" dtype_id="3" dir="output" pinIndex="7" vartype="logic" origName="psram_busy"/>
      <var loc="i,66,19,66,25" name="o_done" dtype_id="3" dir="output" pinIndex="8" vartype="logic" origName="o_done"/>
      <var loc="i,70,23,70,29" name="o_dout" dtype_id="12" dir="output" pinIndex="9" vartype="logic" origName="o_dout"/>
      <var loc="i,72,16,72,27" name="o_psram_csn" dtype_id="3" dir="output" pinIndex="10" vartype="logic" origName="o_psram_csn"/>
      <var loc="i,73,16,73,28" name="o_psram_sclk" dtype_id="3" dir="output" pinIndex="11" vartype="logic" origName="o_psram_sclk"/>
      <var loc="i,74,19,74,33" name="io_psram_data0" dtype_id="3" dir="inout" pinIndex="12" vartype="logic" origName="io_psram_data0"/>
      <var loc="i,75,19,75,33" name="io_psram_data1" dtype_id="3" dir="inout" pinIndex="13" vartype="logic" origName="io_psram_data1"/>
      <var loc="i,76,19,76,33" name="io_psram_data2" dtype_id="3" dir="inout" pinIndex="14" vartype="logic" origName="io_psram_data2"/>
      <var loc="i,77,19,77,33" name="io_psram_data3" dtype_id="3" dir="inout" pinIndex="15" vartype="logic" origName="io_psram_data3"/>
      <var loc="i,78,19,78,33" name="io_psram_data4" dtype_id="3" dir="inout" pinIndex="16" vartype="logic" origName="io_psram_data4"/>
      <var loc="i,79,19,79,33" name="io_psram_data5" dtype_id="3" dir="inout" pinIndex="17" vartype="logic" origName="io_psram_data5"/>
      <var loc="i,80,19,80,33" name="io_psram_data6" dtype_id="3" dir="inout" pinIndex="18" vartype="logic" origName="io_psram_data6"/>
      <var loc="i,81,19,81,33" name="io_psram_data7" dtype_id="3" dir="inout" pinIndex="19" vartype="logic" origName="io_psram_data7"/>
      <var loc="i,88,14,88,24" name="long_delay" dtype_id="27" vartype="logic" origName="long_delay"/>
      <var loc="i,90,14,90,21" name="o_state" dtype_id="10" vartype="MachineState" origName="o_state"/>
      <var loc="i,91,14,91,24" name="states_hit" dtype_id="28" vartype="logic" origName="states_hit"/>
      <var loc="i,93,13,93,24" name="short_delay" dtype_id="21" vartype="logic" origName="short_delay"/>
      <var loc="i,94,7,94,18" name="hold_clk_lo" dtype_id="3" vartype="logic" origName="hold_clk_lo"/>
      <var loc="i,95,13,95,23" name="out_enable" dtype_id="4" vartype="logic" origName="out_enable"/>
      <var loc="i,96,13,96,25" name="data_to_chip" dtype_id="4" vartype="logic" origName="data_to_chip"/>
      <always loc="i,108,1,108,7">
        <sentree loc="i,108,8,108,9">
          <senitem loc="i,108,10,108,17" edgeType="NEG">
            <varref loc="i,108,18,108,24" name="arst_n" dtype_id="3"/>
          </senitem>
          <senitem loc="i,108,28,108,35" edgeType="POS">
            <varref loc="i,108,36,108,41" name="i_clk" dtype_id="3"/>
          </senitem>
        </sentree>
        <begin loc="i,108,43,108,48">
          <if loc="i,109,5,109,7">
            <varref loc="i,109,9,109,15" name="arst_n" dtype_id="3"/>
            <begin>
              <begin loc="i,121,14,121,19">
                <assigndly loc="i,122,29,122,31" dtype_id="3">
                  <const loc="i,122,32,122,33" name="1&apos;h1" dtype_id="3"/>
                  <sel loc="i,122,19,122,20" dtype_id="3">
                    <varref loc="i,122,9,122,19" name="states_hit" dtype_id="28"/>
                    <varref loc="i,122,20,122,27" name="o_state" dtype_id="10"/>
                    <const loc="i,122,19,122,20" name="32&apos;h1" dtype_id="7"/>
                  </sel>
                </assigndly>
                <case loc="i,123,9,123,13">
                  <varref loc="i,123,15,123,22" name="o_state" dtype_id="10"/>
                  <caseitem loc="i,125,27,125,28">
                    <const loc="i,125,13,125,27" name="6&apos;h0" dtype_id="10"/>
                    <begin loc="i,125,29,125,34">
                      <if loc="i,126,21,126,23">
                        <eq loc="i,126,36,126,38" dtype_id="3">
                          <const loc="i,126,39,126,44" name="15&apos;h4e1f" dtype_id="27"/>
                          <varref loc="i,126,25,126,35" name="long_delay" dtype_id="27"/>
                        </eq>
                        <begin>
                          <assigndly loc="i,127,33,127,35" dtype_id="10">
                            <const loc="i,127,36,127,52" name="6&apos;h1" dtype_id="10"/>
                            <varref loc="i,127,25,127,32" name="o_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                        <begin>
                          <assigndly loc="i,129,36,129,38" dtype_id="27">
                            <add loc="i,129,50,129,51" dtype_id="27">
                              <const loc="i,129,50,129,51" name="15&apos;h1" dtype_id="27"/>
                              <varref loc="i,129,39,129,49" name="long_delay" dtype_id="27"/>
                            </add>
                            <varref loc="i,129,25,129,35" name="long_delay" dtype_id="27"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,133,29,133,30">
                    <const loc="i,133,13,133,29" name="6&apos;h1" dtype_id="10"/>
                    <begin loc="i,133,31,133,36">
                      <assigndly loc="i,134,33,134,35" dtype_id="3">
                        <const loc="i,134,36,134,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,134,21,134,32" name="hold_clk_lo" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,135,29,135,31" dtype_id="10">
                        <const loc="i,135,32,135,48" name="6&apos;h2" dtype_id="10"/>
                        <varref loc="i,135,21,135,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,139,29,139,30">
                    <const loc="i,139,13,139,29" name="6&apos;h2" dtype_id="10"/>
                    <begin loc="i,139,31,139,36">
                      <assigndly loc="i,140,32,140,34" dtype_id="3">
                        <const loc="i,140,35,140,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,140,21,140,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,141,32,141,34" dtype_id="4">
                        <const loc="i,141,35,141,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,141,21,141,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,142,29,142,31" dtype_id="10">
                        <const loc="i,142,32,142,49" name="6&apos;h3" dtype_id="10"/>
                        <varref loc="i,142,21,142,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,147,30,147,31">
                    <const loc="i,147,13,147,30" name="6&apos;h3" dtype_id="10"/>
                    <begin loc="i,147,32,147,37">
                      <assigndly loc="i,148,33,148,35" dtype_id="3">
                        <const loc="i,148,36,148,37" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,148,21,148,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,149,35,149,37" dtype_id="3">
                        <const loc="i,149,38,149,39" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="i,149,31,149,32" dtype_id="3">
                          <varref loc="i,149,21,149,31" name="out_enable" dtype_id="4"/>
                          <const loc="i,149,32,149,33" name="3&apos;h0" dtype_id="6"/>
                          <const loc="i,149,31,149,32" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,150,35,150,37" dtype_id="3">
                        <const loc="i,150,38,150,39" name="1&apos;h1" dtype_id="3"/>
                        <sel loc="i,150,31,150,32" dtype_id="3">
                          <varref loc="i,150,21,150,31" name="out_enable" dtype_id="4"/>
                          <const loc="i,150,32,150,33" name="3&apos;h4" dtype_id="6"/>
                          <const loc="i,150,31,150,32" name="32&apos;h1" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,151,34,151,36" dtype_id="4">
                        <const loc="i,151,37,151,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,151,21,151,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,152,29,152,31" dtype_id="10">
                        <const loc="i,152,32,152,42" name="6&apos;h4" dtype_id="10"/>
                        <varref loc="i,152,21,152,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,155,23,155,24">
                    <const loc="i,155,13,155,23" name="6&apos;h4" dtype_id="10"/>
                    <begin loc="i,155,25,155,30">
                      <assigndly loc="i,156,34,156,36" dtype_id="4">
                        <const loc="i,156,37,156,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,156,21,156,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,157,29,157,31" dtype_id="10">
                        <const loc="i,157,32,157,42" name="6&apos;h5" dtype_id="10"/>
                        <varref loc="i,157,21,157,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,160,23,160,24">
                    <const loc="i,160,13,160,23" name="6&apos;h5" dtype_id="10"/>
                    <begin loc="i,160,25,160,30">
                      <assigndly loc="i,161,34,161,36" dtype_id="4">
                        <const loc="i,161,37,161,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,161,21,161,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,162,29,162,31" dtype_id="10">
                        <const loc="i,162,32,162,42" name="6&apos;h6" dtype_id="10"/>
                        <varref loc="i,162,21,162,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,165,23,165,24">
                    <const loc="i,165,13,165,23" name="6&apos;h6" dtype_id="10"/>
                    <begin loc="i,165,25,165,30">
                      <assigndly loc="i,166,34,166,36" dtype_id="4">
                        <const loc="i,166,37,166,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,166,21,166,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,167,29,167,31" dtype_id="10">
                        <const loc="i,167,32,167,42" name="6&apos;h7" dtype_id="10"/>
                        <varref loc="i,167,21,167,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,170,23,170,24">
                    <const loc="i,170,13,170,23" name="6&apos;h7" dtype_id="10"/>
                    <begin loc="i,170,25,170,30">
                      <assigndly loc="i,171,34,171,36" dtype_id="4">
                        <const loc="i,171,37,171,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,171,21,171,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,172,29,172,31" dtype_id="10">
                        <const loc="i,172,32,172,42" name="6&apos;h8" dtype_id="10"/>
                        <varref loc="i,172,21,172,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,175,23,175,24">
                    <const loc="i,175,13,175,23" name="6&apos;h8" dtype_id="10"/>
                    <begin loc="i,175,25,175,30">
                      <assigndly loc="i,176,34,176,36" dtype_id="4">
                        <const loc="i,176,37,176,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,176,21,176,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,177,29,177,31" dtype_id="10">
                        <const loc="i,177,32,177,42" name="6&apos;h9" dtype_id="10"/>
                        <varref loc="i,177,21,177,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,180,23,180,24">
                    <const loc="i,180,13,180,23" name="6&apos;h9" dtype_id="10"/>
                    <begin loc="i,180,25,180,30">
                      <assigndly loc="i,181,34,181,36" dtype_id="4">
                        <const loc="i,181,37,181,42" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,181,21,181,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,182,29,182,31" dtype_id="10">
                        <const loc="i,182,32,182,42" name="6&apos;ha" dtype_id="10"/>
                        <varref loc="i,182,21,182,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,185,23,185,24">
                    <const loc="i,185,13,185,23" name="6&apos;ha" dtype_id="10"/>
                    <begin loc="i,185,25,185,30">
                      <assigndly loc="i,186,34,186,36" dtype_id="4">
                        <const loc="i,186,37,186,42" name="8&apos;hff" dtype_id="4"/>
                        <varref loc="i,186,21,186,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,187,29,187,31" dtype_id="10">
                        <const loc="i,187,32,187,45" name="6&apos;hb" dtype_id="10"/>
                        <varref loc="i,187,21,187,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,190,26,190,27">
                    <const loc="i,190,13,190,26" name="6&apos;hb" dtype_id="10"/>
                    <begin loc="i,190,28,190,33">
                      <assigndly loc="i,191,33,191,35" dtype_id="3">
                        <const loc="i,191,36,191,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,191,21,191,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,192,32,192,34" dtype_id="4">
                        <const loc="i,192,35,192,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,192,21,192,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,193,32,193,34" dtype_id="3">
                        <const loc="i,193,35,193,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,193,21,193,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,194,28,194,30" dtype_id="3">
                        <const loc="i,194,31,194,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,194,21,194,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,195,29,195,31" dtype_id="10">
                        <const loc="i,195,32,195,36" name="6&apos;hc" dtype_id="10"/>
                        <varref loc="i,195,21,195,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,199,17,199,18">
                    <const loc="i,199,13,199,17" name="6&apos;hc" dtype_id="10"/>
                    <begin loc="i,199,19,199,24">
                      <if loc="i,200,21,200,23">
                        <varref loc="i,200,25,200,30" name="i_stb" dtype_id="3"/>
                        <begin>
                          <begin loc="i,200,32,200,37">
                            <if loc="i,201,25,201,27">
                              <varref loc="i,201,29,201,33" name="i_we" dtype_id="3"/>
                              <begin>
                                <begin loc="i,201,35,201,40">
                                  <assigndly loc="i,204,47,204,49" dtype_id="4">
                                    <const loc="i,204,50,204,54" name="8&apos;h33" dtype_id="4"/>
                                    <varref loc="i,204,29,204,41" name="data_to_chip" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="i,206,37,206,39" dtype_id="10">
                                    <const loc="i,206,40,206,53" name="6&apos;h18" dtype_id="10"/>
                                    <varref loc="i,206,29,206,36" name="o_state" dtype_id="10"/>
                                  </assigndly>
                                </begin>
                              </begin>
                              <begin>
                                <begin loc="i,207,34,207,39">
                                  <assigndly loc="i,210,47,210,49" dtype_id="4">
                                    <const loc="i,210,50,210,54" name="8&apos;hee" dtype_id="4"/>
                                    <varref loc="i,210,29,210,41" name="data_to_chip" dtype_id="4"/>
                                  </assigndly>
                                  <assigndly loc="i,212,37,212,39" dtype_id="10">
                                    <const loc="i,212,40,212,52" name="6&apos;hd" dtype_id="10"/>
                                    <varref loc="i,212,29,212,36" name="o_state" dtype_id="10"/>
                                  </assigndly>
                                </begin>
                              </begin>
                            </if>
                            <assigndly loc="i,214,37,214,39" dtype_id="3">
                              <const loc="i,214,40,214,41" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="i,214,25,214,36" name="o_psram_csn" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,215,36,215,38" dtype_id="3">
                              <const loc="i,215,39,215,40" name="1&apos;h1" dtype_id="3"/>
                              <varref loc="i,215,25,215,35" name="psram_busy" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,216,32,216,34" dtype_id="3">
                              <const loc="i,216,35,216,36" name="1&apos;h0" dtype_id="3"/>
                              <varref loc="i,216,25,216,31" name="o_done" dtype_id="3"/>
                            </assigndly>
                            <assigndly loc="i,217,36,217,38" dtype_id="4">
                              <const loc="i,217,39,217,44" name="8&apos;hff" dtype_id="4"/>
                              <varref loc="i,217,25,217,35" name="out_enable" dtype_id="4"/>
                            </assigndly>
                          </begin>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,221,25,221,26">
                    <const loc="i,221,13,221,25" name="6&apos;hd" dtype_id="10"/>
                    <begin loc="i,221,27,221,32">
                      <assigndly loc="i,222,39,222,41" dtype_id="4">
                        <const loc="i,222,42,222,46" name="8&apos;hbb" dtype_id="4"/>
                        <varref loc="i,222,21,222,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,224,29,224,31" dtype_id="10">
                        <const loc="i,224,32,224,47" name="6&apos;he" dtype_id="10"/>
                        <varref loc="i,224,21,224,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,227,28,227,29">
                    <const loc="i,227,13,227,28" name="6&apos;he" dtype_id="10"/>
                    <begin loc="i,227,30,227,35">
                      <assigndly loc="i,228,39,228,41" dtype_id="4">
                        <concat loc="i,228,48,228,49" dtype_id="4">
                          <sel loc="i,229,48,229,49" dtype_id="21">
                            <varref loc="i,229,42,229,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,229,52,229,54" name="5&apos;h14" dtype_id="20"/>
                            <const loc="i,229,49,229,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,228,48,228,49" dtype_id="21">
                            <varref loc="i,228,42,228,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,228,52,228,54" name="5&apos;h14" dtype_id="20"/>
                            <const loc="i,228,49,228,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,228,21,228,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,230,29,230,31" dtype_id="10">
                        <const loc="i,230,32,230,47" name="6&apos;hf" dtype_id="10"/>
                        <varref loc="i,230,21,230,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,233,28,233,29">
                    <const loc="i,233,13,233,28" name="6&apos;hf" dtype_id="10"/>
                    <begin loc="i,233,30,233,35">
                      <assigndly loc="i,234,39,234,41" dtype_id="4">
                        <concat loc="i,234,48,234,49" dtype_id="4">
                          <sel loc="i,235,48,235,49" dtype_id="21">
                            <varref loc="i,235,42,235,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,235,52,235,54" name="5&apos;h10" dtype_id="20"/>
                            <const loc="i,235,49,235,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,234,48,234,49" dtype_id="21">
                            <varref loc="i,234,42,234,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,234,52,234,54" name="5&apos;h10" dtype_id="20"/>
                            <const loc="i,234,49,234,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,234,21,234,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,236,29,236,31" dtype_id="10">
                        <const loc="i,236,32,236,47" name="6&apos;h10" dtype_id="10"/>
                        <varref loc="i,236,21,236,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,239,28,239,29">
                    <const loc="i,239,13,239,28" name="6&apos;h10" dtype_id="10"/>
                    <begin loc="i,239,30,239,35">
                      <assigndly loc="i,240,39,240,41" dtype_id="4">
                        <concat loc="i,240,48,240,49" dtype_id="4">
                          <sel loc="i,241,48,241,49" dtype_id="21">
                            <varref loc="i,241,42,241,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,241,52,241,54" name="5&apos;hc" dtype_id="20"/>
                            <const loc="i,241,49,241,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,240,48,240,49" dtype_id="21">
                            <varref loc="i,240,42,240,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,240,52,240,54" name="5&apos;hc" dtype_id="20"/>
                            <const loc="i,240,49,240,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,240,21,240,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,242,29,242,31" dtype_id="10">
                        <const loc="i,242,32,242,46" name="6&apos;h11" dtype_id="10"/>
                        <varref loc="i,242,21,242,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,245,27,245,28">
                    <const loc="i,245,13,245,27" name="6&apos;h11" dtype_id="10"/>
                    <begin loc="i,245,29,245,34">
                      <assigndly loc="i,246,39,246,41" dtype_id="4">
                        <concat loc="i,246,48,246,49" dtype_id="4">
                          <sel loc="i,247,48,247,49" dtype_id="21">
                            <varref loc="i,247,42,247,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,247,52,247,53" name="5&apos;h8" dtype_id="20"/>
                            <const loc="i,247,49,247,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,246,48,246,49" dtype_id="21">
                            <varref loc="i,246,42,246,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,246,52,246,53" name="5&apos;h8" dtype_id="20"/>
                            <const loc="i,246,49,246,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,246,21,246,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,248,29,248,31" dtype_id="10">
                        <const loc="i,248,32,248,45" name="6&apos;h12" dtype_id="10"/>
                        <varref loc="i,248,21,248,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,251,26,251,27">
                    <const loc="i,251,13,251,26" name="6&apos;h12" dtype_id="10"/>
                    <begin loc="i,251,28,251,33">
                      <assigndly loc="i,252,39,252,41" dtype_id="4">
                        <concat loc="i,252,48,252,49" dtype_id="4">
                          <sel loc="i,253,48,253,49" dtype_id="21">
                            <varref loc="i,253,42,253,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,253,51,253,52" name="5&apos;h4" dtype_id="20"/>
                            <const loc="i,253,49,253,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,252,48,252,49" dtype_id="21">
                            <varref loc="i,252,42,252,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,252,51,252,52" name="5&apos;h4" dtype_id="20"/>
                            <const loc="i,252,49,252,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,252,21,252,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,254,29,254,31" dtype_id="10">
                        <const loc="i,254,32,254,45" name="6&apos;h13" dtype_id="10"/>
                        <varref loc="i,254,21,254,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,257,26,257,27">
                    <const loc="i,257,13,257,26" name="6&apos;h13" dtype_id="10"/>
                    <begin loc="i,257,28,257,33">
                      <assigndly loc="i,258,39,258,41" dtype_id="4">
                        <concat loc="i,258,48,258,49" dtype_id="4">
                          <sel loc="i,259,48,259,49" dtype_id="21">
                            <varref loc="i,259,42,259,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,259,51,259,52" name="5&apos;h0" dtype_id="20"/>
                            <const loc="i,259,49,259,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,258,48,258,49" dtype_id="21">
                            <varref loc="i,258,42,258,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,258,51,258,52" name="5&apos;h0" dtype_id="20"/>
                            <const loc="i,258,49,258,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,258,21,258,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,260,33,260,35" dtype_id="21">
                        <const loc="i,260,36,260,37" name="4&apos;h0" dtype_id="21"/>
                        <varref loc="i,260,21,260,32" name="short_delay" dtype_id="21"/>
                      </assigndly>
                      <assigndly loc="i,261,29,261,31" dtype_id="10">
                        <const loc="i,261,32,261,41" name="6&apos;h14" dtype_id="10"/>
                        <varref loc="i,261,21,261,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,264,22,264,23">
                    <const loc="i,264,13,264,22" name="6&apos;h14" dtype_id="10"/>
                    <begin loc="i,264,24,264,29">
                      <assigndly loc="i,265,32,265,34" dtype_id="4">
                        <const loc="i,265,35,265,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,265,21,265,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <if loc="i,266,21,266,23">
                        <eq loc="i,266,37,266,39" dtype_id="3">
                          <const loc="i,266,40,266,41" name="4&apos;h5" dtype_id="21"/>
                          <varref loc="i,266,25,266,36" name="short_delay" dtype_id="21"/>
                        </eq>
                        <begin>
                          <assigndly loc="i,267,33,267,35" dtype_id="10">
                            <const loc="i,267,36,267,49" name="6&apos;h15" dtype_id="10"/>
                            <varref loc="i,267,25,267,32" name="o_state" dtype_id="10"/>
                          </assigndly>
                        </begin>
                        <begin>
                          <assigndly loc="i,269,37,269,39" dtype_id="21">
                            <add loc="i,269,52,269,53" dtype_id="21">
                              <const loc="i,269,52,269,53" name="4&apos;h1" dtype_id="21"/>
                              <varref loc="i,269,40,269,51" name="short_delay" dtype_id="21"/>
                            </add>
                            <varref loc="i,269,25,269,36" name="short_delay" dtype_id="21"/>
                          </assigndly>
                        </begin>
                      </if>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,272,26,272,27">
                    <const loc="i,272,13,272,26" name="6&apos;h15" dtype_id="10"/>
                    <begin loc="i,272,28,272,33">
                      <assigndly loc="i,273,32,273,34" dtype_id="21">
                        <concat loc="i,273,35,273,49" dtype_id="21">
                          <varref loc="i,273,35,273,49" name="io_psram_data7" dtype_id="3"/>
                          <concat loc="i,273,35,273,49" dtype_id="16">
                            <varref loc="i,274,35,274,49" name="io_psram_data6" dtype_id="3"/>
                            <concat loc="i,273,35,273,49" dtype_id="15">
                              <varref loc="i,275,35,275,49" name="io_psram_data5" dtype_id="3"/>
                              <varref loc="i,276,35,276,49" name="io_psram_data4" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,273,27,273,28" dtype_id="21">
                          <varref loc="i,273,21,273,27" name="o_dout" dtype_id="12"/>
                          <const loc="i,273,27,273,28" name="32&apos;hc" dtype_id="7"/>
                          <const loc="i,273,27,273,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,277,32,277,34" dtype_id="21">
                        <concat loc="i,277,35,277,49" dtype_id="21">
                          <varref loc="i,277,35,277,49" name="io_psram_data3" dtype_id="3"/>
                          <concat loc="i,277,35,277,49" dtype_id="16">
                            <varref loc="i,278,35,278,49" name="io_psram_data2" dtype_id="3"/>
                            <concat loc="i,277,35,277,49" dtype_id="15">
                              <varref loc="i,279,34,279,48" name="io_psram_data1" dtype_id="3"/>
                              <varref loc="i,280,34,280,48" name="io_psram_data0" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,277,27,277,28" dtype_id="21">
                          <varref loc="i,277,21,277,27" name="o_dout" dtype_id="12"/>
                          <const loc="i,277,27,277,28" name="32&apos;h8" dtype_id="7"/>
                          <const loc="i,277,27,277,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,281,29,281,31" dtype_id="10">
                        <const loc="i,281,32,281,45" name="6&apos;h16" dtype_id="10"/>
                        <varref loc="i,281,21,281,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,284,26,284,27">
                    <const loc="i,284,13,284,26" name="6&apos;h16" dtype_id="10"/>
                    <begin loc="i,284,28,284,33">
                      <assigndly loc="i,285,31,285,33" dtype_id="21">
                        <concat loc="i,285,34,285,48" dtype_id="21">
                          <varref loc="i,285,34,285,48" name="io_psram_data7" dtype_id="3"/>
                          <concat loc="i,285,34,285,48" dtype_id="16">
                            <varref loc="i,286,34,286,48" name="io_psram_data6" dtype_id="3"/>
                            <concat loc="i,285,34,285,48" dtype_id="15">
                              <varref loc="i,287,34,287,48" name="io_psram_data5" dtype_id="3"/>
                              <varref loc="i,288,34,288,48" name="io_psram_data4" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,285,27,285,28" dtype_id="21">
                          <varref loc="i,285,21,285,27" name="o_dout" dtype_id="12"/>
                          <const loc="i,285,27,285,28" name="32&apos;h4" dtype_id="7"/>
                          <const loc="i,285,27,285,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,289,31,289,33" dtype_id="21">
                        <concat loc="i,289,34,289,48" dtype_id="21">
                          <varref loc="i,289,34,289,48" name="io_psram_data3" dtype_id="3"/>
                          <concat loc="i,289,34,289,48" dtype_id="16">
                            <varref loc="i,290,34,290,48" name="io_psram_data2" dtype_id="3"/>
                            <concat loc="i,289,34,289,48" dtype_id="15">
                              <varref loc="i,291,34,291,48" name="io_psram_data1" dtype_id="3"/>
                              <varref loc="i,292,34,292,48" name="io_psram_data0" dtype_id="3"/>
                            </concat>
                          </concat>
                        </concat>
                        <sel loc="i,289,27,289,28" dtype_id="21">
                          <varref loc="i,289,21,289,27" name="o_dout" dtype_id="12"/>
                          <const loc="i,289,27,289,28" name="32&apos;h0" dtype_id="7"/>
                          <const loc="i,289,27,289,28" name="32&apos;h4" dtype_id="7"/>
                        </sel>
                      </assigndly>
                      <assigndly loc="i,293,29,293,31" dtype_id="10">
                        <const loc="i,293,32,293,45" name="6&apos;h17" dtype_id="10"/>
                        <varref loc="i,293,21,293,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,296,26,296,27">
                    <const loc="i,296,13,296,26" name="6&apos;h17" dtype_id="10"/>
                    <begin loc="i,296,28,296,33">
                      <assigndly loc="i,297,33,297,35" dtype_id="3">
                        <const loc="i,297,36,297,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,297,21,297,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,298,32,298,34" dtype_id="3">
                        <const loc="i,298,35,298,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,298,21,298,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,299,28,299,30" dtype_id="3">
                        <const loc="i,299,31,299,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,299,21,299,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,300,29,300,31" dtype_id="10">
                        <const loc="i,300,32,300,36" name="6&apos;hc" dtype_id="10"/>
                        <varref loc="i,300,21,300,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,303,26,303,27">
                    <const loc="i,303,13,303,26" name="6&apos;h18" dtype_id="10"/>
                    <begin loc="i,303,28,303,33">
                      <assigndly loc="i,304,39,304,41" dtype_id="4">
                        <const loc="i,304,42,304,46" name="8&apos;h88" dtype_id="4"/>
                        <varref loc="i,304,21,304,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,306,29,306,31" dtype_id="10">
                        <const loc="i,306,32,306,48" name="6&apos;h19" dtype_id="10"/>
                        <varref loc="i,306,21,306,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,309,29,309,30">
                    <const loc="i,309,13,309,29" name="6&apos;h19" dtype_id="10"/>
                    <begin loc="i,309,31,309,36">
                      <assigndly loc="i,310,39,310,41" dtype_id="4">
                        <concat loc="i,310,48,310,49" dtype_id="4">
                          <sel loc="i,311,48,311,49" dtype_id="21">
                            <varref loc="i,311,42,311,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,311,52,311,54" name="5&apos;h14" dtype_id="20"/>
                            <const loc="i,311,49,311,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,310,48,310,49" dtype_id="21">
                            <varref loc="i,310,42,310,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,310,52,310,54" name="5&apos;h14" dtype_id="20"/>
                            <const loc="i,310,49,310,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,310,21,310,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,312,29,312,31" dtype_id="10">
                        <const loc="i,312,32,312,48" name="6&apos;h1a" dtype_id="10"/>
                        <varref loc="i,312,21,312,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,315,29,315,30">
                    <const loc="i,315,13,315,29" name="6&apos;h1a" dtype_id="10"/>
                    <begin loc="i,315,31,315,36">
                      <assigndly loc="i,316,39,316,41" dtype_id="4">
                        <concat loc="i,316,48,316,49" dtype_id="4">
                          <sel loc="i,317,48,317,49" dtype_id="21">
                            <varref loc="i,317,42,317,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,317,52,317,54" name="5&apos;h10" dtype_id="20"/>
                            <const loc="i,317,49,317,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,316,48,316,49" dtype_id="21">
                            <varref loc="i,316,42,316,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,316,52,316,54" name="5&apos;h10" dtype_id="20"/>
                            <const loc="i,316,49,316,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,316,21,316,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,318,29,318,31" dtype_id="10">
                        <const loc="i,318,32,318,48" name="6&apos;h1b" dtype_id="10"/>
                        <varref loc="i,318,21,318,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,321,29,321,30">
                    <const loc="i,321,13,321,29" name="6&apos;h1b" dtype_id="10"/>
                    <begin loc="i,321,31,321,36">
                      <assigndly loc="i,322,39,322,41" dtype_id="4">
                        <concat loc="i,322,48,322,49" dtype_id="4">
                          <sel loc="i,323,48,323,49" dtype_id="21">
                            <varref loc="i,323,42,323,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,323,52,323,54" name="5&apos;hc" dtype_id="20"/>
                            <const loc="i,323,49,323,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,322,48,322,49" dtype_id="21">
                            <varref loc="i,322,42,322,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,322,52,322,54" name="5&apos;hc" dtype_id="20"/>
                            <const loc="i,322,49,322,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,322,21,322,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,324,29,324,31" dtype_id="10">
                        <const loc="i,324,32,324,47" name="6&apos;h1c" dtype_id="10"/>
                        <varref loc="i,324,21,324,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,327,28,327,29">
                    <const loc="i,327,13,327,28" name="6&apos;h1c" dtype_id="10"/>
                    <begin loc="i,327,30,327,35">
                      <assigndly loc="i,328,39,328,41" dtype_id="4">
                        <concat loc="i,328,48,328,49" dtype_id="4">
                          <sel loc="i,329,48,329,49" dtype_id="21">
                            <varref loc="i,329,42,329,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,329,52,329,53" name="5&apos;h8" dtype_id="20"/>
                            <const loc="i,329,49,329,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,328,48,328,49" dtype_id="21">
                            <varref loc="i,328,42,328,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,328,52,328,53" name="5&apos;h8" dtype_id="20"/>
                            <const loc="i,328,49,328,51" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,328,21,328,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,330,29,330,31" dtype_id="10">
                        <const loc="i,330,32,330,46" name="6&apos;h1d" dtype_id="10"/>
                        <varref loc="i,330,21,330,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,333,27,333,28">
                    <const loc="i,333,13,333,27" name="6&apos;h1d" dtype_id="10"/>
                    <begin loc="i,333,29,333,34">
                      <assigndly loc="i,334,39,334,41" dtype_id="4">
                        <concat loc="i,334,48,334,49" dtype_id="4">
                          <sel loc="i,335,48,335,49" dtype_id="21">
                            <varref loc="i,335,42,335,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,335,51,335,52" name="5&apos;h4" dtype_id="20"/>
                            <const loc="i,335,49,335,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,334,48,334,49" dtype_id="21">
                            <varref loc="i,334,42,334,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,334,51,334,52" name="5&apos;h4" dtype_id="20"/>
                            <const loc="i,334,49,334,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,334,21,334,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,336,29,336,31" dtype_id="10">
                        <const loc="i,336,32,336,46" name="6&apos;h1e" dtype_id="10"/>
                        <varref loc="i,336,21,336,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,339,27,339,28">
                    <const loc="i,339,13,339,27" name="6&apos;h1e" dtype_id="10"/>
                    <begin loc="i,339,29,339,34">
                      <assigndly loc="i,340,39,340,41" dtype_id="4">
                        <concat loc="i,340,48,340,49" dtype_id="4">
                          <sel loc="i,341,48,341,49" dtype_id="21">
                            <varref loc="i,341,42,341,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,341,51,341,52" name="5&apos;h0" dtype_id="20"/>
                            <const loc="i,341,49,341,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                          <sel loc="i,340,48,340,49" dtype_id="21">
                            <varref loc="i,340,42,340,48" name="i_addr" dtype_id="14"/>
                            <const loc="i,340,51,340,52" name="5&apos;h0" dtype_id="20"/>
                            <const loc="i,340,49,340,50" name="32&apos;h4" dtype_id="7"/>
                          </sel>
                        </concat>
                        <varref loc="i,340,21,340,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,342,29,342,31" dtype_id="10">
                        <const loc="i,342,32,342,46" name="6&apos;h1f" dtype_id="10"/>
                        <varref loc="i,342,21,342,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,345,27,345,28">
                    <const loc="i,345,13,345,27" name="6&apos;h1f" dtype_id="10"/>
                    <begin loc="i,345,29,345,34">
                      <assigndly loc="i,346,39,346,41" dtype_id="4">
                        <sel loc="i,346,47,346,48" dtype_id="4">
                          <varref loc="i,346,42,346,47" name="i_din" dtype_id="12"/>
                          <const loc="i,346,51,346,52" name="4&apos;h8" dtype_id="29"/>
                          <const loc="i,346,48,346,50" name="32&apos;h8" dtype_id="7"/>
                        </sel>
                        <varref loc="i,346,21,346,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,347,29,347,31" dtype_id="10">
                        <const loc="i,347,32,347,46" name="6&apos;h20" dtype_id="10"/>
                        <varref loc="i,347,21,347,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,350,27,350,28">
                    <const loc="i,350,13,350,27" name="6&apos;h20" dtype_id="10"/>
                    <begin loc="i,350,29,350,34">
                      <assigndly loc="i,351,39,351,41" dtype_id="4">
                        <sel loc="i,351,47,351,48" dtype_id="4">
                          <varref loc="i,351,42,351,47" name="i_din" dtype_id="12"/>
                          <const loc="i,351,50,351,51" name="4&apos;h0" dtype_id="29"/>
                          <const loc="i,351,48,351,49" name="32&apos;h8" dtype_id="7"/>
                        </sel>
                        <varref loc="i,351,21,351,33" name="data_to_chip" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,352,29,352,31" dtype_id="10">
                        <const loc="i,352,32,352,46" name="6&apos;h21" dtype_id="10"/>
                        <varref loc="i,352,21,352,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,355,27,355,28">
                    <const loc="i,355,13,355,27" name="6&apos;h21" dtype_id="10"/>
                    <begin loc="i,355,29,355,34">
                      <assigndly loc="i,356,33,356,35" dtype_id="3">
                        <const loc="i,356,36,356,37" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,356,21,356,32" name="o_psram_csn" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,357,32,357,34" dtype_id="4">
                        <const loc="i,357,35,357,40" name="8&apos;h0" dtype_id="4"/>
                        <varref loc="i,357,21,357,31" name="out_enable" dtype_id="4"/>
                      </assigndly>
                      <assigndly loc="i,358,32,358,34" dtype_id="3">
                        <const loc="i,358,35,358,36" name="1&apos;h0" dtype_id="3"/>
                        <varref loc="i,358,21,358,31" name="psram_busy" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,359,28,359,30" dtype_id="3">
                        <const loc="i,359,31,359,32" name="1&apos;h1" dtype_id="3"/>
                        <varref loc="i,359,21,359,27" name="o_done" dtype_id="3"/>
                      </assigndly>
                      <assigndly loc="i,360,29,360,31" dtype_id="10">
                        <const loc="i,360,32,360,36" name="6&apos;hc" dtype_id="10"/>
                        <varref loc="i,360,21,360,28" name="o_state" dtype_id="10"/>
                      </assigndly>
                    </begin>
                  </caseitem>
                  <caseitem loc="i,362,13,362,20">
                    <assigndly loc="i,362,30,362,32" dtype_id="10">
                      <const loc="i,362,33,362,37" name="6&apos;hc" dtype_id="10"/>
                      <varref loc="i,362,22,362,29" name="o_state" dtype_id="10"/>
                    </assigndly>
                  </caseitem>
                </case>
              </begin>
            </begin>
            <begin>
              <begin loc="i,109,25,109,30">
                <assigndly loc="i,111,20,111,22" dtype_id="27">
                  <const loc="i,111,23,111,24" name="15&apos;h0" dtype_id="27"/>
                  <varref loc="i,111,9,111,19" name="long_delay" dtype_id="27"/>
                </assigndly>
                <assigndly loc="i,112,17,112,19" dtype_id="10">
                  <const loc="i,112,20,112,34" name="6&apos;h0" dtype_id="10"/>
                  <varref loc="i,112,9,112,16" name="o_state" dtype_id="10"/>
                </assigndly>
                <assigndly loc="i,113,20,113,22" dtype_id="3">
                  <const loc="i,113,23,113,24" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,113,9,113,19" name="psram_busy" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,114,16,114,18" dtype_id="3">
                  <const loc="i,114,19,114,20" name="1&apos;h0" dtype_id="3"/>
                  <varref loc="i,114,9,114,15" name="o_done" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,115,21,115,23" dtype_id="3">
                  <const loc="i,115,24,115,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,115,9,115,20" name="o_psram_csn" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,116,16,116,18" dtype_id="12">
                  <const loc="i,116,19,116,20" name="16&apos;h0" dtype_id="12"/>
                  <varref loc="i,116,9,116,15" name="o_dout" dtype_id="12"/>
                </assigndly>
                <assigndly loc="i,117,21,117,23" dtype_id="3">
                  <const loc="i,117,24,117,25" name="1&apos;h1" dtype_id="3"/>
                  <varref loc="i,117,9,117,20" name="hold_clk_lo" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,118,22,118,24" dtype_id="4">
                  <const loc="i,118,25,118,29" name="8&apos;h0" dtype_id="4"/>
                  <varref loc="i,118,9,118,21" name="data_to_chip" dtype_id="4"/>
                </assigndly>
                <assigndly loc="i,119,20,119,22" dtype_id="28">
                  <const loc="i,119,23,119,24" name="35&apos;h0" dtype_id="28"/>
                  <varref loc="i,119,9,119,19" name="states_hit" dtype_id="28"/>
                </assigndly>
                <assigndly loc="i,120,20,120,22" dtype_id="4">
                  <const loc="i,120,23,120,28" name="8&apos;hff" dtype_id="4"/>
                  <varref loc="i,120,9,120,19" name="out_enable" dtype_id="4"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="i,98,21,98,22" dtype_id="3">
        <and loc="i,98,36,98,37" dtype_id="3">
          <not loc="i,98,36,98,37" dtype_id="3">
            <varref loc="i,94,7,94,18" name="hold_clk_lo" dtype_id="3"/>
          </not>
          <varref loc="i,54,16,54,21" name="i_clk" dtype_id="3"/>
        </and>
        <varref loc="i,98,21,98,22" name="o_psram_sclk" dtype_id="3"/>
      </contassign>
      <contassign loc="i,99,23,99,24" dtype_id="3">
        <cond loc="i,99,40,99,41" dtype_id="3">
          <sel loc="i,99,36,99,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,99,36,99,37" name="32&apos;h0" dtype_id="7"/>
            <const loc="i,99,36,99,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,99,54,99,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,99,54,99,55" name="32&apos;h0" dtype_id="7"/>
            <const loc="i,99,54,99,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,99,60,99,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,99,23,99,24" name="io_psram_data0" dtype_id="3"/>
      </contassign>
      <contassign loc="i,100,23,100,24" dtype_id="3">
        <cond loc="i,100,40,100,41" dtype_id="3">
          <sel loc="i,100,36,100,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,100,36,100,37" name="32&apos;h1" dtype_id="7"/>
            <const loc="i,100,36,100,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,100,54,100,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,100,54,100,55" name="32&apos;h1" dtype_id="7"/>
            <const loc="i,100,54,100,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,100,60,100,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,100,23,100,24" name="io_psram_data1" dtype_id="3"/>
      </contassign>
      <contassign loc="i,101,23,101,24" dtype_id="3">
        <cond loc="i,101,40,101,41" dtype_id="3">
          <sel loc="i,101,36,101,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,101,36,101,37" name="32&apos;h2" dtype_id="7"/>
            <const loc="i,101,36,101,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,101,54,101,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,101,54,101,55" name="32&apos;h2" dtype_id="7"/>
            <const loc="i,101,54,101,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,101,60,101,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,101,23,101,24" name="io_psram_data2" dtype_id="3"/>
      </contassign>
      <contassign loc="i,102,23,102,24" dtype_id="3">
        <cond loc="i,102,40,102,41" dtype_id="3">
          <sel loc="i,102,36,102,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,102,36,102,37" name="32&apos;h3" dtype_id="7"/>
            <const loc="i,102,36,102,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,102,54,102,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,102,54,102,55" name="32&apos;h3" dtype_id="7"/>
            <const loc="i,102,54,102,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,102,60,102,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,102,23,102,24" name="io_psram_data3" dtype_id="3"/>
      </contassign>
      <contassign loc="i,103,23,103,24" dtype_id="3">
        <cond loc="i,103,40,103,41" dtype_id="3">
          <sel loc="i,103,36,103,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,103,36,103,37" name="32&apos;h4" dtype_id="7"/>
            <const loc="i,103,36,103,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,103,54,103,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,103,54,103,55" name="32&apos;h4" dtype_id="7"/>
            <const loc="i,103,54,103,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,103,60,103,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,103,23,103,24" name="io_psram_data4" dtype_id="3"/>
      </contassign>
      <contassign loc="i,104,23,104,24" dtype_id="3">
        <cond loc="i,104,40,104,41" dtype_id="3">
          <sel loc="i,104,36,104,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,104,36,104,37" name="32&apos;h5" dtype_id="7"/>
            <const loc="i,104,36,104,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,104,54,104,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,104,54,104,55" name="32&apos;h5" dtype_id="7"/>
            <const loc="i,104,54,104,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,104,60,104,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,104,23,104,24" name="io_psram_data5" dtype_id="3"/>
      </contassign>
      <contassign loc="i,105,23,105,24" dtype_id="3">
        <cond loc="i,105,40,105,41" dtype_id="3">
          <sel loc="i,105,36,105,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,105,36,105,37" name="32&apos;h6" dtype_id="7"/>
            <const loc="i,105,36,105,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,105,54,105,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,105,54,105,55" name="32&apos;h6" dtype_id="7"/>
            <const loc="i,105,54,105,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,105,60,105,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,105,23,105,24" name="io_psram_data6" dtype_id="3"/>
      </contassign>
      <contassign loc="i,106,23,106,24" dtype_id="3">
        <cond loc="i,106,40,106,41" dtype_id="3">
          <sel loc="i,106,36,106,37" dtype_id="3">
            <varref loc="i,95,13,95,23" name="out_enable" dtype_id="4"/>
            <const loc="i,106,36,106,37" name="32&apos;h7" dtype_id="7"/>
            <const loc="i,106,36,106,37" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <sel loc="i,106,54,106,55" dtype_id="3">
            <varref loc="i,96,13,96,25" name="data_to_chip" dtype_id="4"/>
            <const loc="i,106,54,106,55" name="32&apos;h7" dtype_id="7"/>
            <const loc="i,106,54,106,55" name="32&apos;h1" dtype_id="7"/>
          </sel>
          <const loc="i,106,60,106,64" name="1&apos;bz" dtype_id="3"/>
        </cond>
        <varref loc="i,106,23,106,24" name="io_psram_data7" dtype_id="3"/>
      </contassign>
    </module>
    <package loc="f,23,9,23,16" name="csr_pkg" origName="csr_pkg">
      <var loc="f,41,15,41,27" name="ADDR_UART_TX" dtype_id="7" vartype="logic" origName="ADDR_UART_TX" localparam="true">
        <const loc="f,41,30,41,33" name="32&apos;h0" dtype_id="7"/>
      </var>
      <typedef loc="f,48,6,48,15" name="uart_tx_t" dtype_id="30"/>
      <var loc="f,68,15,68,27" name="ADDR_UART_RX" dtype_id="7" vartype="logic" origName="ADDR_UART_RX" localparam="true">
        <const loc="f,68,30,68,33" name="32&apos;h1" dtype_id="7"/>
      </var>
      <typedef loc="f,76,6,76,15" name="uart_rx_t" dtype_id="11"/>
    </package>
    <typetable loc="a,0,0,0,0">
      <voiddtype loc="d,45,18,45,27" id="9"/>
      <basicdtype loc="e,498,28,498,32" id="25" name="logic" left="6" right="0"/>
      <basicdtype loc="e,1824,31,1824,36" id="7" name="logic" left="31" right="0"/>
      <basicdtype loc="j,80,11,80,17" id="5" name="real" signed="true"/>
      <basicdtype loc="k,44,17,44,34" id="8" name="logic" left="119" right="0"/>
      <basicdtype loc="k,19,14,19,17" id="1" name="int" left="31" right="0" signed="true"/>
      <basicdtype loc="h,129,15,129,18" id="22" name="bit" left="3" right="0"/>
      <basicdtype loc="f,45,7,45,12" id="31" name="logic" left="31" right="31"/>
      <basicdtype loc="f,47,7,47,12" id="32" name="logic" left="7" right="0"/>
      <structdtype loc="f,43,12,43,18" id="30" name="csr_pkg::uart_tx_t">
        <memberdtype loc="f,45,21,45,25" id="33" name="busy" sub_dtype_id="31"/>
        <memberdtype loc="f,47,21,47,25" id="34" name="data" sub_dtype_id="32"/>
      </structdtype>
      <basicdtype loc="f,72,7,72,12" id="24" name="logic" left="31" right="31"/>
      <basicdtype loc="f,73,7,73,12" id="23" name="logic" left="30" right="30"/>
      <basicdtype loc="f,75,7,75,12" id="35" name="logic" left="7" right="0"/>
      <structdtype loc="f,70,12,70,18" id="11" name="csr_pkg::uart_rx_t">
        <memberdtype loc="f,72,21,72,26" id="36" name="valid" sub_dtype_id="24"/>
        <memberdtype loc="f,73,21,73,26" id="37" name="oflow" sub_dtype_id="23"/>
        <memberdtype loc="f,75,21,75,25" id="38" name="data" sub_dtype_id="35"/>
      </structdtype>
      <basicdtype loc="i,88,1,88,6" id="27" name="logic" left="14" right="0"/>
      <basicdtype loc="i,14,14,14,19" id="10" name="logic" left="5" right="0"/>
      <refdtype loc="i,90,1,90,13" id="39" name="MachineState" sub_dtype_id="10"/>
      <basicdtype loc="i,91,1,91,6" id="28" name="logic" left="34" right="0"/>
      <basicdtype loc="i,99,36,99,37" id="6" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="i,228,48,228,49" id="20" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="i,273,27,273,28" id="29" name="logic" left="3" right="0" signed="true"/>
      <refdtype loc="h,50,11,50,20" id="40" name="uart_rx_t" sub_dtype_id="11"/>
      <basicdtype loc="h,63,17,63,22" id="21" name="logic" left="3" right="0"/>
      <enumdtype loc="h,63,12,63,16" id="41" name="uart.state_t" sub_dtype_id="21">
        <enumitem loc="h,64,7,64,11" name="IDLE" dtype_id="21">
          <const loc="h,64,15,64,20" name="4&apos;he" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,66,7,66,12" name="START" dtype_id="21">
          <const loc="h,66,15,66,20" name="4&apos;hf" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,68,7,68,9" name="D0" dtype_id="21">
          <const loc="h,68,15,68,19" name="4&apos;h0" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,69,7,69,9" name="D1" dtype_id="21">
          <const loc="h,69,15,69,19" name="4&apos;h1" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,70,7,70,9" name="D2" dtype_id="21">
          <const loc="h,70,15,70,19" name="4&apos;h2" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,71,7,71,9" name="D3" dtype_id="21">
          <const loc="h,71,15,71,19" name="4&apos;h3" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,72,7,72,9" name="D4" dtype_id="21">
          <const loc="h,72,15,72,19" name="4&apos;h4" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,73,7,73,9" name="D5" dtype_id="21">
          <const loc="h,73,15,73,19" name="4&apos;h5" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,74,7,74,9" name="D6" dtype_id="21">
          <const loc="h,74,15,74,19" name="4&apos;h6" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,75,7,75,9" name="D7" dtype_id="21">
          <const loc="h,75,15,75,19" name="4&apos;h7" dtype_id="21"/>
        </enumitem>
        <enumitem loc="h,77,7,77,11" name="STOP" dtype_id="21">
          <const loc="h,77,15,77,19" name="4&apos;h8" dtype_id="21"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="h,83,12,83,17" id="42" name="logic" left="3" right="0"/>
      <refdtype loc="h,139,4,139,11" id="43" name="state_t" sub_dtype_id="21"/>
      <refdtype loc="h,140,4,140,12" id="44" name="cnt1us_t" sub_dtype_id="21"/>
      <refdtype loc="h,296,4,296,11" id="45" name="state_t" sub_dtype_id="21"/>
      <refdtype loc="h,297,4,297,12" id="46" name="cnt1us_t" sub_dtype_id="21"/>
      <refdtype loc="j,132,4,132,13" id="47" name="uart_rx_t" sub_dtype_id="11"/>
      <basicdtype loc="j,154,4,154,9" id="12" name="logic" left="15" right="0"/>
      <unpackarraydtype loc="j,155,30,155,31" id="13" sub_dtype_id="4">
        <range loc="j,155,30,155,31">
          <const loc="j,155,31,155,32" name="32&apos;sh5" dtype_id="2"/>
          <const loc="j,155,33,155,34" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="j,164,49,164,50" id="14" name="logic" left="23" right="0"/>
      <basicdtype loc="j,186,18,186,23" id="15" name="logic" left="1" right="0"/>
      <enumdtype loc="j,186,12,186,16" id="48" name="top.psram_state_t" sub_dtype_id="15">
        <enumitem loc="j,186,32,186,36" name="IDLE" dtype_id="15">
          <const loc="j,186,39,186,43" name="2&apos;h0" dtype_id="15"/>
        </enumitem>
        <enumitem loc="j,187,32,187,44" name="READ_COMMAND" dtype_id="15">
          <const loc="j,187,47,187,51" name="2&apos;h1" dtype_id="15"/>
        </enumitem>
        <enumitem loc="j,188,32,188,42" name="WAIT_PSRAM" dtype_id="15">
          <const loc="j,188,45,188,50" name="2&apos;h2" dtype_id="15"/>
        </enumitem>
        <enumitem loc="j,189,32,189,47" name="PROCESS_COMMAND" dtype_id="15">
          <const loc="j,189,50,189,55" name="2&apos;h3" dtype_id="15"/>
        </enumitem>
      </enumdtype>
      <refdtype loc="j,190,4,190,17" id="49" name="psram_state_t" sub_dtype_id="15"/>
      <basicdtype loc="j,195,4,195,9" id="16" name="logic" left="2" right="0"/>
      <basicdtype loc="j,283,4,283,9" id="17" name="logic" left="11" right="0"/>
      <basicdtype loc="j,297,4,297,9" id="18" name="logic" left="27" right="0"/>
      <unpackarraydtype loc="j,310,17,310,18" id="19" sub_dtype_id="3">
        <range loc="j,310,17,310,18">
          <const loc="j,310,18,310,19" name="32&apos;sh7" dtype_id="2"/>
          <const loc="j,310,20,310,21" name="32&apos;sh0" dtype_id="2"/>
        </range>
      </unpackarraydtype>
      <enumdtype loc="i,14,9,14,13" id="50" name="$unit::MachineState" sub_dtype_id="10">
        <enumitem loc="i,15,5,15,19" name="RESET_JUST_NOW" dtype_id="10">
          <const loc="i,15,22,15,23" name="6&apos;h0" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,16,5,16,21" name="RESET_CLOCK_WAIT" dtype_id="10">
          <const loc="i,16,24,16,25" name="6&apos;h1" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,17,5,17,21" name="RESET_CLOCK_DONE" dtype_id="10">
          <const loc="i,17,24,17,25" name="6&apos;h2" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,18,5,18,22" name="MODE_SELECT_CMD_7" dtype_id="10">
          <const loc="i,18,25,18,26" name="6&apos;h3" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,19,5,19,15" name="MODE_CMD_6" dtype_id="10">
          <const loc="i,19,18,19,19" name="6&apos;h4" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,20,5,20,15" name="MODE_CMD_5" dtype_id="10">
          <const loc="i,20,18,20,19" name="6&apos;h5" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,21,5,21,15" name="MODE_CMD_4" dtype_id="10">
          <const loc="i,21,18,21,19" name="6&apos;h6" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,22,5,22,15" name="MODE_CMD_3" dtype_id="10">
          <const loc="i,22,18,22,19" name="6&apos;h7" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,23,5,23,15" name="MODE_CMD_2" dtype_id="10">
          <const loc="i,23,18,23,19" name="6&apos;h8" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,24,5,24,15" name="MODE_CMD_1" dtype_id="10">
          <const loc="i,24,18,24,19" name="6&apos;h9" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,25,5,25,15" name="MODE_CMD_0" dtype_id="10">
          <const loc="i,25,18,25,20" name="6&apos;ha" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,26,5,26,18" name="MODE_DESELECT" dtype_id="10">
          <const loc="i,26,21,26,23" name="6&apos;hb" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,27,5,27,9" name="IDLE" dtype_id="10">
          <const loc="i,27,12,27,14" name="6&apos;hc" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,28,5,28,17" name="READ_CMD_3_0" dtype_id="10">
          <const loc="i,28,20,28,22" name="6&apos;hd" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,29,5,29,20" name="READ_ADDR_23_20" dtype_id="10">
          <const loc="i,29,23,29,25" name="6&apos;he" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,30,5,30,20" name="READ_ADDR_19_16" dtype_id="10">
          <const loc="i,30,23,30,25" name="6&apos;hf" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,31,5,31,20" name="READ_ADDR_15_12" dtype_id="10">
          <const loc="i,31,23,31,25" name="6&apos;h10" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,32,5,32,19" name="READ_ADDR_11_8" dtype_id="10">
          <const loc="i,32,22,32,24" name="6&apos;h11" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,33,5,33,18" name="READ_ADDR_7_4" dtype_id="10">
          <const loc="i,33,21,33,23" name="6&apos;h12" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,34,5,34,18" name="READ_ADDR_3_0" dtype_id="10">
          <const loc="i,34,21,34,23" name="6&apos;h13" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,35,5,35,14" name="READ_WAIT" dtype_id="10">
          <const loc="i,35,17,35,19" name="6&apos;h14" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,36,5,36,18" name="READ_DATA_7_4" dtype_id="10">
          <const loc="i,36,21,36,23" name="6&apos;h15" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,37,5,37,18" name="READ_DATA_3_0" dtype_id="10">
          <const loc="i,37,21,37,23" name="6&apos;h16" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,38,5,38,18" name="READ_DESELECT" dtype_id="10">
          <const loc="i,38,21,38,23" name="6&apos;h17" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,39,5,39,18" name="WRITE_CMD_3_0" dtype_id="10">
          <const loc="i,39,21,39,23" name="6&apos;h18" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,40,5,40,21" name="WRITE_ADDR_23_20" dtype_id="10">
          <const loc="i,40,24,40,26" name="6&apos;h19" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,41,5,41,21" name="WRITE_ADDR_19_16" dtype_id="10">
          <const loc="i,41,24,41,26" name="6&apos;h1a" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,42,5,42,21" name="WRITE_ADDR_15_12" dtype_id="10">
          <const loc="i,42,24,42,26" name="6&apos;h1b" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,43,5,43,20" name="WRITE_ADDR_11_8" dtype_id="10">
          <const loc="i,43,23,43,25" name="6&apos;h1c" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,44,5,44,19" name="WRITE_ADDR_7_4" dtype_id="10">
          <const loc="i,44,22,44,24" name="6&apos;h1d" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,45,5,45,19" name="WRITE_ADDR_3_0" dtype_id="10">
          <const loc="i,45,22,45,24" name="6&apos;h1e" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,46,5,46,19" name="WRITE_DATA_7_4" dtype_id="10">
          <const loc="i,46,22,46,24" name="6&apos;h1f" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,47,5,47,19" name="WRITE_DATA_3_0" dtype_id="10">
          <const loc="i,47,22,47,24" name="6&apos;h20" dtype_id="10"/>
        </enumitem>
        <enumitem loc="i,48,5,48,19" name="WRITE_DESELECT" dtype_id="10">
          <const loc="i,48,22,48,24" name="6&apos;h21" dtype_id="10"/>
        </enumitem>
      </enumdtype>
      <basicdtype loc="k,26,4,26,9" id="3" name="logic"/>
      <basicdtype loc="k,33,13,33,18" id="4" name="logic" left="7" right="0"/>
      <basicdtype loc="k,19,31,19,39" id="2" name="logic" left="31" right="0" signed="true"/>
      <basicdtype loc="f,70,12,70,18" id="26" name="logic" left="9" right="0"/>
    </typetable>
  </netlist>
</verilator_xml>
