
stm32_altMCU_Code_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08006b94  08006b94  00016b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c4c  08006c4c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006c4c  08006c4c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006c4c  08006c4c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c4c  08006c4c  00016c4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c50  08006c50  00016c50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006c54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024e4  20000010  08006c64  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200024f4  08006c64  000224f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002affa  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004e95  00000000  00000000  0004b03a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00017e08  00000000  00000000  0004fecf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00001998  00000000  00000000  00067cd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000019f8  00000000  00000000  00069670  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00016823  00000000  00000000  0006b068  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00018b0e  00000000  00000000  0008188b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000828b3  00000000  00000000  0009a399  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0011cc4c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048d8  00000000  00000000  0011ccc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b7c 	.word	0x08006b7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08006b7c 	.word	0x08006b7c

080001d0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001d0:	b500      	push	{lr}
 80001d2:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 80001d4:	2300      	movs	r3, #0
 80001d6:	9300      	str	r3, [sp, #0]
 80001d8:	9301      	str	r3, [sp, #4]
 80001da:	9302      	str	r3, [sp, #8]
 80001dc:	9303      	str	r3, [sp, #12]
 80001de:	9304      	str	r3, [sp, #16]
 80001e0:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80001e2:	485a      	ldr	r0, [pc, #360]	; (800034c <MX_ADC1_Init+0x17c>)
 80001e4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80001e8:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80001ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80001ee:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80001f0:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001f2:	2201      	movs	r2, #1
 80001f4:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80001f6:	7642      	strb	r2, [r0, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001f8:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80001fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000200:	62c1      	str	r1, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T6_TRGO;
 8000202:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000206:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000208:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 12;
 800020a:	210c      	movs	r1, #12
 800020c:	61c1      	str	r1, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800020e:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000212:	2208      	movs	r2, #8
 8000214:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000216:	7603      	strb	r3, [r0, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000218:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021a:	f001 f91b 	bl	8001454 <HAL_ADC_Init>
 800021e:	2800      	cmp	r0, #0
 8000220:	d16c      	bne.n	80002fc <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000222:	2301      	movs	r3, #1
 8000224:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000226:	9301      	str	r3, [sp, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000228:	2300      	movs	r3, #0
 800022a:	9303      	str	r3, [sp, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 800022c:	2204      	movs	r2, #4
 800022e:	9202      	str	r2, [sp, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000230:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 8000232:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000234:	4669      	mov	r1, sp
 8000236:	4845      	ldr	r0, [pc, #276]	; (800034c <MX_ADC1_Init+0x17c>)
 8000238:	f001 faca 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800023c:	2800      	cmp	r0, #0
 800023e:	d160      	bne.n	8000302 <MX_ADC1_Init+0x132>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000240:	2302      	movs	r3, #2
 8000242:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000244:	4669      	mov	r1, sp
 8000246:	4841      	ldr	r0, [pc, #260]	; (800034c <MX_ADC1_Init+0x17c>)
 8000248:	f001 fac2 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800024c:	2800      	cmp	r0, #0
 800024e:	d15b      	bne.n	8000308 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000250:	2303      	movs	r3, #3
 8000252:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000254:	4669      	mov	r1, sp
 8000256:	483d      	ldr	r0, [pc, #244]	; (800034c <MX_ADC1_Init+0x17c>)
 8000258:	f001 faba 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800025c:	2800      	cmp	r0, #0
 800025e:	d156      	bne.n	800030e <MX_ADC1_Init+0x13e>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000260:	2304      	movs	r3, #4
 8000262:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000264:	4669      	mov	r1, sp
 8000266:	4839      	ldr	r0, [pc, #228]	; (800034c <MX_ADC1_Init+0x17c>)
 8000268:	f001 fab2 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800026c:	2800      	cmp	r0, #0
 800026e:	d151      	bne.n	8000314 <MX_ADC1_Init+0x144>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000270:	2305      	movs	r3, #5
 8000272:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000274:	4669      	mov	r1, sp
 8000276:	4835      	ldr	r0, [pc, #212]	; (800034c <MX_ADC1_Init+0x17c>)
 8000278:	f001 faaa 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800027c:	2800      	cmp	r0, #0
 800027e:	d14c      	bne.n	800031a <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000280:	2306      	movs	r3, #6
 8000282:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000284:	4669      	mov	r1, sp
 8000286:	4831      	ldr	r0, [pc, #196]	; (800034c <MX_ADC1_Init+0x17c>)
 8000288:	f001 faa2 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800028c:	2800      	cmp	r0, #0
 800028e:	d147      	bne.n	8000320 <MX_ADC1_Init+0x150>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000290:	2307      	movs	r3, #7
 8000292:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000294:	4669      	mov	r1, sp
 8000296:	482d      	ldr	r0, [pc, #180]	; (800034c <MX_ADC1_Init+0x17c>)
 8000298:	f001 fa9a 	bl	80017d0 <HAL_ADC_ConfigChannel>
 800029c:	2800      	cmp	r0, #0
 800029e:	d142      	bne.n	8000326 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80002a0:	2308      	movs	r3, #8
 80002a2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002a4:	4669      	mov	r1, sp
 80002a6:	4829      	ldr	r0, [pc, #164]	; (800034c <MX_ADC1_Init+0x17c>)
 80002a8:	f001 fa92 	bl	80017d0 <HAL_ADC_ConfigChannel>
 80002ac:	2800      	cmp	r0, #0
 80002ae:	d13d      	bne.n	800032c <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_9;
 80002b0:	2309      	movs	r3, #9
 80002b2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002b4:	4669      	mov	r1, sp
 80002b6:	4825      	ldr	r0, [pc, #148]	; (800034c <MX_ADC1_Init+0x17c>)
 80002b8:	f001 fa8a 	bl	80017d0 <HAL_ADC_ConfigChannel>
 80002bc:	2800      	cmp	r0, #0
 80002be:	d138      	bne.n	8000332 <MX_ADC1_Init+0x162>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Rank = ADC_REGULAR_RANK_10;
 80002c0:	230a      	movs	r3, #10
 80002c2:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002c4:	4669      	mov	r1, sp
 80002c6:	4821      	ldr	r0, [pc, #132]	; (800034c <MX_ADC1_Init+0x17c>)
 80002c8:	f001 fa82 	bl	80017d0 <HAL_ADC_ConfigChannel>
 80002cc:	bba0      	cbnz	r0, 8000338 <MX_ADC1_Init+0x168>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80002ce:	2302      	movs	r3, #2
 80002d0:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 80002d2:	230b      	movs	r3, #11
 80002d4:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 80002d6:	2305      	movs	r3, #5
 80002d8:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002da:	4669      	mov	r1, sp
 80002dc:	481b      	ldr	r0, [pc, #108]	; (800034c <MX_ADC1_Init+0x17c>)
 80002de:	f001 fa77 	bl	80017d0 <HAL_ADC_ConfigChannel>
 80002e2:	bb60      	cbnz	r0, 800033e <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80002e4:	230b      	movs	r3, #11
 80002e6:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 80002e8:	230c      	movs	r3, #12
 80002ea:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002ec:	4669      	mov	r1, sp
 80002ee:	4817      	ldr	r0, [pc, #92]	; (800034c <MX_ADC1_Init+0x17c>)
 80002f0:	f001 fa6e 	bl	80017d0 <HAL_ADC_ConfigChannel>
 80002f4:	bb30      	cbnz	r0, 8000344 <MX_ADC1_Init+0x174>
  {
    Error_Handler();
  }

}
 80002f6:	b007      	add	sp, #28
 80002f8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80002fc:	f000 faf2 	bl	80008e4 <Error_Handler>
 8000300:	e78f      	b.n	8000222 <MX_ADC1_Init+0x52>
    Error_Handler();
 8000302:	f000 faef 	bl	80008e4 <Error_Handler>
 8000306:	e79b      	b.n	8000240 <MX_ADC1_Init+0x70>
    Error_Handler();
 8000308:	f000 faec 	bl	80008e4 <Error_Handler>
 800030c:	e7a0      	b.n	8000250 <MX_ADC1_Init+0x80>
    Error_Handler();
 800030e:	f000 fae9 	bl	80008e4 <Error_Handler>
 8000312:	e7a5      	b.n	8000260 <MX_ADC1_Init+0x90>
    Error_Handler();
 8000314:	f000 fae6 	bl	80008e4 <Error_Handler>
 8000318:	e7aa      	b.n	8000270 <MX_ADC1_Init+0xa0>
    Error_Handler();
 800031a:	f000 fae3 	bl	80008e4 <Error_Handler>
 800031e:	e7af      	b.n	8000280 <MX_ADC1_Init+0xb0>
    Error_Handler();
 8000320:	f000 fae0 	bl	80008e4 <Error_Handler>
 8000324:	e7b4      	b.n	8000290 <MX_ADC1_Init+0xc0>
    Error_Handler();
 8000326:	f000 fadd 	bl	80008e4 <Error_Handler>
 800032a:	e7b9      	b.n	80002a0 <MX_ADC1_Init+0xd0>
    Error_Handler();
 800032c:	f000 fada 	bl	80008e4 <Error_Handler>
 8000330:	e7be      	b.n	80002b0 <MX_ADC1_Init+0xe0>
    Error_Handler();
 8000332:	f000 fad7 	bl	80008e4 <Error_Handler>
 8000336:	e7c3      	b.n	80002c0 <MX_ADC1_Init+0xf0>
    Error_Handler();
 8000338:	f000 fad4 	bl	80008e4 <Error_Handler>
 800033c:	e7c7      	b.n	80002ce <MX_ADC1_Init+0xfe>
    Error_Handler();
 800033e:	f000 fad1 	bl	80008e4 <Error_Handler>
 8000342:	e7cf      	b.n	80002e4 <MX_ADC1_Init+0x114>
    Error_Handler();
 8000344:	f000 face 	bl	80008e4 <Error_Handler>
}
 8000348:	e7d5      	b.n	80002f6 <MX_ADC1_Init+0x126>
 800034a:	bf00      	nop
 800034c:	200020e0 	.word	0x200020e0

08000350 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000354:	2300      	movs	r3, #0
 8000356:	9303      	str	r3, [sp, #12]
 8000358:	9304      	str	r3, [sp, #16]
 800035a:	9305      	str	r3, [sp, #20]
 800035c:	9306      	str	r3, [sp, #24]
 800035e:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000360:	6803      	ldr	r3, [r0, #0]
 8000362:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000366:	d001      	beq.n	800036c <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000368:	b009      	add	sp, #36	; 0x24
 800036a:	bd30      	pop	{r4, r5, pc}
 800036c:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 800036e:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8000372:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000376:	695a      	ldr	r2, [r3, #20]
 8000378:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800037c:	615a      	str	r2, [r3, #20]
 800037e:	695a      	ldr	r2, [r3, #20]
 8000380:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000388:	695a      	ldr	r2, [r3, #20]
 800038a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800038e:	615a      	str	r2, [r3, #20]
 8000390:	695a      	ldr	r2, [r3, #20]
 8000392:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000396:	9201      	str	r2, [sp, #4]
 8000398:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800039a:	695a      	ldr	r2, [r3, #20]
 800039c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80003a0:	615a      	str	r2, [r3, #20]
 80003a2:	695b      	ldr	r3, [r3, #20]
 80003a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80003a8:	9302      	str	r3, [sp, #8]
 80003aa:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TP_AFE_OUT_Pin|TP_NOSE_THERMISTOR_Pin;
 80003ac:	2503      	movs	r5, #3
 80003ae:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003b0:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003b2:	a903      	add	r1, sp, #12
 80003b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b8:	f001 fd2a 	bl	8001e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TP_THERMISTOR_Pin;
 80003bc:	2301      	movs	r3, #1
 80003be:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003c0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003c2:	2500      	movs	r5, #0
 80003c4:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(TP_THERMISTOR_GPIO_Port, &GPIO_InitStruct);
 80003c6:	a903      	add	r1, sp, #12
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <HAL_ADC_MspInit+0xb0>)
 80003ca:	f001 fd21 	bl	8001e10 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80003ce:	480d      	ldr	r0, [pc, #52]	; (8000404 <HAL_ADC_MspInit+0xb4>)
 80003d0:	4b0d      	ldr	r3, [pc, #52]	; (8000408 <HAL_ADC_MspInit+0xb8>)
 80003d2:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80003d4:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80003d6:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80003d8:	2380      	movs	r3, #128	; 0x80
 80003da:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80003dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003e0:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80003e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003e6:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80003e8:	6185      	str	r5, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80003ea:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80003ec:	f001 fc0c 	bl	8001c08 <HAL_DMA_Init>
 80003f0:	b918      	cbnz	r0, 80003fa <HAL_ADC_MspInit+0xaa>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80003f2:	4b04      	ldr	r3, [pc, #16]	; (8000404 <HAL_ADC_MspInit+0xb4>)
 80003f4:	63a3      	str	r3, [r4, #56]	; 0x38
 80003f6:	625c      	str	r4, [r3, #36]	; 0x24
}
 80003f8:	e7b6      	b.n	8000368 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 80003fa:	f000 fa73 	bl	80008e4 <Error_Handler>
 80003fe:	e7f8      	b.n	80003f2 <HAL_ADC_MspInit+0xa2>
 8000400:	48000400 	.word	0x48000400
 8000404:	20002130 	.word	0x20002130
 8000408:	40020008 	.word	0x40020008

0800040c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800040c:	b500      	push	{lr}
 800040e:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000410:	4b0a      	ldr	r3, [pc, #40]	; (800043c <MX_DMA_Init+0x30>)
 8000412:	695a      	ldr	r2, [r3, #20]
 8000414:	f042 0201 	orr.w	r2, r2, #1
 8000418:	615a      	str	r2, [r3, #20]
 800041a:	695b      	ldr	r3, [r3, #20]
 800041c:	f003 0301 	and.w	r3, r3, #1
 8000420:	9301      	str	r3, [sp, #4]
 8000422:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000424:	2200      	movs	r2, #0
 8000426:	2105      	movs	r1, #5
 8000428:	200b      	movs	r0, #11
 800042a:	f001 fb83 	bl	8001b34 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800042e:	200b      	movs	r0, #11
 8000430:	f001 fbb4 	bl	8001b9c <HAL_NVIC_EnableIRQ>

}
 8000434:	b003      	add	sp, #12
 8000436:	f85d fb04 	ldr.w	pc, [sp], #4
 800043a:	bf00      	nop
 800043c:	40021000 	.word	0x40021000

08000440 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000440:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000442:	2001      	movs	r0, #1
 8000444:	f004 fa96 	bl	8004974 <osDelay>
 8000448:	e7fb      	b.n	8000442 <StartDefaultTask+0x2>
	...

0800044c <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 800044c:	b570      	push	{r4, r5, r6, lr}
 800044e:	b09c      	sub	sp, #112	; 0x70
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000450:	4a29      	ldr	r2, [pc, #164]	; (80004f8 <MX_FREERTOS_Init+0xac>)
 8000452:	2100      	movs	r1, #0
 8000454:	4829      	ldr	r0, [pc, #164]	; (80004fc <MX_FREERTOS_Init+0xb0>)
 8000456:	f004 f92d 	bl	80046b4 <osThreadNew>
 800045a:	4b29      	ldr	r3, [pc, #164]	; (8000500 <MX_FREERTOS_Init+0xb4>)
 800045c:	6018      	str	r0, [r3, #0]
    const osThreadAttr_t thermopileTask_attributes = {
 800045e:	2520      	movs	r5, #32
 8000460:	462a      	mov	r2, r5
 8000462:	2100      	movs	r1, #0
 8000464:	a814      	add	r0, sp, #80	; 0x50
 8000466:	f006 fb80 	bl	8006b6a <memset>
 800046a:	4b26      	ldr	r3, [pc, #152]	; (8000504 <MX_FREERTOS_Init+0xb8>)
 800046c:	9313      	str	r3, [sp, #76]	; 0x4c
 800046e:	f44f 7680 	mov.w	r6, #256	; 0x100
 8000472:	9618      	str	r6, [sp, #96]	; 0x60
 8000474:	2418      	movs	r4, #24
 8000476:	9419      	str	r4, [sp, #100]	; 0x64
    thermopileTaskHandle = osThreadNew(ThermopileTask, NULL, &thermopileTask_attributes);
 8000478:	aa13      	add	r2, sp, #76	; 0x4c
 800047a:	2100      	movs	r1, #0
 800047c:	4822      	ldr	r0, [pc, #136]	; (8000508 <MX_FREERTOS_Init+0xbc>)
 800047e:	f004 f919 	bl	80046b4 <osThreadNew>
 8000482:	4b22      	ldr	r3, [pc, #136]	; (800050c <MX_FREERTOS_Init+0xc0>)
 8000484:	6018      	str	r0, [r3, #0]
  const osThreadAttr_t masterThreadTask_attributes = {
 8000486:	462a      	mov	r2, r5
 8000488:	2100      	movs	r1, #0
 800048a:	a80b      	add	r0, sp, #44	; 0x2c
 800048c:	f006 fb6d 	bl	8006b6a <memset>
 8000490:	4b1f      	ldr	r3, [pc, #124]	; (8000510 <MX_FREERTOS_Init+0xc4>)
 8000492:	930a      	str	r3, [sp, #40]	; 0x28
 8000494:	960f      	str	r6, [sp, #60]	; 0x3c
 8000496:	9410      	str	r4, [sp, #64]	; 0x40
  masterThreadTaskHandle = osThreadNew(MasterThreadTask, NULL, &masterThreadTask_attributes);
 8000498:	aa0a      	add	r2, sp, #40	; 0x28
 800049a:	2100      	movs	r1, #0
 800049c:	481d      	ldr	r0, [pc, #116]	; (8000514 <MX_FREERTOS_Init+0xc8>)
 800049e:	f004 f909 	bl	80046b4 <osThreadNew>
 80004a2:	4b1d      	ldr	r3, [pc, #116]	; (8000518 <MX_FREERTOS_Init+0xcc>)
 80004a4:	6018      	str	r0, [r3, #0]
  const osThreadAttr_t sendMsgToMainTask_attributes = {
 80004a6:	462a      	mov	r2, r5
 80004a8:	2100      	movs	r1, #0
 80004aa:	a802      	add	r0, sp, #8
 80004ac:	f006 fb5d 	bl	8006b6a <memset>
 80004b0:	4b1a      	ldr	r3, [pc, #104]	; (800051c <MX_FREERTOS_Init+0xd0>)
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	2380      	movs	r3, #128	; 0x80
 80004b6:	9306      	str	r3, [sp, #24]
 80004b8:	9407      	str	r4, [sp, #28]
  sendMsgToMainTaskHandle = osThreadNew(SendPacketToMainTask, NULL, &sendMsgToMainTask_attributes);
 80004ba:	aa01      	add	r2, sp, #4
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	; (8000520 <MX_FREERTOS_Init+0xd4>)
 80004c0:	f004 f8f8 	bl	80046b4 <osThreadNew>
 80004c4:	4b17      	ldr	r3, [pc, #92]	; (8000524 <MX_FREERTOS_Init+0xd8>)
 80004c6:	6018      	str	r0, [r3, #0]
  sendMsgToMainQueueHandle = osMessageQueueNew (4, sizeof(struct secondaryProcessorData), NULL);
 80004c8:	2200      	movs	r2, #0
 80004ca:	2158      	movs	r1, #88	; 0x58
 80004cc:	2004      	movs	r0, #4
 80004ce:	f004 fa73 	bl	80049b8 <osMessageQueueNew>
 80004d2:	4b15      	ldr	r3, [pc, #84]	; (8000528 <MX_FREERTOS_Init+0xdc>)
 80004d4:	6018      	str	r0, [r3, #0]
  togLoggingQueueHandle = osMessageQueueNew (2, sizeof(struct LogMessage), NULL);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2106      	movs	r1, #6
 80004da:	2002      	movs	r0, #2
 80004dc:	f004 fa6c 	bl	80049b8 <osMessageQueueNew>
 80004e0:	4b12      	ldr	r3, [pc, #72]	; (800052c <MX_FREERTOS_Init+0xe0>)
 80004e2:	6018      	str	r0, [r3, #0]
  thermMsgQueueHandle = osMessageQueueNew (10, sizeof(struct thermopilePackagedData), NULL);
 80004e4:	2200      	movs	r2, #0
 80004e6:	2150      	movs	r1, #80	; 0x50
 80004e8:	200a      	movs	r0, #10
 80004ea:	f004 fa65 	bl	80049b8 <osMessageQueueNew>
 80004ee:	4b10      	ldr	r3, [pc, #64]	; (8000530 <MX_FREERTOS_Init+0xe4>)
 80004f0:	6018      	str	r0, [r3, #0]
}
 80004f2:	b01c      	add	sp, #112	; 0x70
 80004f4:	bd70      	pop	{r4, r5, r6, pc}
 80004f6:	bf00      	nop
 80004f8:	08006bcc 	.word	0x08006bcc
 80004fc:	08000441 	.word	0x08000441
 8000500:	20002174 	.word	0x20002174
 8000504:	08006b94 	.word	0x08006b94
 8000508:	08000e61 	.word	0x08000e61
 800050c:	20002194 	.word	0x20002194
 8000510:	08006ba4 	.word	0x08006ba4
 8000514:	080009dd 	.word	0x080009dd
 8000518:	20002188 	.word	0x20002188
 800051c:	08006bb8 	.word	0x08006bb8
 8000520:	080006f9 	.word	0x080006f9
 8000524:	20002178 	.word	0x20002178
 8000528:	2000217c 	.word	0x2000217c
 800052c:	20002184 	.word	0x20002184
 8000530:	20002180 	.word	0x20002180

08000534 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000538:	2400      	movs	r4, #0
 800053a:	9403      	str	r4, [sp, #12]
 800053c:	9404      	str	r4, [sp, #16]
 800053e:	9405      	str	r4, [sp, #20]
 8000540:	9406      	str	r4, [sp, #24]
 8000542:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000544:	4b29      	ldr	r3, [pc, #164]	; (80005ec <MX_GPIO_Init+0xb8>)
 8000546:	695a      	ldr	r2, [r3, #20]
 8000548:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800054c:	615a      	str	r2, [r3, #20]
 800054e:	695a      	ldr	r2, [r3, #20]
 8000550:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8000554:	9200      	str	r2, [sp, #0]
 8000556:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000558:	695a      	ldr	r2, [r3, #20]
 800055a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800055e:	615a      	str	r2, [r3, #20]
 8000560:	695a      	ldr	r2, [r3, #20]
 8000562:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000566:	9201      	str	r2, [sp, #4]
 8000568:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800056a:	695a      	ldr	r2, [r3, #20]
 800056c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000570:	615a      	str	r2, [r3, #20]
 8000572:	695b      	ldr	r3, [r3, #20]
 8000574:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000578:	9302      	str	r3, [sp, #8]
 800057a:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EXPANSION_INT_Pin|TP25_Pin|TP24_Pin|TP22_Pin 
 800057c:	4622      	mov	r2, r4
 800057e:	f241 7110 	movw	r1, #5904	; 0x1710
 8000582:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000586:	f001 fd07 	bl	8001f98 <HAL_GPIO_WritePin>
                          |TP20_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 800058a:	2201      	movs	r2, #1
 800058c:	2140      	movs	r1, #64	; 0x40
 800058e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000592:	f001 fd01 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOG_EXP_CONN_Pin|ADC_ALERT_Pin;
 8000596:	230c      	movs	r3, #12
 8000598:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800059a:	4b15      	ldr	r3, [pc, #84]	; (80005f0 <MX_GPIO_Init+0xbc>)
 800059c:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a0:	a903      	add	r1, sp, #12
 80005a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a6:	f001 fc33 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin */
  GPIO_InitStruct.Pin = EXPANSION_INT_Pin|TP_SS_Pin|TP25_Pin|TP24_Pin 
 80005aa:	f241 7350 	movw	r3, #5968	; 0x1750
 80005ae:	9303      	str	r3, [sp, #12]
                          |TP22_Pin|TP20_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b0:	2301      	movs	r3, #1
 80005b2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005b4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b8:	a903      	add	r1, sp, #12
 80005ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005be:	f001 fc27 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA7 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_11;
 80005c2:	f44f 630a 	mov.w	r3, #2208	; 0x8a0
 80005c6:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005c8:	2503      	movs	r5, #3
 80005ca:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005ce:	a903      	add	r1, sp, #12
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005d4:	f001 fc1c 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80005d8:	2340      	movs	r3, #64	; 0x40
 80005da:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005dc:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005de:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e0:	a903      	add	r1, sp, #12
 80005e2:	4804      	ldr	r0, [pc, #16]	; (80005f4 <MX_GPIO_Init+0xc0>)
 80005e4:	f001 fc14 	bl	8001e10 <HAL_GPIO_Init>

}
 80005e8:	b009      	add	sp, #36	; 0x24
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	40021000 	.word	0x40021000
 80005f0:	10110000 	.word	0x10110000
 80005f4:	48000400 	.word	0x48000400

080005f8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80005f8:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80005fa:	4813      	ldr	r0, [pc, #76]	; (8000648 <MX_I2C1_Init+0x50>)
 80005fc:	4b13      	ldr	r3, [pc, #76]	; (800064c <MX_I2C1_Init+0x54>)
 80005fe:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00303D5D;
 8000600:	4b13      	ldr	r3, [pc, #76]	; (8000650 <MX_I2C1_Init+0x58>)
 8000602:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 230;
 8000604:	23e6      	movs	r3, #230	; 0xe6
 8000606:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000608:	2301      	movs	r3, #1
 800060a:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800060c:	2300      	movs	r3, #0
 800060e:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000610:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000612:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000614:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000616:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000618:	f001 fd8c 	bl	8002134 <HAL_I2C_Init>
 800061c:	b958      	cbnz	r0, 8000636 <MX_I2C1_Init+0x3e>
  {
    Error_Handler();
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800061e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000622:	4809      	ldr	r0, [pc, #36]	; (8000648 <MX_I2C1_Init+0x50>)
 8000624:	f002 fa84 	bl	8002b30 <HAL_I2CEx_ConfigAnalogFilter>
 8000628:	b940      	cbnz	r0, 800063c <MX_I2C1_Init+0x44>
  {
    Error_Handler();
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800062a:	2100      	movs	r1, #0
 800062c:	4806      	ldr	r0, [pc, #24]	; (8000648 <MX_I2C1_Init+0x50>)
 800062e:	f002 faad 	bl	8002b8c <HAL_I2CEx_ConfigDigitalFilter>
 8000632:	b930      	cbnz	r0, 8000642 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
  }

}
 8000634:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000636:	f000 f955 	bl	80008e4 <Error_Handler>
 800063a:	e7f0      	b.n	800061e <MX_I2C1_Init+0x26>
    Error_Handler();
 800063c:	f000 f952 	bl	80008e4 <Error_Handler>
 8000640:	e7f3      	b.n	800062a <MX_I2C1_Init+0x32>
    Error_Handler();
 8000642:	f000 f94f 	bl	80008e4 <Error_Handler>
}
 8000646:	e7f5      	b.n	8000634 <MX_I2C1_Init+0x3c>
 8000648:	2000219c 	.word	0x2000219c
 800064c:	40005400 	.word	0x40005400
 8000650:	00303d5d 	.word	0x00303d5d

08000654 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000656:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000658:	2300      	movs	r3, #0
 800065a:	9303      	str	r3, [sp, #12]
 800065c:	9304      	str	r3, [sp, #16]
 800065e:	9305      	str	r3, [sp, #20]
 8000660:	9306      	str	r3, [sp, #24]
 8000662:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 8000664:	6802      	ldr	r2, [r0, #0]
 8000666:	4b21      	ldr	r3, [pc, #132]	; (80006ec <HAL_I2C_MspInit+0x98>)
 8000668:	429a      	cmp	r2, r3
 800066a:	d001      	beq.n	8000670 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800066c:	b009      	add	sp, #36	; 0x24
 800066e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000670:	4c1f      	ldr	r4, [pc, #124]	; (80006f0 <HAL_I2C_MspInit+0x9c>)
 8000672:	6963      	ldr	r3, [r4, #20]
 8000674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000678:	6163      	str	r3, [r4, #20]
 800067a:	6963      	ldr	r3, [r4, #20]
 800067c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000680:	9300      	str	r3, [sp, #0]
 8000682:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000684:	6963      	ldr	r3, [r4, #20]
 8000686:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800068a:	6163      	str	r3, [r4, #20]
 800068c:	6963      	ldr	r3, [r4, #20]
 800068e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000696:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800069a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800069c:	2512      	movs	r5, #18
 800069e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a0:	2703      	movs	r7, #3
 80006a2:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006a4:	2604      	movs	r6, #4
 80006a6:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	a903      	add	r1, sp, #12
 80006aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ae:	f001 fbaf 	bl	8001e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80006b2:	2380      	movs	r3, #128	; 0x80
 80006b4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006b6:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b8:	2500      	movs	r5, #0
 80006ba:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006bc:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006be:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c0:	a903      	add	r1, sp, #12
 80006c2:	480c      	ldr	r0, [pc, #48]	; (80006f4 <HAL_I2C_MspInit+0xa0>)
 80006c4:	f001 fba4 	bl	8001e10 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 80006c8:	69e3      	ldr	r3, [r4, #28]
 80006ca:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80006ce:	61e3      	str	r3, [r4, #28]
 80006d0:	69e3      	ldr	r3, [r4, #28]
 80006d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006d6:	9302      	str	r3, [sp, #8]
 80006d8:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80006da:	462a      	mov	r2, r5
 80006dc:	2105      	movs	r1, #5
 80006de:	201f      	movs	r0, #31
 80006e0:	f001 fa28 	bl	8001b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80006e4:	201f      	movs	r0, #31
 80006e6:	f001 fa59 	bl	8001b9c <HAL_NVIC_EnableIRQ>
}
 80006ea:	e7bf      	b.n	800066c <HAL_I2C_MspInit+0x18>
 80006ec:	40005400 	.word	0x40005400
 80006f0:	40021000 	.word	0x40021000
 80006f4:	48000400 	.word	0x48000400

080006f8 <SendPacketToMainTask>:
struct LogMessage logMessage;

uint8_t logTracking = 0;

/* Functions Definition ------------------------------------------------------*/
void SendPacketToMainTask(void *argument){
 80006f8:	b510      	push	{r4, lr}
 80006fa:	e01e      	b.n	800073a <SendPacketToMainTask+0x42>

		evt = osThreadFlagsWait (0x00000004U, osFlagsWaitAny, osWaitForever);

		// if master is requesting to stop sampling, stop
		if(logMessage.status == SAMPLE_DISABLE){
			logTracking = 0;
 80006fc:	2400      	movs	r4, #0
 80006fe:	4b38      	ldr	r3, [pc, #224]	; (80007e0 <SendPacketToMainTask+0xe8>)
 8000700:	701c      	strb	r4, [r3, #0]

			// stop sampling
			osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, osWaitForever);
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	4622      	mov	r2, r4
 8000708:	4936      	ldr	r1, [pc, #216]	; (80007e4 <SendPacketToMainTask+0xec>)
 800070a:	4837      	ldr	r0, [pc, #220]	; (80007e8 <SendPacketToMainTask+0xf0>)
 800070c:	6800      	ldr	r0, [r0, #0]
 800070e:	f004 f9b3 	bl	8004a78 <osMessageQueuePut>

			// reset interrupt
			HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 8000712:	4622      	mov	r2, r4
 8000714:	2110      	movs	r1, #16
 8000716:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800071a:	f001 fc3d 	bl	8001f98 <HAL_GPIO_WritePin>
 800071e:	e003      	b.n	8000728 <SendPacketToMainTask+0x30>
			// start sampling
			osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, osWaitForever);
		}

		// if logging is already happening and a message is ready
		else if(logTracking == 1)
 8000720:	4b2f      	ldr	r3, [pc, #188]	; (80007e0 <SendPacketToMainTask+0xe8>)
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d031      	beq.n	800078c <SendPacketToMainTask+0x94>
				// reset trigger
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
			}
		}

		osDelay(10);
 8000728:	200a      	movs	r0, #10
 800072a:	f004 f923 	bl	8004974 <osDelay>

		// if there is another message queued up, assert interrupt pin
		if( osMessageQueueGetCount(sendMsgToMainQueueHandle) > 0)
 800072e:	4b2f      	ldr	r3, [pc, #188]	; (80007ec <SendPacketToMainTask+0xf4>)
 8000730:	6818      	ldr	r0, [r3, #0]
 8000732:	f004 fa45 	bl	8004bc0 <osMessageQueueGetCount>
 8000736:	2800      	cmp	r0, #0
 8000738:	d14b      	bne.n	80007d2 <SendPacketToMainTask+0xda>
		while(HAL_I2C_Slave_Receive_IT(&hi2c1, (uint8_t *) &logMessage, sizeof(struct LogMessage)) != HAL_OK);
 800073a:	2206      	movs	r2, #6
 800073c:	4929      	ldr	r1, [pc, #164]	; (80007e4 <SendPacketToMainTask+0xec>)
 800073e:	482c      	ldr	r0, [pc, #176]	; (80007f0 <SendPacketToMainTask+0xf8>)
 8000740:	f001 fd88 	bl	8002254 <HAL_I2C_Slave_Receive_IT>
 8000744:	2800      	cmp	r0, #0
 8000746:	d1f8      	bne.n	800073a <SendPacketToMainTask+0x42>
		evt = osThreadFlagsWait (0x00000004U, osFlagsWaitAny, osWaitForever);
 8000748:	f04f 32ff 	mov.w	r2, #4294967295
 800074c:	2100      	movs	r1, #0
 800074e:	2004      	movs	r0, #4
 8000750:	f004 f8aa 	bl	80048a8 <osThreadFlagsWait>
		if(logMessage.status == SAMPLE_DISABLE){
 8000754:	4b23      	ldr	r3, [pc, #140]	; (80007e4 <SendPacketToMainTask+0xec>)
 8000756:	781b      	ldrb	r3, [r3, #0]
 8000758:	2b00      	cmp	r3, #0
 800075a:	d0cf      	beq.n	80006fc <SendPacketToMainTask+0x4>
		else if(logMessage.status == SAMPLE_ENABLE && logTracking==0)
 800075c:	2b01      	cmp	r3, #1
 800075e:	d1df      	bne.n	8000720 <SendPacketToMainTask+0x28>
 8000760:	4b1f      	ldr	r3, [pc, #124]	; (80007e0 <SendPacketToMainTask+0xe8>)
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d1db      	bne.n	8000720 <SendPacketToMainTask+0x28>
			logTracking = 1;
 8000768:	4b1d      	ldr	r3, [pc, #116]	; (80007e0 <SendPacketToMainTask+0xe8>)
 800076a:	2201      	movs	r2, #1
 800076c:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	2110      	movs	r1, #16
 8000772:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000776:	f001 fc0f 	bl	8001f98 <HAL_GPIO_WritePin>
			osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, osWaitForever);
 800077a:	f04f 33ff 	mov.w	r3, #4294967295
 800077e:	2200      	movs	r2, #0
 8000780:	4918      	ldr	r1, [pc, #96]	; (80007e4 <SendPacketToMainTask+0xec>)
 8000782:	4819      	ldr	r0, [pc, #100]	; (80007e8 <SendPacketToMainTask+0xf0>)
 8000784:	6800      	ldr	r0, [r0, #0]
 8000786:	f004 f977 	bl	8004a78 <osMessageQueuePut>
 800078a:	e7cd      	b.n	8000728 <SendPacketToMainTask+0x30>
			if(osMessageQueueGet(sendMsgToMainQueueHandle, &packetReceived, 0U, 0) == osOK)
 800078c:	2300      	movs	r3, #0
 800078e:	461a      	mov	r2, r3
 8000790:	4918      	ldr	r1, [pc, #96]	; (80007f4 <SendPacketToMainTask+0xfc>)
 8000792:	4816      	ldr	r0, [pc, #88]	; (80007ec <SendPacketToMainTask+0xf4>)
 8000794:	6800      	ldr	r0, [r0, #0]
 8000796:	f004 f9c1 	bl	8004b1c <osMessageQueueGet>
 800079a:	b998      	cbnz	r0, 80007c4 <SendPacketToMainTask+0xcc>
				while(HAL_I2C_Slave_Transmit_IT(&hi2c1, (uint8_t *) &packetReceived, sizeof(struct secondaryProcessorData)) != HAL_OK);
 800079c:	2258      	movs	r2, #88	; 0x58
 800079e:	4915      	ldr	r1, [pc, #84]	; (80007f4 <SendPacketToMainTask+0xfc>)
 80007a0:	4813      	ldr	r0, [pc, #76]	; (80007f0 <SendPacketToMainTask+0xf8>)
 80007a2:	f001 fd25 	bl	80021f0 <HAL_I2C_Slave_Transmit_IT>
 80007a6:	2800      	cmp	r0, #0
 80007a8:	d1f8      	bne.n	800079c <SendPacketToMainTask+0xa4>
				evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 80007aa:	f04f 32ff 	mov.w	r2, #4294967295
 80007ae:	2100      	movs	r1, #0
 80007b0:	2001      	movs	r0, #1
 80007b2:	f004 f879 	bl	80048a8 <osThreadFlagsWait>
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2110      	movs	r1, #16
 80007ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007be:	f001 fbeb 	bl	8001f98 <HAL_GPIO_WritePin>
 80007c2:	e7b1      	b.n	8000728 <SendPacketToMainTask+0x30>
				HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_RESET);
 80007c4:	2200      	movs	r2, #0
 80007c6:	2110      	movs	r1, #16
 80007c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007cc:	f001 fbe4 	bl	8001f98 <HAL_GPIO_WritePin>
 80007d0:	e7aa      	b.n	8000728 <SendPacketToMainTask+0x30>
		{
			HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_SET);
 80007d2:	2201      	movs	r2, #1
 80007d4:	2110      	movs	r1, #16
 80007d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007da:	f001 fbdd 	bl	8001f98 <HAL_GPIO_WritePin>
 80007de:	e7ac      	b.n	800073a <SendPacketToMainTask+0x42>
 80007e0:	2000002c 	.word	0x2000002c
 80007e4:	200021e8 	.word	0x200021e8
 80007e8:	20002184 	.word	0x20002184
 80007ec:	2000217c 	.word	0x2000217c
 80007f0:	2000219c 	.word	0x2000219c
 80007f4:	200021f0 	.word	0x200021f0

080007f8 <HAL_I2C_SlaveTxCpltCallback>:
//		osDelay(500);
//	}
//}

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 80007f8:	b508      	push	{r3, lr}
	// notify sending thread that message has been sent
	osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000001U);
 80007fa:	2101      	movs	r1, #1
 80007fc:	4b02      	ldr	r3, [pc, #8]	; (8000808 <HAL_I2C_SlaveTxCpltCallback+0x10>)
 80007fe:	6818      	ldr	r0, [r3, #0]
 8000800:	f003 ffcc 	bl	800479c <osThreadFlagsSet>
}
 8000804:	bd08      	pop	{r3, pc}
 8000806:	bf00      	nop
 8000808:	20002178 	.word	0x20002178

0800080c <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800080c:	b508      	push	{r3, lr}
	//osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000004U);
	// notify receiving thread that a message has been received
	osThreadFlagsSet(sendMsgToMainTaskHandle, 0x00000004U);
 800080e:	2104      	movs	r1, #4
 8000810:	4b02      	ldr	r3, [pc, #8]	; (800081c <HAL_I2C_SlaveRxCpltCallback+0x10>)
 8000812:	6818      	ldr	r0, [r3, #0]
 8000814:	f003 ffc2 	bl	800479c <osThreadFlagsSet>
}
 8000818:	bd08      	pop	{r3, pc}
 800081a:	bf00      	nop
 800081c:	20002178 	.word	0x20002178

08000820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000824:	2400      	movs	r4, #0
 8000826:	9415      	str	r4, [sp, #84]	; 0x54
 8000828:	9417      	str	r4, [sp, #92]	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800082a:	940d      	str	r4, [sp, #52]	; 0x34
 800082c:	940e      	str	r4, [sp, #56]	; 0x38
 800082e:	940f      	str	r4, [sp, #60]	; 0x3c
 8000830:	9410      	str	r4, [sp, #64]	; 0x40
 8000832:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000834:	2230      	movs	r2, #48	; 0x30
 8000836:	4621      	mov	r1, r4
 8000838:	a801      	add	r0, sp, #4
 800083a:	f006 f996 	bl	8006b6a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800083e:	2309      	movs	r3, #9
 8000840:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000842:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000846:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV16;
 8000848:	260f      	movs	r6, #15
 800084a:	9614      	str	r6, [sp, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800084c:	2201      	movs	r2, #1
 800084e:	9216      	str	r2, [sp, #88]	; 0x58
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000850:	9218      	str	r2, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000852:	2502      	movs	r5, #2
 8000854:	9519      	str	r5, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000856:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000858:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 800085c:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800085e:	a812      	add	r0, sp, #72	; 0x48
 8000860:	f002 f9c0 	bl	8002be4 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000864:	960d      	str	r6, [sp, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000866:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV16;
 8000868:	23b0      	movs	r3, #176	; 0xb0
 800086a:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800086c:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	9411      	str	r4, [sp, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000870:	4621      	mov	r1, r4
 8000872:	a80d      	add	r0, sp, #52	; 0x34
 8000874:	f002 fd16 	bl	80032a4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <SystemClock_Config+0x70>)
 800087a:	9301      	str	r3, [sp, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800087c:	2310      	movs	r3, #16
 800087e:	9304      	str	r3, [sp, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000880:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000884:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000886:	a801      	add	r0, sp, #4
 8000888:	f002 fe18 	bl	80034bc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 800088c:	b01c      	add	sp, #112	; 0x70
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	00010020 	.word	0x00010020

08000894 <main>:
{
 8000894:	b508      	push	{r3, lr}
  HAL_Init();
 8000896:	f000 fc85 	bl	80011a4 <HAL_Init>
  SystemClock_Config();
 800089a:	f7ff ffc1 	bl	8000820 <SystemClock_Config>
  MX_DMA_Init();
 800089e:	f7ff fdb5 	bl	800040c <MX_DMA_Init>
  MX_GPIO_Init();
 80008a2:	f7ff fe47 	bl	8000534 <MX_GPIO_Init>
  MX_I2C1_Init();
 80008a6:	f7ff fea7 	bl	80005f8 <MX_I2C1_Init>
  MX_SPI3_Init();
 80008aa:	f000 f94f 	bl	8000b4c <MX_SPI3_Init>
  MX_ADC1_Init();
 80008ae:	f7ff fc8f 	bl	80001d0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80008b2:	f000 fb9b 	bl	8000fec <MX_TIM2_Init>
  MX_RTC_Init();
 80008b6:	f000 f91b 	bl	8000af0 <MX_RTC_Init>
  MX_TIM6_Init();
 80008ba:	f000 fbef 	bl	800109c <MX_TIM6_Init>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80008be:	f003 feb1 	bl	8004624 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 80008c2:	f7ff fdc3 	bl	800044c <MX_FREERTOS_Init>
  osKernelStart();
 80008c6:	f003 fecf 	bl	8004668 <osKernelStart>
 80008ca:	e7fe      	b.n	80008ca <main+0x36>

080008cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80008ce:	6802      	ldr	r2, [r0, #0]
 80008d0:	4b03      	ldr	r3, [pc, #12]	; (80008e0 <HAL_TIM_PeriodElapsedCallback+0x14>)
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d000      	beq.n	80008d8 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008d6:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 80008d8:	f000 fc76 	bl	80011c8 <HAL_IncTick>
}
 80008dc:	e7fb      	b.n	80008d6 <HAL_TIM_PeriodElapsedCallback+0xa>
 80008de:	bf00      	nop
 80008e0:	40012c00 	.word	0x40012c00

080008e4 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008e4:	4770      	bx	lr
	...

080008e8 <RTC_ToEpoch>:
	memcpy ( &(packet->temp), temp, sizeof(struct thermopilePackagedData) );

}

// Convert Date/Time structures to epoch time
uint32_t RTC_ToEpoch(RTC_TimeTypeDef *time, RTC_DateTypeDef *date) {
 80008e8:	b430      	push	{r4, r5}
	uint32_t JDN;

	// These hardcore math's are taken from http://en.wikipedia.org/wiki/Julian_day

	// Calculate some coefficients
	a = (14 - date->Month) / 12;
 80008ea:	784b      	ldrb	r3, [r1, #1]
 80008ec:	f1c3 040e 	rsb	r4, r3, #14
 80008f0:	4d22      	ldr	r5, [pc, #136]	; (800097c <RTC_ToEpoch+0x94>)
 80008f2:	fb85 2504 	smull	r2, r5, r5, r4
 80008f6:	17e2      	asrs	r2, r4, #31
 80008f8:	ebc2 0265 	rsb	r2, r2, r5, asr #1
 80008fc:	b2d2      	uxtb	r2, r2
	y = (date->Year + 2000) + 4800 - a; // years since 1 March, 4801 BC
 80008fe:	78cc      	ldrb	r4, [r1, #3]
 8000900:	1aa4      	subs	r4, r4, r2
 8000902:	f641 2590 	movw	r5, #6800	; 0x1a90
 8000906:	fa15 f484 	uxtah	r4, r5, r4
 800090a:	b2a4      	uxth	r4, r4
	m = date->Month + (12 * a) - 3; // since 1 March, 4801 BC
 800090c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000910:	0095      	lsls	r5, r2, #2
 8000912:	442b      	add	r3, r5
 8000914:	b2db      	uxtb	r3, r3
 8000916:	3b03      	subs	r3, #3
 8000918:	b2db      	uxtb	r3, r3

	// Gregorian calendar date compute
    JDN  = date->Date;
 800091a:	788a      	ldrb	r2, [r1, #2]
    JDN += (153 * m + 2) / 5;
 800091c:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000920:	eb03 1303 	add.w	r3, r3, r3, lsl #4
 8000924:	3302      	adds	r3, #2
 8000926:	4916      	ldr	r1, [pc, #88]	; (8000980 <RTC_ToEpoch+0x98>)
 8000928:	fb81 1303 	smull	r1, r3, r1, r3
 800092c:	eb02 0263 	add.w	r2, r2, r3, asr #1
    JDN += 365 * y;
 8000930:	f240 136d 	movw	r3, #365	; 0x16d
 8000934:	fb03 2304 	mla	r3, r3, r4, r2
    JDN += y / 4;
 8000938:	eb03 0394 	add.w	r3, r3, r4, lsr #2
    JDN += -y / 100;
 800093c:	4262      	negs	r2, r4
 800093e:	4911      	ldr	r1, [pc, #68]	; (8000984 <RTC_ToEpoch+0x9c>)
 8000940:	fb81 c502 	smull	ip, r5, r1, r2
 8000944:	17d2      	asrs	r2, r2, #31
 8000946:	ebc2 1265 	rsb	r2, r2, r5, asr #5
 800094a:	441a      	add	r2, r3
    JDN += y / 400;
 800094c:	fba1 3404 	umull	r3, r4, r1, r4
 8000950:	eb02 14d4 	add.w	r4, r2, r4, lsr #7
    JDN  = JDN - 32045;
    JDN  = JDN - JULIAN_DATE_BASE;    // Calculate from base date
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <RTC_ToEpoch+0xa0>)
 8000956:	4423      	add	r3, r4
    JDN *= 86400;                     // Days to seconds
    JDN += time->Hours * 3600;    // ... and today seconds
 8000958:	7801      	ldrb	r1, [r0, #0]
 800095a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800095e:	fb02 f201 	mul.w	r2, r2, r1
 8000962:	490a      	ldr	r1, [pc, #40]	; (800098c <RTC_ToEpoch+0xa4>)
 8000964:	fb01 2303 	mla	r3, r1, r3, r2
    JDN += time->Minutes * 60;
 8000968:	7842      	ldrb	r2, [r0, #1]
 800096a:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 800096e:	0091      	lsls	r1, r2, #2
 8000970:	440b      	add	r3, r1
    JDN += time->Seconds;
 8000972:	7880      	ldrb	r0, [r0, #2]

	return JDN;
}
 8000974:	4418      	add	r0, r3
 8000976:	bc30      	pop	{r4, r5}
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop
 800097c:	2aaaaaab 	.word	0x2aaaaaab
 8000980:	66666667 	.word	0x66666667
 8000984:	51eb851f 	.word	0x51eb851f
 8000988:	ffda4547 	.word	0xffda4547
 800098c:	00015180 	.word	0x00015180

08000990 <packetizeData>:
{
 8000990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000994:	4604      	mov	r4, r0
 8000996:	4688      	mov	r8, r1
	packet->tick_ms = HAL_GetTick();
 8000998:	f000 fc22 	bl	80011e0 <HAL_GetTick>
 800099c:	6520      	str	r0, [r4, #80]	; 0x50
	HAL_RTC_GetTime(&hrtc, &RTC_time, RTC_FORMAT_BIN);
 800099e:	4d0c      	ldr	r5, [pc, #48]	; (80009d0 <packetizeData+0x40>)
 80009a0:	4f0c      	ldr	r7, [pc, #48]	; (80009d4 <packetizeData+0x44>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	4629      	mov	r1, r5
 80009a6:	4638      	mov	r0, r7
 80009a8:	f002 ff3e 	bl	8003828 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &RTC_date, RTC_FORMAT_BIN);
 80009ac:	4e0a      	ldr	r6, [pc, #40]	; (80009d8 <packetizeData+0x48>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	4631      	mov	r1, r6
 80009b2:	4638      	mov	r0, r7
 80009b4:	f002 ff63 	bl	800387e <HAL_RTC_GetDate>
	packet->epoch = RTC_ToEpoch(&RTC_time, &RTC_date);
 80009b8:	4631      	mov	r1, r6
 80009ba:	4628      	mov	r0, r5
 80009bc:	f7ff ff94 	bl	80008e8 <RTC_ToEpoch>
 80009c0:	6560      	str	r0, [r4, #84]	; 0x54
	memcpy ( &(packet->temp), temp, sizeof(struct thermopilePackagedData) );
 80009c2:	2250      	movs	r2, #80	; 0x50
 80009c4:	4641      	mov	r1, r8
 80009c6:	4620      	mov	r0, r4
 80009c8:	f006 f8c4 	bl	8006b54 <memcpy>
}
 80009cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009d0:	200022f8 	.word	0x200022f8
 80009d4:	20002318 	.word	0x20002318
 80009d8:	20002314 	.word	0x20002314

080009dc <MasterThreadTask>:
{
 80009dc:	b510      	push	{r4, lr}
 80009de:	e036      	b.n	8000a4e <MasterThreadTask+0x72>
			memcpy(&prevLogMessage, &togLogMessageReceived, sizeof(struct LogMessage));
 80009e0:	4a3a      	ldr	r2, [pc, #232]	; (8000acc <MasterThreadTask+0xf0>)
 80009e2:	6821      	ldr	r1, [r4, #0]
 80009e4:	6011      	str	r1, [r2, #0]
 80009e6:	88a1      	ldrh	r1, [r4, #4]
 80009e8:	8091      	strh	r1, [r2, #4]
			if(togLogMessageReceived.tempEnabled == SENSOR_ENABLE)
 80009ea:	78e3      	ldrb	r3, [r4, #3]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d050      	beq.n	8000a92 <MasterThreadTask+0xb6>
				if(togLogMessageReceived.tempEnabled == SENSOR_ENABLE)
 80009f0:	4b37      	ldr	r3, [pc, #220]	; (8000ad0 <MasterThreadTask+0xf4>)
 80009f2:	78db      	ldrb	r3, [r3, #3]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d052      	beq.n	8000a9e <MasterThreadTask+0xc2>
					packetizeData(&sensorPacket, &thermMsgReceived);
 80009f8:	4c36      	ldr	r4, [pc, #216]	; (8000ad4 <MasterThreadTask+0xf8>)
 80009fa:	4937      	ldr	r1, [pc, #220]	; (8000ad8 <MasterThreadTask+0xfc>)
 80009fc:	4620      	mov	r0, r4
 80009fe:	f7ff ffc7 	bl	8000990 <packetizeData>
					osMessageQueuePut(sendMsgToMainQueueHandle, (void *) &sensorPacket, 0U, 0);
 8000a02:	2300      	movs	r3, #0
 8000a04:	461a      	mov	r2, r3
 8000a06:	4621      	mov	r1, r4
 8000a08:	4834      	ldr	r0, [pc, #208]	; (8000adc <MasterThreadTask+0x100>)
 8000a0a:	6800      	ldr	r0, [r0, #0]
 8000a0c:	f004 f834 	bl	8004a78 <osMessageQueuePut>
					HAL_GPIO_WritePin(EXPANSION_INT_GPIO_Port, EXPANSION_INT_Pin, GPIO_PIN_SET);
 8000a10:	2201      	movs	r2, #1
 8000a12:	2110      	movs	r1, #16
 8000a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a18:	f001 fabe 	bl	8001f98 <HAL_GPIO_WritePin>
				if(osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, 0) == osOK)
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	461a      	mov	r2, r3
 8000a20:	492b      	ldr	r1, [pc, #172]	; (8000ad0 <MasterThreadTask+0xf4>)
 8000a22:	482f      	ldr	r0, [pc, #188]	; (8000ae0 <MasterThreadTask+0x104>)
 8000a24:	6800      	ldr	r0, [r0, #0]
 8000a26:	f004 f879 	bl	8004b1c <osMessageQueueGet>
 8000a2a:	2800      	cmp	r0, #0
 8000a2c:	d1e0      	bne.n	80009f0 <MasterThreadTask+0x14>
					if(togLogMessageReceived.status == DISABLE_SENSING){
 8000a2e:	4b28      	ldr	r3, [pc, #160]	; (8000ad0 <MasterThreadTask+0xf4>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d1dc      	bne.n	80009f0 <MasterThreadTask+0x14>
						if(prevLogMessage.tempEnabled == SENSOR_ENABLE)
 8000a36:	4b25      	ldr	r3, [pc, #148]	; (8000acc <MasterThreadTask+0xf0>)
 8000a38:	78db      	ldrb	r3, [r3, #3]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d03a      	beq.n	8000ab4 <MasterThreadTask+0xd8>
						osDelay(500);
 8000a3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a42:	f003 ff97 	bl	8004974 <osDelay>
						osMessageQueueReset(sendMsgToMainQueueHandle);
 8000a46:	4b25      	ldr	r3, [pc, #148]	; (8000adc <MasterThreadTask+0x100>)
 8000a48:	6818      	ldr	r0, [r3, #0]
 8000a4a:	f004 f8d3 	bl	8004bf4 <osMessageQueueReset>
		osMessageQueueGet(togLoggingQueueHandle, &togLogMessageReceived, 0U, osWaitForever);
 8000a4e:	4c20      	ldr	r4, [pc, #128]	; (8000ad0 <MasterThreadTask+0xf4>)
 8000a50:	f04f 33ff 	mov.w	r3, #4294967295
 8000a54:	2200      	movs	r2, #0
 8000a56:	4621      	mov	r1, r4
 8000a58:	4821      	ldr	r0, [pc, #132]	; (8000ae0 <MasterThreadTask+0x104>)
 8000a5a:	6800      	ldr	r0, [r0, #0]
 8000a5c:	f004 f85e 	bl	8004b1c <osMessageQueueGet>
		if(togLogMessageReceived.logStatus == ENABLE_LOG)
 8000a60:	7863      	ldrb	r3, [r4, #1]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d0bc      	beq.n	80009e0 <MasterThreadTask+0x4>
		else if( logEnabled==1 && togLogMessageReceived.logStatus == DISABLE_LOG)
 8000a66:	4a1f      	ldr	r2, [pc, #124]	; (8000ae4 <MasterThreadTask+0x108>)
 8000a68:	7812      	ldrb	r2, [r2, #0]
 8000a6a:	2a01      	cmp	r2, #1
 8000a6c:	d1ef      	bne.n	8000a4e <MasterThreadTask+0x72>
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d1ed      	bne.n	8000a4e <MasterThreadTask+0x72>
			logEnabled = 0;
 8000a72:	4b1c      	ldr	r3, [pc, #112]	; (8000ae4 <MasterThreadTask+0x108>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	701a      	strb	r2, [r3, #0]
			if(prevLogMessage.tempEnabled == SENSOR_ENABLE)
 8000a78:	4b14      	ldr	r3, [pc, #80]	; (8000acc <MasterThreadTask+0xf0>)
 8000a7a:	78db      	ldrb	r3, [r3, #3]
 8000a7c:	2b01      	cmp	r3, #1
 8000a7e:	d01f      	beq.n	8000ac0 <MasterThreadTask+0xe4>
			osDelay(500);
 8000a80:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a84:	f003 ff76 	bl	8004974 <osDelay>
			osMessageQueueReset(sendMsgToMainQueueHandle);
 8000a88:	4b14      	ldr	r3, [pc, #80]	; (8000adc <MasterThreadTask+0x100>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
 8000a8c:	f004 f8b2 	bl	8004bf4 <osMessageQueueReset>
 8000a90:	e7dd      	b.n	8000a4e <MasterThreadTask+0x72>
				osThreadFlagsSet(thermopileTaskHandle, 0x00000001U);
 8000a92:	2101      	movs	r1, #1
 8000a94:	4b14      	ldr	r3, [pc, #80]	; (8000ae8 <MasterThreadTask+0x10c>)
 8000a96:	6818      	ldr	r0, [r3, #0]
 8000a98:	f003 fe80 	bl	800479c <osThreadFlagsSet>
 8000a9c:	e7a8      	b.n	80009f0 <MasterThreadTask+0x14>
					if( osOK != osMessageQueueGet(thermMsgQueueHandle, &thermMsgReceived, 0U, 1000)){
 8000a9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	490c      	ldr	r1, [pc, #48]	; (8000ad8 <MasterThreadTask+0xfc>)
 8000aa6:	4811      	ldr	r0, [pc, #68]	; (8000aec <MasterThreadTask+0x110>)
 8000aa8:	6800      	ldr	r0, [r0, #0]
 8000aaa:	f004 f837 	bl	8004b1c <osMessageQueueGet>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	d1b4      	bne.n	8000a1c <MasterThreadTask+0x40>
 8000ab2:	e7a1      	b.n	80009f8 <MasterThreadTask+0x1c>
							osThreadFlagsSet(thermopileTaskHandle, 0x00000002U);
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	4b0c      	ldr	r3, [pc, #48]	; (8000ae8 <MasterThreadTask+0x10c>)
 8000ab8:	6818      	ldr	r0, [r3, #0]
 8000aba:	f003 fe6f 	bl	800479c <osThreadFlagsSet>
 8000abe:	e7be      	b.n	8000a3e <MasterThreadTask+0x62>
				osThreadFlagsSet(thermopileTaskHandle, 0x00000002U);
 8000ac0:	2102      	movs	r1, #2
 8000ac2:	4b09      	ldr	r3, [pc, #36]	; (8000ae8 <MasterThreadTask+0x10c>)
 8000ac4:	6818      	ldr	r0, [r3, #0]
 8000ac6:	f003 fe69 	bl	800479c <osThreadFlagsSet>
 8000aca:	e7d9      	b.n	8000a80 <MasterThreadTask+0xa4>
 8000acc:	2000230c 	.word	0x2000230c
 8000ad0:	20002248 	.word	0x20002248
 8000ad4:	200022a0 	.word	0x200022a0
 8000ad8:	20002250 	.word	0x20002250
 8000adc:	2000217c 	.word	0x2000217c
 8000ae0:	20002184 	.word	0x20002184
 8000ae4:	2000002d 	.word	0x2000002d
 8000ae8:	20002194 	.word	0x20002194
 8000aec:	20002180 	.word	0x20002180

08000af0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000af0:	b508      	push	{r3, lr}

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8000af2:	4809      	ldr	r0, [pc, #36]	; (8000b18 <MX_RTC_Init+0x28>)
 8000af4:	4b09      	ldr	r3, [pc, #36]	; (8000b1c <MX_RTC_Init+0x2c>)
 8000af6:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000af8:	2300      	movs	r3, #0
 8000afa:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000afc:	227f      	movs	r2, #127	; 0x7f
 8000afe:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8000b00:	22ff      	movs	r2, #255	; 0xff
 8000b02:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000b04:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000b06:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000b08:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000b0a:	f002 fe22 	bl	8003752 <HAL_RTC_Init>
 8000b0e:	b900      	cbnz	r0, 8000b12 <MX_RTC_Init+0x22>
  {
    Error_Handler();
  }

}
 8000b10:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b12:	f7ff fee7 	bl	80008e4 <Error_Handler>
}
 8000b16:	e7fb      	b.n	8000b10 <MX_RTC_Init+0x20>
 8000b18:	20002318 	.word	0x20002318
 8000b1c:	40002800 	.word	0x40002800

08000b20 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 8000b20:	6802      	ldr	r2, [r0, #0]
 8000b22:	4b08      	ldr	r3, [pc, #32]	; (8000b44 <HAL_RTC_MspInit+0x24>)
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d000      	beq.n	8000b2a <HAL_RTC_MspInit+0xa>
    __HAL_RCC_RTC_ENABLE();
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000b28:	4770      	bx	lr
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b2a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000b2e:	fa92 f2a2 	rbit	r2, r2
    __HAL_RCC_RTC_ENABLE();
 8000b32:	fab2 f282 	clz	r2, r2
 8000b36:	4b04      	ldr	r3, [pc, #16]	; (8000b48 <HAL_RTC_MspInit+0x28>)
 8000b38:	4413      	add	r3, r2
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	601a      	str	r2, [r3, #0]
}
 8000b40:	e7f2      	b.n	8000b28 <HAL_RTC_MspInit+0x8>
 8000b42:	bf00      	nop
 8000b44:	40002800 	.word	0x40002800
 8000b48:	10908100 	.word	0x10908100

08000b4c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000b4c:	b508      	push	{r3, lr}

  hspi3.Instance = SPI3;
 8000b4e:	4810      	ldr	r0, [pc, #64]	; (8000b90 <MX_SPI3_Init+0x44>)
 8000b50:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <MX_SPI3_Init+0x48>)
 8000b52:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b54:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000b58:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b5e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000b62:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b64:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b66:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b6c:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000b6e:	2228      	movs	r2, #40	; 0x28
 8000b70:	61c2      	str	r2, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b72:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b74:	6243      	str	r3, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b76:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000b78:	2207      	movs	r2, #7
 8000b7a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b7c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b7e:	2308      	movs	r3, #8
 8000b80:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b82:	f002 ff64 	bl	8003a4e <HAL_SPI_Init>
 8000b86:	b900      	cbnz	r0, 8000b8a <MX_SPI3_Init+0x3e>
  {
    Error_Handler();
  }

}
 8000b88:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000b8a:	f7ff feab 	bl	80008e4 <Error_Handler>
}
 8000b8e:	e7fb      	b.n	8000b88 <MX_SPI3_Init+0x3c>
 8000b90:	20002338 	.word	0x20002338
 8000b94:	40003c00 	.word	0x40003c00

08000b98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b98:	b500      	push	{lr}
 8000b9a:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	9303      	str	r3, [sp, #12]
 8000ba0:	9304      	str	r3, [sp, #16]
 8000ba2:	9305      	str	r3, [sp, #20]
 8000ba4:	9306      	str	r3, [sp, #24]
 8000ba6:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI3)
 8000ba8:	6802      	ldr	r2, [r0, #0]
 8000baa:	4b17      	ldr	r3, [pc, #92]	; (8000c08 <HAL_SPI_MspInit+0x70>)
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d002      	beq.n	8000bb6 <HAL_SPI_MspInit+0x1e>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000bb0:	b009      	add	sp, #36	; 0x24
 8000bb2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000bb6:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 8000bba:	69da      	ldr	r2, [r3, #28]
 8000bbc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000bc0:	61da      	str	r2, [r3, #28]
 8000bc2:	69da      	ldr	r2, [r3, #28]
 8000bc4:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8000bc8:	9201      	str	r2, [sp, #4]
 8000bca:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bcc:	695a      	ldr	r2, [r3, #20]
 8000bce:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000bd2:	615a      	str	r2, [r3, #20]
 8000bd4:	695b      	ldr	r3, [r3, #20]
 8000bd6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000bda:	9302      	str	r3, [sp, #8]
 8000bdc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000bde:	2338      	movs	r3, #56	; 0x38
 8000be0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be2:	2302      	movs	r3, #2
 8000be4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000be6:	2303      	movs	r3, #3
 8000be8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bea:	2306      	movs	r3, #6
 8000bec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bee:	a903      	add	r1, sp, #12
 8000bf0:	4806      	ldr	r0, [pc, #24]	; (8000c0c <HAL_SPI_MspInit+0x74>)
 8000bf2:	f001 f90d 	bl	8001e10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2105      	movs	r1, #5
 8000bfa:	2033      	movs	r0, #51	; 0x33
 8000bfc:	f000 ff9a 	bl	8001b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8000c00:	2033      	movs	r0, #51	; 0x33
 8000c02:	f000 ffcb 	bl	8001b9c <HAL_NVIC_EnableIRQ>
}
 8000c06:	e7d3      	b.n	8000bb0 <HAL_SPI_MspInit+0x18>
 8000c08:	40003c00 	.word	0x40003c00
 8000c0c:	48000400 	.word	0x48000400

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b500      	push	{lr}
 8000c12:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c14:	4b0d      	ldr	r3, [pc, #52]	; (8000c4c <HAL_MspInit+0x3c>)
 8000c16:	699a      	ldr	r2, [r3, #24]
 8000c18:	f042 0201 	orr.w	r2, r2, #1
 8000c1c:	619a      	str	r2, [r3, #24]
 8000c1e:	699a      	ldr	r2, [r3, #24]
 8000c20:	f002 0201 	and.w	r2, r2, #1
 8000c24:	9200      	str	r2, [sp, #0]
 8000c26:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c28:	69da      	ldr	r2, [r3, #28]
 8000c2a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c2e:	61da      	str	r2, [r3, #28]
 8000c30:	69db      	ldr	r3, [r3, #28]
 8000c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c36:	9301      	str	r3, [sp, #4]
 8000c38:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	210f      	movs	r1, #15
 8000c3e:	f06f 0001 	mvn.w	r0, #1
 8000c42:	f000 ff77 	bl	8001b34 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c46:	b003      	add	sp, #12
 8000c48:	f85d fb04 	ldr.w	pc, [sp], #4
 8000c4c:	40021000 	.word	0x40021000

08000c50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c50:	b500      	push	{lr}
 8000c52:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8000c54:	2200      	movs	r2, #0
 8000c56:	4601      	mov	r1, r0
 8000c58:	2019      	movs	r0, #25
 8000c5a:	f000 ff6b 	bl	8001b34 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 8000c5e:	2019      	movs	r0, #25
 8000c60:	f000 ff9c 	bl	8001b9c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000c64:	4b14      	ldr	r3, [pc, #80]	; (8000cb8 <HAL_InitTick+0x68>)
 8000c66:	699a      	ldr	r2, [r3, #24]
 8000c68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000c6c:	619a      	str	r2, [r3, #24]
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c74:	9301      	str	r3, [sp, #4]
 8000c76:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c78:	a902      	add	r1, sp, #8
 8000c7a:	a803      	add	r0, sp, #12
 8000c7c:	f002 fc00 	bl	8003480 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c80:	f002 fbe8 	bl	8003454 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000c84:	4b0d      	ldr	r3, [pc, #52]	; (8000cbc <HAL_InitTick+0x6c>)
 8000c86:	fba3 2300 	umull	r2, r3, r3, r0
 8000c8a:	0c9b      	lsrs	r3, r3, #18
 8000c8c:	3b01      	subs	r3, #1
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000c8e:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <HAL_InitTick+0x70>)
 8000c90:	4a0c      	ldr	r2, [pc, #48]	; (8000cc4 <HAL_InitTick+0x74>)
 8000c92:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000c94:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c98:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000c9a:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca0:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000ca2:	f003 fb5b 	bl	800435c <HAL_TIM_Base_Init>
 8000ca6:	b118      	cbz	r0, 8000cb0 <HAL_InitTick+0x60>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000ca8:	2001      	movs	r0, #1
}
 8000caa:	b009      	add	sp, #36	; 0x24
 8000cac:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim1);
 8000cb0:	4803      	ldr	r0, [pc, #12]	; (8000cc0 <HAL_InitTick+0x70>)
 8000cb2:	f003 fa2b 	bl	800410c <HAL_TIM_Base_Start_IT>
 8000cb6:	e7f8      	b.n	8000caa <HAL_InitTick+0x5a>
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	431bde83 	.word	0x431bde83
 8000cc0:	2000239c 	.word	0x2000239c
 8000cc4:	40012c00 	.word	0x40012c00

08000cc8 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cc8:	4770      	bx	lr

08000cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cca:	e7fe      	b.n	8000cca <HardFault_Handler>

08000ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ccc:	e7fe      	b.n	8000ccc <MemManage_Handler>

08000cce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cce:	e7fe      	b.n	8000cce <BusFault_Handler>

08000cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd0:	e7fe      	b.n	8000cd0 <UsageFault_Handler>

08000cd2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd2:	4770      	bx	lr

08000cd4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000cd4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000cd6:	4802      	ldr	r0, [pc, #8]	; (8000ce0 <DMA1_Channel1_IRQHandler+0xc>)
 8000cd8:	f001 f83f 	bl	8001d5a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000cdc:	bd08      	pop	{r3, pc}
 8000cde:	bf00      	nop
 8000ce0:	20002130 	.word	0x20002130

08000ce4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000ce4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ce6:	4802      	ldr	r0, [pc, #8]	; (8000cf0 <TIM1_UP_TIM16_IRQHandler+0xc>)
 8000ce8:	f003 fa2b 	bl	8004142 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000cec:	bd08      	pop	{r3, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000239c 	.word	0x2000239c

08000cf4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cf4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000cf6:	4802      	ldr	r0, [pc, #8]	; (8000d00 <TIM2_IRQHandler+0xc>)
 8000cf8:	f003 fa23 	bl	8004142 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000cfc:	bd08      	pop	{r3, pc}
 8000cfe:	bf00      	nop
 8000d00:	20002470 	.word	0x20002470

08000d04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8000d04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000d06:	4802      	ldr	r0, [pc, #8]	; (8000d10 <I2C1_EV_IRQHandler+0xc>)
 8000d08:	f001 fad6 	bl	80022b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000d0c:	bd08      	pop	{r3, pc}
 8000d0e:	bf00      	nop
 8000d10:	2000219c 	.word	0x2000219c

08000d14 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8000d14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8000d16:	4802      	ldr	r0, [pc, #8]	; (8000d20 <SPI3_IRQHandler+0xc>)
 8000d18:	f002 ffe6 	bl	8003ce8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8000d1c:	bd08      	pop	{r3, pc}
 8000d1e:	bf00      	nop
 8000d20:	20002338 	.word	0x20002338

08000d24 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d24:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <SystemInit+0x18>)
 8000d26:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000d2a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000d2e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000d36:	609a      	str	r2, [r3, #8]
#endif
}
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <HAL_ADC_ConvCpltCallback>:
	}
}

volatile uint8_t complete = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000d40:	b508      	push	{r3, lr}
	complete++;
 8000d42:	4a08      	ldr	r2, [pc, #32]	; (8000d64 <HAL_ADC_ConvCpltCallback+0x24>)
 8000d44:	7813      	ldrb	r3, [r2, #0]
 8000d46:	3301      	adds	r3, #1
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	7013      	strb	r3, [r2, #0]

	// notify ThermopileTask that conversion is complete
	while( HAL_ADC_Stop(&hadc1) != HAL_OK);
 8000d4c:	4806      	ldr	r0, [pc, #24]	; (8000d68 <HAL_ADC_ConvCpltCallback+0x28>)
 8000d4e:	f000 fc71 	bl	8001634 <HAL_ADC_Stop>
 8000d52:	2800      	cmp	r0, #0
 8000d54:	d1fa      	bne.n	8000d4c <HAL_ADC_ConvCpltCallback+0xc>
	osThreadFlagsSet(thermopileTaskHandle, 0x00000004U);
 8000d56:	2104      	movs	r1, #4
 8000d58:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <HAL_ADC_ConvCpltCallback+0x2c>)
 8000d5a:	6818      	ldr	r0, [r3, #0]
 8000d5c:	f003 fd1e 	bl	800479c <osThreadFlagsSet>

}
 8000d60:	bd08      	pop	{r3, pc}
 8000d62:	bf00      	nop
 8000d64:	20000048 	.word	0x20000048
 8000d68:	200020e0 	.word	0x200020e0
 8000d6c:	20002194 	.word	0x20002194

08000d70 <HAL_ADC_ConvHalfCpltCallback>:
//	memcpy(blinkMsgBuffer_1.data, &(blink_buffer), 100);
//	blinkMsgBuffer_1.tick_ms = HAL_GetTick();
//	blink_ptr = &blink_buffer;
//	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);

}
 8000d70:	4770      	bx	lr
	...

08000d74 <HAL_ADC_ErrorCallback>:

volatile uint8_t i = 0;
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
  i++;
 8000d74:	4a02      	ldr	r2, [pc, #8]	; (8000d80 <HAL_ADC_ErrorCallback+0xc>)
 8000d76:	7813      	ldrb	r3, [r2, #0]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	b2db      	uxtb	r3, r3
 8000d7c:	7013      	strb	r3, [r2, #0]
}
 8000d7e:	4770      	bx	lr
 8000d80:	20000050 	.word	0x20000050

08000d84 <SwitchTemperatureSensor>:
//}

/*
 * Helper Functions
 */
void SwitchTemperatureSensor(sensorChoice sense){
 8000d84:	b500      	push	{lr}
 8000d86:	b083      	sub	sp, #12

	uint8_t packet[2] = {0};
 8000d88:	2300      	movs	r3, #0
 8000d8a:	f8ad 3004 	strh.w	r3, [sp, #4]

	packet[0] = LMP91051_CFG_REG;

	if(sense == nose){
 8000d8e:	2801      	cmp	r0, #1
 8000d90:	d01b      	beq.n	8000dca <SwitchTemperatureSensor+0x46>

		//		packet[1] = TP_NOSE_SEL | PGA1_EN | PGA2_EN | GAIN2_32| GAIN1_42 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict

//		packet[1] = TP_NOSE_SEL | PGA1_EN | PGA2_EN | GAIN2_16 | GAIN1_42 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict
	}
	else if(sense == temple){
 8000d92:	b910      	cbnz	r0, 8000d9a <SwitchTemperatureSensor+0x16>
		packet[1] = TP_TEMPLE_SEL | PGA1_EN | PGA2_EN | GAIN2_4 | GAIN1_250 | CMN_MODE_1_15 | EXT_FILT_EN; //todo: add blocking semaphore so no LED conflict
 8000d94:	23f0      	movs	r3, #240	; 0xf0
 8000d96:	f88d 3005 	strb.w	r3, [sp, #5]

//		packet[1] = TP_TEMPLE_SEL | PGA1_EN | PGA2_EN | GAIN2_4 | GAIN1_250 | CMN_MODE_1_15; //todo: add blocking semaphore so no LED conflict
	}

	HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_RESET);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2140      	movs	r1, #64	; 0x40
 8000d9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000da2:	f001 f8f9 	bl	8001f98 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, packet, 2, 1);
 8000da6:	2301      	movs	r3, #1
 8000da8:	2202      	movs	r2, #2
 8000daa:	a901      	add	r1, sp, #4
 8000dac:	4809      	ldr	r0, [pc, #36]	; (8000dd4 <SwitchTemperatureSensor+0x50>)
 8000dae:	f002 feab 	bl	8003b08 <HAL_SPI_Transmit>
	HAL_Delay(1);
 8000db2:	2001      	movs	r0, #1
 8000db4:	f000 fa1a 	bl	80011ec <HAL_Delay>
	HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2140      	movs	r1, #64	; 0x40
 8000dbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dc0:	f001 f8ea 	bl	8001f98 <HAL_GPIO_WritePin>
//
//	HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_RESET);
//	HAL_SPI_Transmit(&hspi3, packet, 2, 1);
//	HAL_Delay(2);
//	HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
}
 8000dc4:	b003      	add	sp, #12
 8000dc6:	f85d fb04 	ldr.w	pc, [sp], #4
		packet[1] = TP_NOSE_SEL | PGA1_EN | PGA2_EN | GAIN2_4 | GAIN1_250 | CMN_MODE_1_15 | EXT_FILT_EN; //todo: add blocking semaphore so no LED conflict
 8000dca:	2370      	movs	r3, #112	; 0x70
 8000dcc:	f88d 3005 	strb.w	r3, [sp, #5]
 8000dd0:	e7e3      	b.n	8000d9a <SwitchTemperatureSensor+0x16>
 8000dd2:	bf00      	nop
 8000dd4:	20002338 	.word	0x20002338

08000dd8 <TurnOff_LMP91051>:
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);

  TurnOff_LMP91051();
}

void TurnOff_LMP91051(void){
 8000dd8:	b500      	push	{lr}
 8000dda:	b083      	sub	sp, #12
  uint8_t packet[2];
  packet[0] = LMP91051_CFG_REG;
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f88d 2004 	strb.w	r2, [sp, #4]
  packet[1] = 0; //todo: add blocking semaphore so no LED conflict
 8000de2:	f88d 2005 	strb.w	r2, [sp, #5]
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_RESET);
 8000de6:	2140      	movs	r1, #64	; 0x40
 8000de8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dec:	f001 f8d4 	bl	8001f98 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, packet, 2, 1);
 8000df0:	2301      	movs	r3, #1
 8000df2:	2202      	movs	r2, #2
 8000df4:	a901      	add	r1, sp, #4
 8000df6:	4807      	ldr	r0, [pc, #28]	; (8000e14 <TurnOff_LMP91051+0x3c>)
 8000df8:	f002 fe86 	bl	8003b08 <HAL_SPI_Transmit>
  HAL_Delay(2);
 8000dfc:	2002      	movs	r0, #2
 8000dfe:	f000 f9f5 	bl	80011ec <HAL_Delay>
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2140      	movs	r1, #64	; 0x40
 8000e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e0a:	f001 f8c5 	bl	8001f98 <HAL_GPIO_WritePin>
}
 8000e0e:	b003      	add	sp, #12
 8000e10:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e14:	20002338 	.word	0x20002338

08000e18 <Setup_LMP91051>:
void Setup_LMP91051(void){
 8000e18:	b510      	push	{r4, lr}
 8000e1a:	b082      	sub	sp, #8
  packet[0] = LMP91051_DAC_REG;
 8000e1c:	2401      	movs	r4, #1
 8000e1e:	f88d 4004 	strb.w	r4, [sp, #4]
  packet[1] = 110; // shift signal down by -33.8mV (NDAC - 128) during 2nd stage amp
 8000e22:	236e      	movs	r3, #110	; 0x6e
 8000e24:	f88d 3005 	strb.w	r3, [sp, #5]
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2140      	movs	r1, #64	; 0x40
 8000e2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e30:	f001 f8b2 	bl	8001f98 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi3, packet, 2, 1);
 8000e34:	4623      	mov	r3, r4
 8000e36:	2202      	movs	r2, #2
 8000e38:	a901      	add	r1, sp, #4
 8000e3a:	4808      	ldr	r0, [pc, #32]	; (8000e5c <Setup_LMP91051+0x44>)
 8000e3c:	f002 fe64 	bl	8003b08 <HAL_SPI_Transmit>
  HAL_Delay(2);
 8000e40:	2002      	movs	r0, #2
 8000e42:	f000 f9d3 	bl	80011ec <HAL_Delay>
  HAL_GPIO_WritePin(TP_SS_GPIO_Port, TP_SS_Pin, GPIO_PIN_SET);
 8000e46:	4622      	mov	r2, r4
 8000e48:	2140      	movs	r1, #64	; 0x40
 8000e4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4e:	f001 f8a3 	bl	8001f98 <HAL_GPIO_WritePin>
  TurnOff_LMP91051();
 8000e52:	f7ff ffc1 	bl	8000dd8 <TurnOff_LMP91051>
}
 8000e56:	b002      	add	sp, #8
 8000e58:	bd10      	pop	{r4, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20002338 	.word	0x20002338

08000e60 <ThermopileTask>:
void ThermopileTask(void *argument){
 8000e60:	b538      	push	{r3, r4, r5, lr}
  Setup_LMP91051();
 8000e62:	f7ff ffd9 	bl	8000e18 <Setup_LMP91051>
 8000e66:	e08c      	b.n	8000f82 <ThermopileTask+0x122>
						avgVal += buffer.thermopile[index_thermopile];
 8000e68:	4957      	ldr	r1, [pc, #348]	; (8000fc8 <ThermopileTask+0x168>)
 8000e6a:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8000e6e:	440a      	add	r2, r1
					for(index_thermopile = 0; index_thermopile<10; index_thermopile++){
 8000e70:	3301      	adds	r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b09      	cmp	r3, #9
 8000e76:	d9f7      	bls.n	8000e68 <ThermopileTask+0x8>
					avgVal = avgVal / 10;
 8000e78:	4c54      	ldr	r4, [pc, #336]	; (8000fcc <ThermopileTask+0x16c>)
 8000e7a:	fba4 3202 	umull	r3, r2, r4, r2
 8000e7e:	08d4      	lsrs	r4, r2, #3
					tempData.nose[i].tick_ms = HAL_GetTick();
 8000e80:	f000 f9ae 	bl	80011e0 <HAL_GetTick>
 8000e84:	4a52      	ldr	r2, [pc, #328]	; (8000fd0 <ThermopileTask+0x170>)
 8000e86:	1d69      	adds	r1, r5, #5
 8000e88:	eb02 03c1 	add.w	r3, r2, r1, lsl #3
 8000e8c:	6058      	str	r0, [r3, #4]
					tempData.nose[i].thermopile = (uint16_t) avgVal;
 8000e8e:	f822 4031 	strh.w	r4, [r2, r1, lsl #3]
					tempData.nose[i].thermistor = buffer.nose_thermistor;
 8000e92:	4c4d      	ldr	r4, [pc, #308]	; (8000fc8 <ThermopileTask+0x168>)
 8000e94:	8ae2      	ldrh	r2, [r4, #22]
 8000e96:	805a      	strh	r2, [r3, #2]
					SwitchTemperatureSensor(temple);
 8000e98:	2000      	movs	r0, #0
 8000e9a:	f7ff ff73 	bl	8000d84 <SwitchTemperatureSensor>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer, 12);
 8000e9e:	220c      	movs	r2, #12
 8000ea0:	4621      	mov	r1, r4
 8000ea2:	484c      	ldr	r0, [pc, #304]	; (8000fd4 <ThermopileTask+0x174>)
 8000ea4:	f000 fbec 	bl	8001680 <HAL_ADC_Start_DMA>
					evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 8000ea8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eac:	2100      	movs	r1, #0
 8000eae:	2006      	movs	r0, #6
 8000eb0:	f003 fcfa 	bl	80048a8 <osThreadFlagsWait>
 8000eb4:	4b48      	ldr	r3, [pc, #288]	; (8000fd8 <ThermopileTask+0x178>)
 8000eb6:	6018      	str	r0, [r3, #0]
					if( (evt & 0x00000002U) == 0x00000002U){
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f013 0f02 	tst.w	r3, #2
 8000ebe:	d14d      	bne.n	8000f5c <ThermopileTask+0xfc>
					TurnOff_LMP91051();
 8000ec0:	f7ff ff8a 	bl	8000dd8 <TurnOff_LMP91051>
					avgVal = 0;
 8000ec4:	2200      	movs	r2, #0
					for(index_thermopile = 0; index_thermopile<10; index_thermopile++){
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	e005      	b.n	8000ed6 <ThermopileTask+0x76>
						avgVal += buffer.thermopile[index_thermopile];
 8000eca:	493f      	ldr	r1, [pc, #252]	; (8000fc8 <ThermopileTask+0x168>)
 8000ecc:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
 8000ed0:	440a      	add	r2, r1
					for(index_thermopile = 0; index_thermopile<10; index_thermopile++){
 8000ed2:	3301      	adds	r3, #1
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	2b09      	cmp	r3, #9
 8000ed8:	d9f7      	bls.n	8000eca <ThermopileTask+0x6a>
					avgVal = avgVal / 10;
 8000eda:	4c3c      	ldr	r4, [pc, #240]	; (8000fcc <ThermopileTask+0x16c>)
 8000edc:	fba4 3202 	umull	r3, r2, r4, r2
 8000ee0:	08d4      	lsrs	r4, r2, #3
					tempData.temple[i].tick_ms = HAL_GetTick();
 8000ee2:	f000 f97d 	bl	80011e0 <HAL_GetTick>
 8000ee6:	4a3a      	ldr	r2, [pc, #232]	; (8000fd0 <ThermopileTask+0x170>)
 8000ee8:	eb02 03c5 	add.w	r3, r2, r5, lsl #3
 8000eec:	6058      	str	r0, [r3, #4]
					tempData.temple[i].thermopile = (uint16_t) avgVal;
 8000eee:	f822 4035 	strh.w	r4, [r2, r5, lsl #3]
					tempData.temple[i].thermistor = buffer.temple_thermistor;
 8000ef2:	4a35      	ldr	r2, [pc, #212]	; (8000fc8 <ThermopileTask+0x168>)
 8000ef4:	8a92      	ldrh	r2, [r2, #20]
 8000ef6:	805a      	strh	r2, [r3, #2]
					stop = HAL_GetTick() - start;
 8000ef8:	f000 f972 	bl	80011e0 <HAL_GetTick>
 8000efc:	4b37      	ldr	r3, [pc, #220]	; (8000fdc <ThermopileTask+0x17c>)
 8000efe:	881b      	ldrh	r3, [r3, #0]
 8000f00:	1ac0      	subs	r0, r0, r3
 8000f02:	b280      	uxth	r0, r0
 8000f04:	4b36      	ldr	r3, [pc, #216]	; (8000fe0 <ThermopileTask+0x180>)
 8000f06:	8018      	strh	r0, [r3, #0]
					delta_time = SAMPLING_DELAY - stop;
 8000f08:	8818      	ldrh	r0, [r3, #0]
 8000f0a:	f1c0 0062 	rsb	r0, r0, #98	; 0x62
					if((delta_time > 0) && (delta_time < SAMPLING_DELAY)){
 8000f0e:	1e43      	subs	r3, r0, #1
 8000f10:	2b60      	cmp	r3, #96	; 0x60
 8000f12:	d920      	bls.n	8000f56 <ThermopileTask+0xf6>
				for(int i = 0; i < NUM_THERM_SAMPLES; i++){
 8000f14:	3501      	adds	r5, #1
 8000f16:	2d04      	cmp	r5, #4
 8000f18:	dc20      	bgt.n	8000f5c <ThermopileTask+0xfc>
					start = HAL_GetTick();
 8000f1a:	f000 f961 	bl	80011e0 <HAL_GetTick>
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	4b2e      	ldr	r3, [pc, #184]	; (8000fdc <ThermopileTask+0x17c>)
 8000f22:	8018      	strh	r0, [r3, #0]
					SwitchTemperatureSensor(nose);
 8000f24:	2001      	movs	r0, #1
 8000f26:	f7ff ff2d 	bl	8000d84 <SwitchTemperatureSensor>
					HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &buffer, 12);
 8000f2a:	220c      	movs	r2, #12
 8000f2c:	4926      	ldr	r1, [pc, #152]	; (8000fc8 <ThermopileTask+0x168>)
 8000f2e:	4829      	ldr	r0, [pc, #164]	; (8000fd4 <ThermopileTask+0x174>)
 8000f30:	f000 fba6 	bl	8001680 <HAL_ADC_Start_DMA>
					evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 8000f34:	f04f 32ff 	mov.w	r2, #4294967295
 8000f38:	2100      	movs	r1, #0
 8000f3a:	2006      	movs	r0, #6
 8000f3c:	f003 fcb4 	bl	80048a8 <osThreadFlagsWait>
 8000f40:	4b25      	ldr	r3, [pc, #148]	; (8000fd8 <ThermopileTask+0x178>)
 8000f42:	6018      	str	r0, [r3, #0]
					if( (evt & 0x00000002U) == 0x00000002U){
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f013 0f02 	tst.w	r3, #2
 8000f4a:	d107      	bne.n	8000f5c <ThermopileTask+0xfc>
					TurnOff_LMP91051();
 8000f4c:	f7ff ff44 	bl	8000dd8 <TurnOff_LMP91051>
					avgVal = 0;
 8000f50:	2200      	movs	r2, #0
					for(index_thermopile = 0; index_thermopile<10; index_thermopile++){
 8000f52:	4613      	mov	r3, r2
 8000f54:	e78e      	b.n	8000e74 <ThermopileTask+0x14>
						osDelay(delta_time);
 8000f56:	f003 fd0d 	bl	8004974 <osDelay>
 8000f5a:	e7db      	b.n	8000f14 <ThermopileTask+0xb4>
				if( (evt & 0x00000002U) == 0x00000002U){
 8000f5c:	4b1e      	ldr	r3, [pc, #120]	; (8000fd8 <ThermopileTask+0x178>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f013 0f02 	tst.w	r3, #2
 8000f64:	d108      	bne.n	8000f78 <ThermopileTask+0x118>
					osMessageQueuePut(thermMsgQueueHandle, &tempData, 0U, 0);
 8000f66:	2300      	movs	r3, #0
 8000f68:	461a      	mov	r2, r3
 8000f6a:	4919      	ldr	r1, [pc, #100]	; (8000fd0 <ThermopileTask+0x170>)
 8000f6c:	481d      	ldr	r0, [pc, #116]	; (8000fe4 <ThermopileTask+0x184>)
 8000f6e:	6800      	ldr	r0, [r0, #0]
 8000f70:	f003 fd82 	bl	8004a78 <osMessageQueuePut>
				for(int i = 0; i < NUM_THERM_SAMPLES; i++){
 8000f74:	2500      	movs	r5, #0
 8000f76:	e7ce      	b.n	8000f16 <ThermopileTask+0xb6>
			if( (evt & 0x00000002U) == 0x00000002U){
 8000f78:	4b17      	ldr	r3, [pc, #92]	; (8000fd8 <ThermopileTask+0x178>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f013 0f02 	tst.w	r3, #2
 8000f80:	d10e      	bne.n	8000fa0 <ThermopileTask+0x140>
		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 8000f82:	f04f 32ff 	mov.w	r2, #4294967295
 8000f86:	2100      	movs	r1, #0
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f003 fc8d 	bl	80048a8 <osThreadFlagsWait>
 8000f8e:	4b12      	ldr	r3, [pc, #72]	; (8000fd8 <ThermopileTask+0x178>)
 8000f90:	6018      	str	r0, [r3, #0]
		if (evt == 0x00000001U)  {
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d1f4      	bne.n	8000f82 <ThermopileTask+0x122>
			HAL_TIM_Base_Start(&htim6);
 8000f98:	4813      	ldr	r0, [pc, #76]	; (8000fe8 <ThermopileTask+0x188>)
 8000f9a:	f003 f887 	bl	80040ac <HAL_TIM_Base_Start>
 8000f9e:	e7e9      	b.n	8000f74 <ThermopileTask+0x114>
				HAL_ADC_Stop_DMA(&hadc1);
 8000fa0:	4c0c      	ldr	r4, [pc, #48]	; (8000fd4 <ThermopileTask+0x174>)
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	f000 fbd8 	bl	8001758 <HAL_ADC_Stop_DMA>
				HAL_ADC_Stop(&hadc1);
 8000fa8:	4620      	mov	r0, r4
 8000faa:	f000 fb43 	bl	8001634 <HAL_ADC_Stop>
				HAL_TIM_Base_Stop(&htim6);
 8000fae:	480e      	ldr	r0, [pc, #56]	; (8000fe8 <ThermopileTask+0x188>)
 8000fb0:	f003 f894 	bl	80040dc <HAL_TIM_Base_Stop>
				osMessageQueueReset(thermMsgQueueHandle);
 8000fb4:	4b0b      	ldr	r3, [pc, #44]	; (8000fe4 <ThermopileTask+0x184>)
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	f003 fe1c 	bl	8004bf4 <osMessageQueueReset>
				osThreadFlagsClear(0x0000000EU);
 8000fbc:	200e      	movs	r0, #14
 8000fbe:	f003 fc35 	bl	800482c <osThreadFlagsClear>
				TurnOff_LMP91051();
 8000fc2:	f7ff ff09 	bl	8000dd8 <TurnOff_LMP91051>
 8000fc6:	e7dc      	b.n	8000f82 <ThermopileTask+0x122>
 8000fc8:	20000030 	.word	0x20000030
 8000fcc:	cccccccd 	.word	0xcccccccd
 8000fd0:	200023e0 	.word	0x200023e0
 8000fd4:	200020e0 	.word	0x200020e0
 8000fd8:	2000004c 	.word	0x2000004c
 8000fdc:	200023dc 	.word	0x200023dc
 8000fe0:	200023de 	.word	0x200023de
 8000fe4:	20002180 	.word	0x20002180
 8000fe8:	20002430 	.word	0x20002430

08000fec <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000fec:	b500      	push	{lr}
 8000fee:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	930a      	str	r3, [sp, #40]	; 0x28
 8000ff4:	930b      	str	r3, [sp, #44]	; 0x2c
 8000ff6:	930c      	str	r3, [sp, #48]	; 0x30
 8000ff8:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffa:	9307      	str	r3, [sp, #28]
 8000ffc:	9308      	str	r3, [sp, #32]
 8000ffe:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	9303      	str	r3, [sp, #12]
 8001008:	9304      	str	r3, [sp, #16]
 800100a:	9305      	str	r3, [sp, #20]
 800100c:	9306      	str	r3, [sp, #24]

  htim2.Instance = TIM2;
 800100e:	4822      	ldr	r0, [pc, #136]	; (8001098 <MX_TIM2_Init+0xac>)
 8001010:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001014:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 999;
 8001016:	f240 32e7 	movw	r2, #999	; 0x3e7
 800101a:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800101c:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4;
 800101e:	2204      	movs	r2, #4
 8001020:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001022:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001028:	f003 f998 	bl	800435c <HAL_TIM_Base_Init>
 800102c:	bb20      	cbnz	r0, 8001078 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800102e:	a90e      	add	r1, sp, #56	; 0x38
 8001030:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001034:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001038:	4817      	ldr	r0, [pc, #92]	; (8001098 <MX_TIM2_Init+0xac>)
 800103a:	f003 fa49 	bl	80044d0 <HAL_TIM_ConfigClockSource>
 800103e:	b9f0      	cbnz	r0, 800107e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001040:	4815      	ldr	r0, [pc, #84]	; (8001098 <MX_TIM2_Init+0xac>)
 8001042:	f003 f9a4 	bl	800438e <HAL_TIM_OC_Init>
 8001046:	b9e8      	cbnz	r0, 8001084 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001048:	2320      	movs	r3, #32
 800104a:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001050:	a907      	add	r1, sp, #28
 8001052:	4811      	ldr	r0, [pc, #68]	; (8001098 <MX_TIM2_Init+0xac>)
 8001054:	f003 faaa 	bl	80045ac <HAL_TIMEx_MasterConfigSynchronization>
 8001058:	b9b8      	cbnz	r0, 800108a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800105a:	2300      	movs	r3, #0
 800105c:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 10;
 800105e:	220a      	movs	r2, #10
 8001060:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001062:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001064:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001066:	2204      	movs	r2, #4
 8001068:	4669      	mov	r1, sp
 800106a:	480b      	ldr	r0, [pc, #44]	; (8001098 <MX_TIM2_Init+0xac>)
 800106c:	f003 f9e8 	bl	8004440 <HAL_TIM_OC_ConfigChannel>
 8001070:	b970      	cbnz	r0, 8001090 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
  }

}
 8001072:	b00f      	add	sp, #60	; 0x3c
 8001074:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001078:	f7ff fc34 	bl	80008e4 <Error_Handler>
 800107c:	e7d7      	b.n	800102e <MX_TIM2_Init+0x42>
    Error_Handler();
 800107e:	f7ff fc31 	bl	80008e4 <Error_Handler>
 8001082:	e7dd      	b.n	8001040 <MX_TIM2_Init+0x54>
    Error_Handler();
 8001084:	f7ff fc2e 	bl	80008e4 <Error_Handler>
 8001088:	e7de      	b.n	8001048 <MX_TIM2_Init+0x5c>
    Error_Handler();
 800108a:	f7ff fc2b 	bl	80008e4 <Error_Handler>
 800108e:	e7e4      	b.n	800105a <MX_TIM2_Init+0x6e>
    Error_Handler();
 8001090:	f7ff fc28 	bl	80008e4 <Error_Handler>
}
 8001094:	e7ed      	b.n	8001072 <MX_TIM2_Init+0x86>
 8001096:	bf00      	nop
 8001098:	20002470 	.word	0x20002470

0800109c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 800109c:	b500      	push	{lr}
 800109e:	b085      	sub	sp, #20
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a0:	2300      	movs	r3, #0
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	9303      	str	r3, [sp, #12]

  htim6.Instance = TIM6;
 80010a8:	480f      	ldr	r0, [pc, #60]	; (80010e8 <MX_TIM6_Init+0x4c>)
 80010aa:	4a10      	ldr	r2, [pc, #64]	; (80010ec <MX_TIM6_Init+0x50>)
 80010ac:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 999;
 80010ae:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010b2:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b4:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 49;
 80010b6:	2231      	movs	r2, #49	; 0x31
 80010b8:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ba:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80010bc:	f003 f94e 	bl	800435c <HAL_TIM_Base_Init>
 80010c0:	b958      	cbnz	r0, 80010da <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80010c2:	2320      	movs	r3, #32
 80010c4:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010c6:	2300      	movs	r3, #0
 80010c8:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80010ca:	a901      	add	r1, sp, #4
 80010cc:	4806      	ldr	r0, [pc, #24]	; (80010e8 <MX_TIM6_Init+0x4c>)
 80010ce:	f003 fa6d 	bl	80045ac <HAL_TIMEx_MasterConfigSynchronization>
 80010d2:	b928      	cbnz	r0, 80010e0 <MX_TIM6_Init+0x44>
  {
    Error_Handler();
  }

}
 80010d4:	b005      	add	sp, #20
 80010d6:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80010da:	f7ff fc03 	bl	80008e4 <Error_Handler>
 80010de:	e7f0      	b.n	80010c2 <MX_TIM6_Init+0x26>
    Error_Handler();
 80010e0:	f7ff fc00 	bl	80008e4 <Error_Handler>
}
 80010e4:	e7f6      	b.n	80010d4 <MX_TIM6_Init+0x38>
 80010e6:	bf00      	nop
 80010e8:	20002430 	.word	0x20002430
 80010ec:	40001000 	.word	0x40001000

080010f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80010f0:	b500      	push	{lr}
 80010f2:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM2)
 80010f4:	6803      	ldr	r3, [r0, #0]
 80010f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010fa:	d005      	beq.n	8001108 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM6)
 80010fc:	4a12      	ldr	r2, [pc, #72]	; (8001148 <HAL_TIM_Base_MspInit+0x58>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d016      	beq.n	8001130 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8001102:	b003      	add	sp, #12
 8001104:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001108:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800110c:	69da      	ldr	r2, [r3, #28]
 800110e:	f042 0201 	orr.w	r2, r2, #1
 8001112:	61da      	str	r2, [r3, #28]
 8001114:	69db      	ldr	r3, [r3, #28]
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800111e:	2200      	movs	r2, #0
 8001120:	2105      	movs	r1, #5
 8001122:	201c      	movs	r0, #28
 8001124:	f000 fd06 	bl	8001b34 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001128:	201c      	movs	r0, #28
 800112a:	f000 fd37 	bl	8001b9c <HAL_NVIC_EnableIRQ>
 800112e:	e7e8      	b.n	8001102 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <HAL_TIM_Base_MspInit+0x5c>)
 8001132:	69da      	ldr	r2, [r3, #28]
 8001134:	f042 0210 	orr.w	r2, r2, #16
 8001138:	61da      	str	r2, [r3, #28]
 800113a:	69db      	ldr	r3, [r3, #28]
 800113c:	f003 0310 	and.w	r3, r3, #16
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	9b01      	ldr	r3, [sp, #4]
}
 8001144:	e7dd      	b.n	8001102 <HAL_TIM_Base_MspInit+0x12>
 8001146:	bf00      	nop
 8001148:	40001000 	.word	0x40001000
 800114c:	40021000 	.word	0x40021000

08001150 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001150:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001188 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001154:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001156:	e003      	b.n	8001160 <LoopCopyDataInit>

08001158 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001158:	4b0c      	ldr	r3, [pc, #48]	; (800118c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800115a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800115c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800115e:	3104      	adds	r1, #4

08001160 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001160:	480b      	ldr	r0, [pc, #44]	; (8001190 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001164:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001166:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001168:	d3f6      	bcc.n	8001158 <CopyDataInit>
	ldr	r2, =_sbss
 800116a:	4a0b      	ldr	r2, [pc, #44]	; (8001198 <LoopForever+0x12>)
	b	LoopFillZerobss
 800116c:	e002      	b.n	8001174 <LoopFillZerobss>

0800116e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800116e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001170:	f842 3b04 	str.w	r3, [r2], #4

08001174 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <LoopForever+0x16>)
	cmp	r2, r3
 8001176:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001178:	d3f9      	bcc.n	800116e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800117a:	f7ff fdd3 	bl	8000d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800117e:	f005 fcc5 	bl	8006b0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001182:	f7ff fb87 	bl	8000894 <main>

08001186 <LoopForever>:

LoopForever:
    b LoopForever
 8001186:	e7fe      	b.n	8001186 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001188:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 800118c:	08006c54 	.word	0x08006c54
	ldr	r0, =_sdata
 8001190:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001194:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8001198:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 800119c:	200024f4 	.word	0x200024f4

080011a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011a0:	e7fe      	b.n	80011a0 <ADC1_IRQHandler>
	...

080011a4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011a4:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011a6:	4a07      	ldr	r2, [pc, #28]	; (80011c4 <HAL_Init+0x20>)
 80011a8:	6813      	ldr	r3, [r2, #0]
 80011aa:	f043 0310 	orr.w	r3, r3, #16
 80011ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011b0:	2003      	movs	r0, #3
 80011b2:	f000 fcad 	bl	8001b10 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f7ff fd4a 	bl	8000c50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011bc:	f7ff fd28 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 80011c0:	2000      	movs	r0, #0
 80011c2:	bd08      	pop	{r3, pc}
 80011c4:	40022000 	.word	0x40022000

080011c8 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80011c8:	4a03      	ldr	r2, [pc, #12]	; (80011d8 <HAL_IncTick+0x10>)
 80011ca:	6811      	ldr	r1, [r2, #0]
 80011cc:	4b03      	ldr	r3, [pc, #12]	; (80011dc <HAL_IncTick+0x14>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	440b      	add	r3, r1
 80011d2:	6013      	str	r3, [r2, #0]
}
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	200024b0 	.word	0x200024b0
 80011dc:	20000004 	.word	0x20000004

080011e0 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80011e0:	4b01      	ldr	r3, [pc, #4]	; (80011e8 <HAL_GetTick+0x8>)
 80011e2:	6818      	ldr	r0, [r3, #0]
}
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	200024b0 	.word	0x200024b0

080011ec <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011ec:	b538      	push	{r3, r4, r5, lr}
 80011ee:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80011f0:	f7ff fff6 	bl	80011e0 <HAL_GetTick>
 80011f4:	4605      	mov	r5, r0
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011f6:	f1b4 3fff 	cmp.w	r4, #4294967295
 80011fa:	d002      	beq.n	8001202 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <HAL_Delay+0x24>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001202:	f7ff ffed 	bl	80011e0 <HAL_GetTick>
 8001206:	1b40      	subs	r0, r0, r5
 8001208:	42a0      	cmp	r0, r4
 800120a:	d3fa      	bcc.n	8001202 <HAL_Delay+0x16>
  {
  }
}
 800120c:	bd38      	pop	{r3, r4, r5, pc}
 800120e:	bf00      	nop
 8001210:	20000004 	.word	0x20000004

08001214 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001214:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001216:	6802      	ldr	r2, [r0, #0]
 8001218:	6893      	ldr	r3, [r2, #8]
 800121a:	f003 0303 	and.w	r3, r3, #3
 800121e:	2b01      	cmp	r3, #1
 8001220:	d001      	beq.n	8001226 <ADC_Disable+0x12>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001222:	2000      	movs	r0, #0
}
 8001224:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001226:	6813      	ldr	r3, [r2, #0]
 8001228:	f013 0f01 	tst.w	r3, #1
 800122c:	d02f      	beq.n	800128e <ADC_Disable+0x7a>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800122e:	6893      	ldr	r3, [r2, #8]
 8001230:	f003 030d 	and.w	r3, r3, #13
 8001234:	2b01      	cmp	r3, #1
 8001236:	d009      	beq.n	800124c <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001238:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800123a:	f043 0310 	orr.w	r3, r3, #16
 800123e:	6403      	str	r3, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001240:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001242:	f043 0301 	orr.w	r3, r3, #1
 8001246:	6443      	str	r3, [r0, #68]	; 0x44
      return HAL_ERROR;
 8001248:	2001      	movs	r0, #1
 800124a:	e7eb      	b.n	8001224 <ADC_Disable+0x10>
 800124c:	4604      	mov	r4, r0
      __HAL_ADC_DISABLE(hadc);
 800124e:	6893      	ldr	r3, [r2, #8]
 8001250:	f043 0302 	orr.w	r3, r3, #2
 8001254:	6093      	str	r3, [r2, #8]
 8001256:	6803      	ldr	r3, [r0, #0]
 8001258:	2203      	movs	r2, #3
 800125a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800125c:	f7ff ffc0 	bl	80011e0 <HAL_GetTick>
 8001260:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001262:	6823      	ldr	r3, [r4, #0]
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f013 0f01 	tst.w	r3, #1
 800126a:	d00e      	beq.n	800128a <ADC_Disable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800126c:	f7ff ffb8 	bl	80011e0 <HAL_GetTick>
 8001270:	1b40      	subs	r0, r0, r5
 8001272:	2802      	cmp	r0, #2
 8001274:	d9f5      	bls.n	8001262 <ADC_Disable+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001276:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001278:	f043 0310 	orr.w	r3, r3, #16
 800127c:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800127e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001280:	f043 0301 	orr.w	r3, r3, #1
 8001284:	6463      	str	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 8001286:	2001      	movs	r0, #1
 8001288:	e7cc      	b.n	8001224 <ADC_Disable+0x10>
  return HAL_OK;
 800128a:	2000      	movs	r0, #0
 800128c:	e7ca      	b.n	8001224 <ADC_Disable+0x10>
 800128e:	2000      	movs	r0, #0
 8001290:	e7c8      	b.n	8001224 <ADC_Disable+0x10>
	...

08001294 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8001294:	6803      	ldr	r3, [r0, #0]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	f012 0f0c 	tst.w	r2, #12
 800129c:	d061      	beq.n	8001362 <ADC_ConversionStop+0xce>
{
 800129e:	b570      	push	{r4, r5, r6, lr}
 80012a0:	4604      	mov	r4, r0
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 80012a2:	68da      	ldr	r2, [r3, #12]
 80012a4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80012a8:	d004      	beq.n	80012b4 <ADC_ConversionStop+0x20>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 80012aa:	8b00      	ldrh	r0, [r0, #24]
 80012ac:	f240 1201 	movw	r2, #257	; 0x101
 80012b0:	4290      	cmp	r0, r2
 80012b2:	d042      	beq.n	800133a <ADC_ConversionStop+0xa6>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80012b4:	2960      	cmp	r1, #96	; 0x60
 80012b6:	d00c      	beq.n	80012d2 <ADC_ConversionStop+0x3e>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80012b8:	6823      	ldr	r3, [r4, #0]
 80012ba:	689a      	ldr	r2, [r3, #8]
 80012bc:	f012 0f04 	tst.w	r2, #4
 80012c0:	d007      	beq.n	80012d2 <ADC_ConversionStop+0x3e>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80012c2:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80012c4:	f012 0f02 	tst.w	r2, #2
 80012c8:	d103      	bne.n	80012d2 <ADC_ConversionStop+0x3e>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80012ca:	689a      	ldr	r2, [r3, #8]
 80012cc:	f042 0210 	orr.w	r2, r2, #16
 80012d0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80012d2:	290c      	cmp	r1, #12
 80012d4:	d00c      	beq.n	80012f0 <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80012d6:	6823      	ldr	r3, [r4, #0]
 80012d8:	689a      	ldr	r2, [r3, #8]
 80012da:	f012 0f08 	tst.w	r2, #8
 80012de:	d007      	beq.n	80012f0 <ADC_ConversionStop+0x5c>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80012e0:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80012e2:	f012 0f02 	tst.w	r2, #2
 80012e6:	d103      	bne.n	80012f0 <ADC_ConversionStop+0x5c>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	f042 0220 	orr.w	r2, r2, #32
 80012ee:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 80012f0:	2960      	cmp	r1, #96	; 0x60
 80012f2:	d032      	beq.n	800135a <ADC_ConversionStop+0xc6>
 80012f4:	296c      	cmp	r1, #108	; 0x6c
 80012f6:	d12e      	bne.n	8001356 <ADC_ConversionStop+0xc2>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80012f8:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80012fa:	f7ff ff71 	bl	80011e0 <HAL_GetTick>
 80012fe:	4606      	mov	r6, r0
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8001300:	6823      	ldr	r3, [r4, #0]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	422b      	tst	r3, r5
 8001306:	d02a      	beq.n	800135e <ADC_ConversionStop+0xca>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8001308:	f7ff ff6a 	bl	80011e0 <HAL_GetTick>
 800130c:	1b80      	subs	r0, r0, r6
 800130e:	280b      	cmp	r0, #11
 8001310:	d9f6      	bls.n	8001300 <ADC_ConversionStop+0x6c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001312:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001314:	f043 0310 	orr.w	r3, r3, #16
 8001318:	6423      	str	r3, [r4, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800131a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	6463      	str	r3, [r4, #68]	; 0x44
        
        return HAL_ERROR;
 8001322:	2001      	movs	r0, #1
 8001324:	e01c      	b.n	8001360 <ADC_ConversionStop+0xcc>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001326:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001328:	f043 0310 	orr.w	r3, r3, #16
 800132c:	6423      	str	r3, [r4, #64]	; 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800132e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6463      	str	r3, [r4, #68]	; 0x44
          return HAL_ERROR;
 8001336:	2001      	movs	r0, #1
 8001338:	e012      	b.n	8001360 <ADC_ConversionStop+0xcc>
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800133a:	2200      	movs	r2, #0
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800133c:	6819      	ldr	r1, [r3, #0]
 800133e:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001342:	d104      	bne.n	800134e <ADC_ConversionStop+0xba>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8001344:	4908      	ldr	r1, [pc, #32]	; (8001368 <ADC_ConversionStop+0xd4>)
 8001346:	428a      	cmp	r2, r1
 8001348:	d8ed      	bhi.n	8001326 <ADC_ConversionStop+0x92>
        Conversion_Timeout_CPU_cycles ++;
 800134a:	3201      	adds	r2, #1
 800134c:	e7f6      	b.n	800133c <ADC_ConversionStop+0xa8>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800134e:	2240      	movs	r2, #64	; 0x40
 8001350:	601a      	str	r2, [r3, #0]
      ConversionGroup = ADC_REGULAR_GROUP;
 8001352:	210c      	movs	r1, #12
 8001354:	e7b0      	b.n	80012b8 <ADC_ConversionStop+0x24>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001356:	2504      	movs	r5, #4
        break;
 8001358:	e7cf      	b.n	80012fa <ADC_ConversionStop+0x66>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800135a:	2508      	movs	r5, #8
 800135c:	e7cd      	b.n	80012fa <ADC_ConversionStop+0x66>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 800135e:	2000      	movs	r0, #0
}
 8001360:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001362:	2000      	movs	r0, #0
}
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	000993ff 	.word	0x000993ff

0800136c <ADC_Enable>:
{
 800136c:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800136e:	6802      	ldr	r2, [r0, #0]
 8001370:	6893      	ldr	r3, [r2, #8]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	2b01      	cmp	r3, #1
 8001378:	d00d      	beq.n	8001396 <ADC_Enable+0x2a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800137a:	6891      	ldr	r1, [r2, #8]
 800137c:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <ADC_Enable+0x74>)
 800137e:	4219      	tst	r1, r3
 8001380:	d00f      	beq.n	80013a2 <ADC_Enable+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001382:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001384:	f043 0310 	orr.w	r3, r3, #16
 8001388:	6403      	str	r3, [r0, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800138a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800138c:	f043 0301 	orr.w	r3, r3, #1
 8001390:	6443      	str	r3, [r0, #68]	; 0x44
      return HAL_ERROR;
 8001392:	2001      	movs	r0, #1
}
 8001394:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001396:	6813      	ldr	r3, [r2, #0]
 8001398:	f013 0f01 	tst.w	r3, #1
 800139c:	d0ed      	beq.n	800137a <ADC_Enable+0xe>
  return HAL_OK;
 800139e:	2000      	movs	r0, #0
 80013a0:	e7f8      	b.n	8001394 <ADC_Enable+0x28>
 80013a2:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 80013a4:	6893      	ldr	r3, [r2, #8]
 80013a6:	f043 0301 	orr.w	r3, r3, #1
 80013aa:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 80013ac:	f7ff ff18 	bl	80011e0 <HAL_GetTick>
 80013b0:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	f013 0f01 	tst.w	r3, #1
 80013ba:	d10e      	bne.n	80013da <ADC_Enable+0x6e>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80013bc:	f7ff ff10 	bl	80011e0 <HAL_GetTick>
 80013c0:	1b40      	subs	r0, r0, r5
 80013c2:	2802      	cmp	r0, #2
 80013c4:	d9f5      	bls.n	80013b2 <ADC_Enable+0x46>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	6423      	str	r3, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6463      	str	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 80013d6:	2001      	movs	r0, #1
 80013d8:	e7dc      	b.n	8001394 <ADC_Enable+0x28>
  return HAL_OK;
 80013da:	2000      	movs	r0, #0
 80013dc:	e7da      	b.n	8001394 <ADC_Enable+0x28>
 80013de:	bf00      	nop
 80013e0:	8000003f 	.word	0x8000003f

080013e4 <ADC_DMAError>:
{
 80013e4:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80013e6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80013e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80013ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013ee:	6403      	str	r3, [r0, #64]	; 0x40
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80013f0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80013f2:	f043 0304 	orr.w	r3, r3, #4
 80013f6:	6443      	str	r3, [r0, #68]	; 0x44
      HAL_ADC_ErrorCallback(hadc);
 80013f8:	f7ff fcbc 	bl	8000d74 <HAL_ADC_ErrorCallback>
}
 80013fc:	bd08      	pop	{r3, pc}

080013fe <ADC_DMAHalfConvCplt>:
{
 80013fe:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001400:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001402:	f7ff fcb5 	bl	8000d70 <HAL_ADC_ConvHalfCpltCallback>
}
 8001406:	bd08      	pop	{r3, pc}

08001408 <ADC_DMAConvCplt>:
{
 8001408:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800140a:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800140c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800140e:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001412:	d003      	beq.n	800141c <ADC_DMAConvCplt+0x14>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001418:	4798      	blx	r3
}
 800141a:	bd08      	pop	{r3, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800141c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800141e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001422:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	68d2      	ldr	r2, [r2, #12]
 8001428:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800142c:	d10d      	bne.n	800144a <ADC_DMAConvCplt+0x42>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800142e:	7e5a      	ldrb	r2, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001430:	b95a      	cbnz	r2, 800144a <ADC_DMAConvCplt+0x42>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001432:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001434:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001438:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800143a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800143c:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001440:	d103      	bne.n	800144a <ADC_DMAConvCplt+0x42>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001442:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001444:	f042 0201 	orr.w	r2, r2, #1
 8001448:	641a      	str	r2, [r3, #64]	; 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff fc78 	bl	8000d40 <HAL_ADC_ConvCpltCallback>
 8001450:	e7e3      	b.n	800141a <ADC_DMAConvCplt+0x12>
	...

08001454 <HAL_ADC_Init>:
{
 8001454:	b530      	push	{r4, r5, lr}
 8001456:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8001458:	2300      	movs	r3, #0
 800145a:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 800145c:	2800      	cmp	r0, #0
 800145e:	f000 80df 	beq.w	8001620 <HAL_ADC_Init+0x1cc>
 8001462:	4604      	mov	r4, r0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001464:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001466:	f013 0f10 	tst.w	r3, #16
 800146a:	d152      	bne.n	8001512 <HAL_ADC_Init+0xbe>
    if (hadc->State == HAL_ADC_STATE_RESET)
 800146c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800146e:	b1ab      	cbz	r3, 800149c <HAL_ADC_Init+0x48>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001470:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001472:	6823      	ldr	r3, [r4, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800147a:	d003      	beq.n	8001484 <HAL_ADC_Init+0x30>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800147c:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800147e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8001482:	d047      	beq.n	8001514 <HAL_ADC_Init+0xc0>
      ADC_STATE_CLR_SET(hadc->State,
 8001484:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001486:	f023 0312 	bic.w	r3, r3, #18
 800148a:	f043 0310 	orr.w	r3, r3, #16
 800148e:	6423      	str	r3, [r4, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001490:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6463      	str	r3, [r4, #68]	; 0x44
      tmp_hal_status = HAL_ERROR;
 8001498:	2001      	movs	r0, #1
 800149a:	e03b      	b.n	8001514 <HAL_ADC_Init+0xc0>
      ADC_CLEAR_ERRORCODE(hadc);
 800149c:	6443      	str	r3, [r0, #68]	; 0x44
      hadc->InjectionConfig.ChannelCount = 0U;
 800149e:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80014a0:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->Lock = HAL_UNLOCKED;
 80014a2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_ADC_MspInit(hadc);
 80014a6:	f7fe ff53 	bl	8000350 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80014aa:	6823      	ldr	r3, [r4, #0]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80014b2:	d001      	beq.n	80014b8 <HAL_ADC_Init+0x64>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014b4:	2000      	movs	r0, #0
 80014b6:	e7dc      	b.n	8001472 <HAL_ADC_Init+0x1e>
        tmp_hal_status = ADC_Disable(hadc);
 80014b8:	4620      	mov	r0, r4
 80014ba:	f7ff feab 	bl	8001214 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014c0:	f013 0f10 	tst.w	r3, #16
 80014c4:	d1d5      	bne.n	8001472 <HAL_ADC_Init+0x1e>
 80014c6:	2800      	cmp	r0, #0
 80014c8:	d1d3      	bne.n	8001472 <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 80014ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014d0:	f023 0302 	bic.w	r3, r3, #2
 80014d4:	f043 0302 	orr.w	r3, r3, #2
 80014d8:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80014da:	6822      	ldr	r2, [r4, #0]
 80014dc:	6893      	ldr	r3, [r2, #8]
 80014de:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80014e2:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80014e4:	6822      	ldr	r2, [r4, #0]
 80014e6:	6893      	ldr	r3, [r2, #8]
 80014e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014ec:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80014ee:	4b4d      	ldr	r3, [pc, #308]	; (8001624 <HAL_ADC_Init+0x1d0>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a4d      	ldr	r2, [pc, #308]	; (8001628 <HAL_ADC_Init+0x1d4>)
 80014f4:	fba2 2303 	umull	r2, r3, r2, r3
 80014f8:	0c9b      	lsrs	r3, r3, #18
 80014fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80014fe:	005a      	lsls	r2, r3, #1
 8001500:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001502:	e002      	b.n	800150a <HAL_ADC_Init+0xb6>
            wait_loop_index--;
 8001504:	9b01      	ldr	r3, [sp, #4]
 8001506:	3b01      	subs	r3, #1
 8001508:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 800150a:	9b01      	ldr	r3, [sp, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f9      	bne.n	8001504 <HAL_ADC_Init+0xb0>
 8001510:	e7af      	b.n	8001472 <HAL_ADC_Init+0x1e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001512:	2000      	movs	r0, #0
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001514:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001516:	f013 0f10 	tst.w	r3, #16
 800151a:	d178      	bne.n	800160e <HAL_ADC_Init+0x1ba>
 800151c:	2800      	cmp	r0, #0
 800151e:	d176      	bne.n	800160e <HAL_ADC_Init+0x1ba>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001520:	6821      	ldr	r1, [r4, #0]
 8001522:	688a      	ldr	r2, [r1, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8001524:	f012 0204 	ands.w	r2, r2, #4
 8001528:	d171      	bne.n	800160e <HAL_ADC_Init+0x1ba>
    ADC_STATE_CLR_SET(hadc->State,
 800152a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800152c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001530:	f043 0302 	orr.w	r3, r3, #2
 8001534:	6423      	str	r3, [r4, #64]	; 0x40
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001536:	688b      	ldr	r3, [r1, #8]
 8001538:	f003 0303 	and.w	r3, r3, #3
 800153c:	2b01      	cmp	r3, #1
 800153e:	d045      	beq.n	80015cc <HAL_ADC_Init+0x178>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001540:	493a      	ldr	r1, [pc, #232]	; (800162c <HAL_ADC_Init+0x1d8>)
 8001542:	688b      	ldr	r3, [r1, #8]
 8001544:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001548:	6865      	ldr	r5, [r4, #4]
 800154a:	432b      	orrs	r3, r5
 800154c:	608b      	str	r3, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 800154e:	7e61      	ldrb	r1, [r4, #25]
 8001550:	034b      	lsls	r3, r1, #13
 8001552:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001554:	2d01      	cmp	r5, #1
 8001556:	d001      	beq.n	800155c <HAL_ADC_Init+0x108>
 8001558:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800155c:	4313      	orrs	r3, r2
 800155e:	68e2      	ldr	r2, [r4, #12]
 8001560:	4313      	orrs	r3, r2
 8001562:	68a2      	ldr	r2, [r4, #8]
 8001564:	4313      	orrs	r3, r2
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001566:	f894 2020 	ldrb.w	r2, [r4, #32]
 800156a:	2a01      	cmp	r2, #1
 800156c:	d033      	beq.n	80015d6 <HAL_ADC_Init+0x182>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800156e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001570:	2a01      	cmp	r2, #1
 8001572:	d002      	beq.n	800157a <HAL_ADC_Init+0x126>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001574:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001576:	430a      	orrs	r2, r1
 8001578:	4313      	orrs	r3, r2
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800157a:	6822      	ldr	r2, [r4, #0]
 800157c:	6891      	ldr	r1, [r2, #8]
 800157e:	f011 0f0c 	tst.w	r1, #12
 8001582:	d10c      	bne.n	800159e <HAL_ADC_Init+0x14a>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001584:	68d1      	ldr	r1, [r2, #12]
 8001586:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800158a:	f021 0102 	bic.w	r1, r1, #2
 800158e:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001590:	7e21      	ldrb	r1, [r4, #24]
 8001592:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8001596:	0052      	lsls	r2, r2, #1
 8001598:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 800159c:	4313      	orrs	r3, r2
    MODIFY_REG(hadc->Instance->CFGR,
 800159e:	6821      	ldr	r1, [r4, #0]
 80015a0:	68cd      	ldr	r5, [r1, #12]
 80015a2:	4a23      	ldr	r2, [pc, #140]	; (8001630 <HAL_ADC_Init+0x1dc>)
 80015a4:	402a      	ands	r2, r5
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60cb      	str	r3, [r1, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015aa:	6923      	ldr	r3, [r4, #16]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d025      	beq.n	80015fc <HAL_ADC_Init+0x1a8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015b0:	6822      	ldr	r2, [r4, #0]
 80015b2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80015b4:	f023 030f 	bic.w	r3, r3, #15
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80015ba:	2300      	movs	r3, #0
 80015bc:	6463      	str	r3, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80015be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015c0:	f023 0303 	bic.w	r3, r3, #3
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6423      	str	r3, [r4, #64]	; 0x40
 80015ca:	e027      	b.n	800161c <HAL_ADC_Init+0x1c8>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80015cc:	680b      	ldr	r3, [r1, #0]
 80015ce:	f013 0f01 	tst.w	r3, #1
 80015d2:	d1bc      	bne.n	800154e <HAL_ADC_Init+0xfa>
 80015d4:	e7b4      	b.n	8001540 <HAL_ADC_Init+0xec>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80015d6:	b931      	cbnz	r1, 80015e6 <HAL_ADC_Init+0x192>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80015d8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80015da:	3a01      	subs	r2, #1
 80015dc:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80015e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015e4:	e7c3      	b.n	800156e <HAL_ADC_Init+0x11a>
        ADC_STATE_CLR_SET(hadc->State,
 80015e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80015e8:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 80015ec:	f042 0220 	orr.w	r2, r2, #32
 80015f0:	6422      	str	r2, [r4, #64]	; 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015f2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80015f4:	f042 0201 	orr.w	r2, r2, #1
 80015f8:	6462      	str	r2, [r4, #68]	; 0x44
 80015fa:	e7b8      	b.n	800156e <HAL_ADC_Init+0x11a>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80015fc:	6821      	ldr	r1, [r4, #0]
 80015fe:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001600:	f023 030f 	bic.w	r3, r3, #15
 8001604:	69e2      	ldr	r2, [r4, #28]
 8001606:	3a01      	subs	r2, #1
 8001608:	4313      	orrs	r3, r2
 800160a:	630b      	str	r3, [r1, #48]	; 0x30
 800160c:	e7d5      	b.n	80015ba <HAL_ADC_Init+0x166>
    ADC_STATE_CLR_SET(hadc->State,
 800160e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001610:	f023 0312 	bic.w	r3, r3, #18
 8001614:	f043 0310 	orr.w	r3, r3, #16
 8001618:	6423      	str	r3, [r4, #64]	; 0x40
    tmp_hal_status = HAL_ERROR; 
 800161a:	2001      	movs	r0, #1
}
 800161c:	b003      	add	sp, #12
 800161e:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001620:	2001      	movs	r0, #1
 8001622:	e7fb      	b.n	800161c <HAL_ADC_Init+0x1c8>
 8001624:	20000000 	.word	0x20000000
 8001628:	431bde83 	.word	0x431bde83
 800162c:	50000300 	.word	0x50000300
 8001630:	fff0c007 	.word	0xfff0c007

08001634 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001634:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001638:	2b01      	cmp	r3, #1
 800163a:	d01d      	beq.n	8001678 <HAL_ADC_Stop+0x44>
{
 800163c:	b510      	push	{r4, lr}
 800163e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001640:	2301      	movs	r3, #1
 8001642:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001646:	216c      	movs	r1, #108	; 0x6c
 8001648:	f7ff fe24 	bl	8001294 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800164c:	4603      	mov	r3, r0
 800164e:	b120      	cbz	r0, 800165a <HAL_ADC_Stop+0x26>
  __HAL_UNLOCK(hadc);
 8001650:	2200      	movs	r2, #0
 8001652:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8001656:	4618      	mov	r0, r3
 8001658:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 800165a:	4620      	mov	r0, r4
 800165c:	f7ff fdda 	bl	8001214 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001660:	4603      	mov	r3, r0
 8001662:	2800      	cmp	r0, #0
 8001664:	d1f4      	bne.n	8001650 <HAL_ADC_Stop+0x1c>
      ADC_STATE_CLR_SET(hadc->State,
 8001666:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001668:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800166c:	f022 0201 	bic.w	r2, r2, #1
 8001670:	f042 0201 	orr.w	r2, r2, #1
 8001674:	6422      	str	r2, [r4, #64]	; 0x40
 8001676:	e7eb      	b.n	8001650 <HAL_ADC_Stop+0x1c>
  __HAL_LOCK(hadc);
 8001678:	2302      	movs	r3, #2
}
 800167a:	4618      	mov	r0, r3
 800167c:	4770      	bx	lr
	...

08001680 <HAL_ADC_Start_DMA>:
{
 8001680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001682:	6804      	ldr	r4, [r0, #0]
 8001684:	68a4      	ldr	r4, [r4, #8]
 8001686:	f014 0f04 	tst.w	r4, #4
 800168a:	d15a      	bne.n	8001742 <HAL_ADC_Start_DMA+0xc2>
    __HAL_LOCK(hadc);
 800168c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001690:	2b01      	cmp	r3, #1
 8001692:	d059      	beq.n	8001748 <HAL_ADC_Start_DMA+0xc8>
 8001694:	4616      	mov	r6, r2
 8001696:	460f      	mov	r7, r1
 8001698:	4604      	mov	r4, r0
 800169a:	2301      	movs	r3, #1
 800169c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
      tmp_hal_status = ADC_Enable(hadc);
 80016a0:	f7ff fe64 	bl	800136c <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80016a4:	4605      	mov	r5, r0
 80016a6:	2800      	cmp	r0, #0
 80016a8:	d147      	bne.n	800173a <HAL_ADC_Start_DMA+0xba>
        ADC_STATE_CLR_SET(hadc->State,
 80016aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016ac:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80016b0:	f023 0301 	bic.w	r3, r3, #1
 80016b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016b8:	6423      	str	r3, [r4, #64]	; 0x40
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80016c0:	6423      	str	r3, [r4, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80016ca:	d005      	beq.n	80016d8 <HAL_ADC_Start_DMA+0x58>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80016cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016d6:	6423      	str	r3, [r4, #64]	; 0x40
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016da:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80016de:	d029      	beq.n	8001734 <HAL_ADC_Start_DMA+0xb4>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80016e0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016e2:	f023 0306 	bic.w	r3, r3, #6
 80016e6:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 80016e8:	2300      	movs	r3, #0
 80016ea:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016f0:	4a16      	ldr	r2, [pc, #88]	; (800174c <HAL_ADC_Start_DMA+0xcc>)
 80016f2:	629a      	str	r2, [r3, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016f6:	4a16      	ldr	r2, [pc, #88]	; (8001750 <HAL_ADC_Start_DMA+0xd0>)
 80016f8:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016fa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016fc:	4a15      	ldr	r2, [pc, #84]	; (8001754 <HAL_ADC_Start_DMA+0xd4>)
 80016fe:	631a      	str	r2, [r3, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001700:	6823      	ldr	r3, [r4, #0]
 8001702:	221c      	movs	r2, #28
 8001704:	601a      	str	r2, [r3, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001706:	6822      	ldr	r2, [r4, #0]
 8001708:	6853      	ldr	r3, [r2, #4]
 800170a:	f043 0310 	orr.w	r3, r3, #16
 800170e:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001710:	6822      	ldr	r2, [r4, #0]
 8001712:	68d3      	ldr	r3, [r2, #12]
 8001714:	f043 0301 	orr.w	r3, r3, #1
 8001718:	60d3      	str	r3, [r2, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800171a:	6821      	ldr	r1, [r4, #0]
 800171c:	4633      	mov	r3, r6
 800171e:	463a      	mov	r2, r7
 8001720:	3140      	adds	r1, #64	; 0x40
 8001722:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001724:	f000 fa98 	bl	8001c58 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001728:	6822      	ldr	r2, [r4, #0]
 800172a:	6893      	ldr	r3, [r2, #8]
 800172c:	f043 0304 	orr.w	r3, r3, #4
 8001730:	6093      	str	r3, [r2, #8]
 8001732:	e007      	b.n	8001744 <HAL_ADC_Start_DMA+0xc4>
          ADC_CLEAR_ERRORCODE(hadc);
 8001734:	2300      	movs	r3, #0
 8001736:	6463      	str	r3, [r4, #68]	; 0x44
 8001738:	e7d6      	b.n	80016e8 <HAL_ADC_Start_DMA+0x68>
        __HAL_UNLOCK(hadc);
 800173a:	2300      	movs	r3, #0
 800173c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001740:	e000      	b.n	8001744 <HAL_ADC_Start_DMA+0xc4>
    tmp_hal_status = HAL_BUSY;
 8001742:	2502      	movs	r5, #2
}
 8001744:	4628      	mov	r0, r5
 8001746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8001748:	2502      	movs	r5, #2
 800174a:	e7fb      	b.n	8001744 <HAL_ADC_Start_DMA+0xc4>
 800174c:	08001409 	.word	0x08001409
 8001750:	080013ff 	.word	0x080013ff
 8001754:	080013e5 	.word	0x080013e5

08001758 <HAL_ADC_Stop_DMA>:
{  
 8001758:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 800175a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800175e:	2b01      	cmp	r3, #1
 8001760:	d034      	beq.n	80017cc <HAL_ADC_Stop_DMA+0x74>
 8001762:	4604      	mov	r4, r0
 8001764:	2301      	movs	r3, #1
 8001766:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800176a:	216c      	movs	r1, #108	; 0x6c
 800176c:	f7ff fd92 	bl	8001294 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001770:	4605      	mov	r5, r0
 8001772:	b120      	cbz	r0, 800177e <HAL_ADC_Stop_DMA+0x26>
  __HAL_UNLOCK(hadc);
 8001774:	2300      	movs	r3, #0
 8001776:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 800177a:	4628      	mov	r0, r5
 800177c:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800177e:	6822      	ldr	r2, [r4, #0]
 8001780:	68d3      	ldr	r3, [r2, #12]
 8001782:	f023 0301 	bic.w	r3, r3, #1
 8001786:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8001788:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800178a:	f000 fa9f 	bl	8001ccc <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 800178e:	4605      	mov	r5, r0
 8001790:	b118      	cbz	r0, 800179a <HAL_ADC_Stop_DMA+0x42>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8001792:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001798:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800179a:	6822      	ldr	r2, [r4, #0]
 800179c:	6853      	ldr	r3, [r2, #4]
 800179e:	f023 0310 	bic.w	r3, r3, #16
 80017a2:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 80017a4:	b975      	cbnz	r5, 80017c4 <HAL_ADC_Stop_DMA+0x6c>
      tmp_hal_status = ADC_Disable(hadc);
 80017a6:	4620      	mov	r0, r4
 80017a8:	f7ff fd34 	bl	8001214 <ADC_Disable>
 80017ac:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_OK)
 80017ae:	2d00      	cmp	r5, #0
 80017b0:	d1e0      	bne.n	8001774 <HAL_ADC_Stop_DMA+0x1c>
      ADC_STATE_CLR_SET(hadc->State,
 80017b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80017b4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80017b8:	f023 0301 	bic.w	r3, r3, #1
 80017bc:	f043 0301 	orr.w	r3, r3, #1
 80017c0:	6423      	str	r3, [r4, #64]	; 0x40
 80017c2:	e7d7      	b.n	8001774 <HAL_ADC_Stop_DMA+0x1c>
      ADC_Disable(hadc);
 80017c4:	4620      	mov	r0, r4
 80017c6:	f7ff fd25 	bl	8001214 <ADC_Disable>
 80017ca:	e7f0      	b.n	80017ae <HAL_ADC_Stop_DMA+0x56>
  __HAL_LOCK(hadc);
 80017cc:	2502      	movs	r5, #2
 80017ce:	e7d4      	b.n	800177a <HAL_ADC_Stop_DMA+0x22>

080017d0 <HAL_ADC_ConfigChannel>:
{
 80017d0:	b430      	push	{r4, r5}
 80017d2:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 80017d4:	2200      	movs	r2, #0
 80017d6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80017d8:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80017dc:	2a01      	cmp	r2, #1
 80017de:	f000 818e 	beq.w	8001afe <HAL_ADC_ConfigChannel+0x32e>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2201      	movs	r2, #1
 80017e6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80017ea:	6800      	ldr	r0, [r0, #0]
 80017ec:	6882      	ldr	r2, [r0, #8]
 80017ee:	f012 0f04 	tst.w	r2, #4
 80017f2:	f040 8179 	bne.w	8001ae8 <HAL_ADC_ConfigChannel+0x318>
    if (sConfig->Rank < 5U)
 80017f6:	684a      	ldr	r2, [r1, #4]
 80017f8:	2a04      	cmp	r2, #4
 80017fa:	d831      	bhi.n	8001860 <HAL_ADC_ConfigChannel+0x90>
      MODIFY_REG(hadc->Instance->SQR1,
 80017fc:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80017fe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001802:	0055      	lsls	r5, r2, #1
 8001804:	221f      	movs	r2, #31
 8001806:	40aa      	lsls	r2, r5
 8001808:	ea24 0202 	bic.w	r2, r4, r2
 800180c:	680c      	ldr	r4, [r1, #0]
 800180e:	40ac      	lsls	r4, r5
 8001810:	4322      	orrs	r2, r4
 8001812:	6302      	str	r2, [r0, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001814:	6818      	ldr	r0, [r3, #0]
 8001816:	6882      	ldr	r2, [r0, #8]
 8001818:	f012 0f0c 	tst.w	r2, #12
 800181c:	d168      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x120>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800181e:	680a      	ldr	r2, [r1, #0]
 8001820:	2a09      	cmp	r2, #9
 8001822:	d94e      	bls.n	80018c2 <HAL_ADC_ConfigChannel+0xf2>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001824:	6984      	ldr	r4, [r0, #24]
 8001826:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800182a:	3a1e      	subs	r2, #30
 800182c:	2507      	movs	r5, #7
 800182e:	4095      	lsls	r5, r2
 8001830:	ea24 0405 	bic.w	r4, r4, r5
 8001834:	688d      	ldr	r5, [r1, #8]
 8001836:	fa05 f202 	lsl.w	r2, r5, r2
 800183a:	4322      	orrs	r2, r4
 800183c:	6182      	str	r2, [r0, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800183e:	6948      	ldr	r0, [r1, #20]
 8001840:	681c      	ldr	r4, [r3, #0]
 8001842:	68e2      	ldr	r2, [r4, #12]
 8001844:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8001848:	0052      	lsls	r2, r2, #1
 800184a:	fa00 f202 	lsl.w	r2, r0, r2
    switch (sConfig->OffsetNumber)
 800184e:	6908      	ldr	r0, [r1, #16]
 8001850:	3801      	subs	r0, #1
 8001852:	2803      	cmp	r0, #3
 8001854:	f200 808b 	bhi.w	800196e <HAL_ADC_ConfigChannel+0x19e>
 8001858:	e8df f000 	tbb	[pc, r0]
 800185c:	7e736840 	.word	0x7e736840
    else if (sConfig->Rank < 10U)
 8001860:	2a09      	cmp	r2, #9
 8001862:	d80e      	bhi.n	8001882 <HAL_ADC_ConfigChannel+0xb2>
      MODIFY_REG(hadc->Instance->SQR2,
 8001864:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001866:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800186a:	0055      	lsls	r5, r2, #1
 800186c:	3d1e      	subs	r5, #30
 800186e:	221f      	movs	r2, #31
 8001870:	40aa      	lsls	r2, r5
 8001872:	ea24 0202 	bic.w	r2, r4, r2
 8001876:	680c      	ldr	r4, [r1, #0]
 8001878:	fa04 f505 	lsl.w	r5, r4, r5
 800187c:	432a      	orrs	r2, r5
 800187e:	6342      	str	r2, [r0, #52]	; 0x34
 8001880:	e7c8      	b.n	8001814 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 8001882:	2a0e      	cmp	r2, #14
 8001884:	d80e      	bhi.n	80018a4 <HAL_ADC_ConfigChannel+0xd4>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001886:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001888:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800188c:	0055      	lsls	r5, r2, #1
 800188e:	3d3c      	subs	r5, #60	; 0x3c
 8001890:	221f      	movs	r2, #31
 8001892:	40aa      	lsls	r2, r5
 8001894:	ea24 0202 	bic.w	r2, r4, r2
 8001898:	680c      	ldr	r4, [r1, #0]
 800189a:	fa04 f505 	lsl.w	r5, r4, r5
 800189e:	432a      	orrs	r2, r5
 80018a0:	6382      	str	r2, [r0, #56]	; 0x38
 80018a2:	e7b7      	b.n	8001814 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80018a4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80018a6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018aa:	0055      	lsls	r5, r2, #1
 80018ac:	3d5a      	subs	r5, #90	; 0x5a
 80018ae:	221f      	movs	r2, #31
 80018b0:	40aa      	lsls	r2, r5
 80018b2:	ea24 0202 	bic.w	r2, r4, r2
 80018b6:	680c      	ldr	r4, [r1, #0]
 80018b8:	fa04 f505 	lsl.w	r5, r4, r5
 80018bc:	432a      	orrs	r2, r5
 80018be:	63c2      	str	r2, [r0, #60]	; 0x3c
 80018c0:	e7a8      	b.n	8001814 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80018c2:	6944      	ldr	r4, [r0, #20]
 80018c4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80018c8:	2507      	movs	r5, #7
 80018ca:	4095      	lsls	r5, r2
 80018cc:	ea24 0405 	bic.w	r4, r4, r5
 80018d0:	688d      	ldr	r5, [r1, #8]
 80018d2:	fa05 f202 	lsl.w	r2, r5, r2
 80018d6:	4322      	orrs	r2, r4
 80018d8:	6142      	str	r2, [r0, #20]
 80018da:	e7b0      	b.n	800183e <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80018dc:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80018de:	4d89      	ldr	r5, [pc, #548]	; (8001b04 <HAL_ADC_ConfigChannel+0x334>)
 80018e0:	4005      	ands	r5, r0
 80018e2:	6808      	ldr	r0, [r1, #0]
 80018e4:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 80018e8:	4315      	orrs	r5, r2
 80018ea:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 80018ee:	6625      	str	r5, [r4, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80018f0:	6818      	ldr	r0, [r3, #0]
 80018f2:	6882      	ldr	r2, [r0, #8]
 80018f4:	f002 0203 	and.w	r2, r2, #3
 80018f8:	2a01      	cmp	r2, #1
 80018fa:	d06b      	beq.n	80019d4 <HAL_ADC_ConfigChannel+0x204>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80018fc:	68ca      	ldr	r2, [r1, #12]
 80018fe:	2a01      	cmp	r2, #1
 8001900:	d06e      	beq.n	80019e0 <HAL_ADC_ConfigChannel+0x210>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001902:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8001906:	680d      	ldr	r5, [r1, #0]
 8001908:	2401      	movs	r4, #1
 800190a:	40ac      	lsls	r4, r5
 800190c:	ea22 0204 	bic.w	r2, r2, r4
 8001910:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001914:	680a      	ldr	r2, [r1, #0]
 8001916:	2a10      	cmp	r2, #16
 8001918:	f000 808b 	beq.w	8001a32 <HAL_ADC_ConfigChannel+0x262>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800191c:	2a11      	cmp	r2, #17
 800191e:	f000 809c 	beq.w	8001a5a <HAL_ADC_ConfigChannel+0x28a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001922:	2a12      	cmp	r2, #18
 8001924:	f000 809f 	beq.w	8001a66 <HAL_ADC_ConfigChannel+0x296>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001928:	2000      	movs	r0, #0
 800192a:	e0e2      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
      MODIFY_REG(hadc->Instance->OFR2               ,
 800192c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800192e:	4d75      	ldr	r5, [pc, #468]	; (8001b04 <HAL_ADC_ConfigChannel+0x334>)
 8001930:	4005      	ands	r5, r0
 8001932:	6808      	ldr	r0, [r1, #0]
 8001934:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 8001938:	4315      	orrs	r5, r2
 800193a:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 800193e:	6665      	str	r5, [r4, #100]	; 0x64
      break;
 8001940:	e7d6      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001942:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001944:	4d6f      	ldr	r5, [pc, #444]	; (8001b04 <HAL_ADC_ConfigChannel+0x334>)
 8001946:	4005      	ands	r5, r0
 8001948:	6808      	ldr	r0, [r1, #0]
 800194a:	ea42 6280 	orr.w	r2, r2, r0, lsl #26
 800194e:	4315      	orrs	r5, r2
 8001950:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001954:	66a5      	str	r5, [r4, #104]	; 0x68
      break;
 8001956:	e7cb      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x120>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001958:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800195a:	486a      	ldr	r0, [pc, #424]	; (8001b04 <HAL_ADC_ConfigChannel+0x334>)
 800195c:	4028      	ands	r0, r5
 800195e:	680d      	ldr	r5, [r1, #0]
 8001960:	ea42 6285 	orr.w	r2, r2, r5, lsl #26
 8001964:	4302      	orrs	r2, r0
 8001966:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800196a:	66e2      	str	r2, [r4, #108]	; 0x6c
      break;
 800196c:	e7c0      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x120>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800196e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8001970:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001974:	6808      	ldr	r0, [r1, #0]
 8001976:	ebb2 6f80 	cmp.w	r2, r0, lsl #26
 800197a:	d01c      	beq.n	80019b6 <HAL_ADC_ConfigChannel+0x1e6>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800197c:	6818      	ldr	r0, [r3, #0]
 800197e:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8001980:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001984:	680c      	ldr	r4, [r1, #0]
 8001986:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800198a:	d019      	beq.n	80019c0 <HAL_ADC_ConfigChannel+0x1f0>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800198c:	6818      	ldr	r0, [r3, #0]
 800198e:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8001990:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8001994:	680c      	ldr	r4, [r1, #0]
 8001996:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 800199a:	d016      	beq.n	80019ca <HAL_ADC_ConfigChannel+0x1fa>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800199c:	6818      	ldr	r0, [r3, #0]
 800199e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80019a0:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 80019a4:	680c      	ldr	r4, [r1, #0]
 80019a6:	ebb2 6f84 	cmp.w	r2, r4, lsl #26
 80019aa:	d1a1      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80019ac:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 80019ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019b2:	66c2      	str	r2, [r0, #108]	; 0x6c
 80019b4:	e79c      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x120>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80019b6:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80019b8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019bc:	6622      	str	r2, [r4, #96]	; 0x60
 80019be:	e7dd      	b.n	800197c <HAL_ADC_ConfigChannel+0x1ac>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80019c0:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80019c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019c6:	6642      	str	r2, [r0, #100]	; 0x64
 80019c8:	e7e0      	b.n	800198c <HAL_ADC_ConfigChannel+0x1bc>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80019ca:	6e82      	ldr	r2, [r0, #104]	; 0x68
 80019cc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80019d0:	6682      	str	r2, [r0, #104]	; 0x68
 80019d2:	e7e3      	b.n	800199c <HAL_ADC_ConfigChannel+0x1cc>
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019d4:	6802      	ldr	r2, [r0, #0]
 80019d6:	f012 0f01 	tst.w	r2, #1
 80019da:	d08f      	beq.n	80018fc <HAL_ADC_ConfigChannel+0x12c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019dc:	2000      	movs	r0, #0
 80019de:	e088      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80019e0:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 80019e4:	680d      	ldr	r5, [r1, #0]
 80019e6:	2401      	movs	r4, #1
 80019e8:	40ac      	lsls	r4, r5
 80019ea:	4322      	orrs	r2, r4
 80019ec:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80019f0:	680a      	ldr	r2, [r1, #0]
 80019f2:	2a09      	cmp	r2, #9
 80019f4:	d90e      	bls.n	8001a14 <HAL_ADC_ConfigChannel+0x244>
        MODIFY_REG(hadc->Instance->SMPR2,
 80019f6:	681d      	ldr	r5, [r3, #0]
 80019f8:	69a8      	ldr	r0, [r5, #24]
 80019fa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019fe:	3a1b      	subs	r2, #27
 8001a00:	2407      	movs	r4, #7
 8001a02:	4094      	lsls	r4, r2
 8001a04:	ea20 0004 	bic.w	r0, r0, r4
 8001a08:	688c      	ldr	r4, [r1, #8]
 8001a0a:	fa04 f202 	lsl.w	r2, r4, r2
 8001a0e:	4302      	orrs	r2, r0
 8001a10:	61aa      	str	r2, [r5, #24]
 8001a12:	e77f      	b.n	8001914 <HAL_ADC_ConfigChannel+0x144>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001a14:	681d      	ldr	r5, [r3, #0]
 8001a16:	6968      	ldr	r0, [r5, #20]
 8001a18:	3201      	adds	r2, #1
 8001a1a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001a1e:	2407      	movs	r4, #7
 8001a20:	4094      	lsls	r4, r2
 8001a22:	ea20 0004 	bic.w	r0, r0, r4
 8001a26:	688c      	ldr	r4, [r1, #8]
 8001a28:	fa04 f202 	lsl.w	r2, r4, r2
 8001a2c:	4302      	orrs	r2, r0
 8001a2e:	616a      	str	r2, [r5, #20]
 8001a30:	e770      	b.n	8001914 <HAL_ADC_ConfigChannel+0x144>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001a32:	4935      	ldr	r1, [pc, #212]	; (8001b08 <HAL_ADC_ConfigChannel+0x338>)
 8001a34:	6889      	ldr	r1, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a36:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8001a3a:	f47f af6f 	bne.w	800191c <HAL_ADC_ConfigChannel+0x14c>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001a3e:	6818      	ldr	r0, [r3, #0]
 8001a40:	6881      	ldr	r1, [r0, #8]
 8001a42:	f001 0103 	and.w	r1, r1, #3
 8001a46:	2901      	cmp	r1, #1
 8001a48:	d014      	beq.n	8001a74 <HAL_ADC_ConfigChannel+0x2a4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a4a:	2a10      	cmp	r2, #16
 8001a4c:	d01c      	beq.n	8001a88 <HAL_ADC_ConfigChannel+0x2b8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001a4e:	2a11      	cmp	r2, #17
 8001a50:	d039      	beq.n	8001ac6 <HAL_ADC_ConfigChannel+0x2f6>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001a52:	2a12      	cmp	r2, #18
 8001a54:	d041      	beq.n	8001ada <HAL_ADC_ConfigChannel+0x30a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a56:	2000      	movs	r0, #0
 8001a58:	e04b      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001a5a:	492b      	ldr	r1, [pc, #172]	; (8001b08 <HAL_ADC_ConfigChannel+0x338>)
 8001a5c:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001a5e:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8001a62:	d0ec      	beq.n	8001a3e <HAL_ADC_ConfigChannel+0x26e>
 8001a64:	e75d      	b.n	8001922 <HAL_ADC_ConfigChannel+0x152>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001a66:	4928      	ldr	r1, [pc, #160]	; (8001b08 <HAL_ADC_ConfigChannel+0x338>)
 8001a68:	6889      	ldr	r1, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001a6a:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8001a6e:	d0e6      	beq.n	8001a3e <HAL_ADC_ConfigChannel+0x26e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a70:	2000      	movs	r0, #0
 8001a72:	e03e      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001a74:	6801      	ldr	r1, [r0, #0]
 8001a76:	f011 0f01 	tst.w	r1, #1
 8001a7a:	d0e6      	beq.n	8001a4a <HAL_ADC_ConfigChannel+0x27a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a7e:	f042 0220 	orr.w	r2, r2, #32
 8001a82:	641a      	str	r2, [r3, #64]	; 0x40
        tmp_hal_status = HAL_ERROR;
 8001a84:	2001      	movs	r0, #1
 8001a86:	e034      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001a88:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001a8c:	d1df      	bne.n	8001a4e <HAL_ADC_ConfigChannel+0x27e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001a8e:	491e      	ldr	r1, [pc, #120]	; (8001b08 <HAL_ADC_ConfigChannel+0x338>)
 8001a90:	688a      	ldr	r2, [r1, #8]
 8001a92:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001a96:	608a      	str	r2, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a98:	4a1c      	ldr	r2, [pc, #112]	; (8001b0c <HAL_ADC_ConfigChannel+0x33c>)
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	f1a1 614e 	sub.w	r1, r1, #216006656	; 0xce00000
 8001aa0:	f5a1 2184 	sub.w	r1, r1, #270336	; 0x42000
 8001aa4:	f2a1 417d 	subw	r1, r1, #1149	; 0x47d
 8001aa8:	fba1 1202 	umull	r1, r2, r1, r2
 8001aac:	0c92      	lsrs	r2, r2, #18
 8001aae:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001ab2:	0051      	lsls	r1, r2, #1
 8001ab4:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8001ab6:	9a01      	ldr	r2, [sp, #4]
 8001ab8:	b11a      	cbz	r2, 8001ac2 <HAL_ADC_ConfigChannel+0x2f2>
            wait_loop_index--;
 8001aba:	9a01      	ldr	r2, [sp, #4]
 8001abc:	3a01      	subs	r2, #1
 8001abe:	9201      	str	r2, [sp, #4]
 8001ac0:	e7f9      	b.n	8001ab6 <HAL_ADC_ConfigChannel+0x2e6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	e015      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001ac6:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001aca:	d1c2      	bne.n	8001a52 <HAL_ADC_ConfigChannel+0x282>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001acc:	490e      	ldr	r1, [pc, #56]	; (8001b08 <HAL_ADC_ConfigChannel+0x338>)
 8001ace:	688a      	ldr	r2, [r1, #8]
 8001ad0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001ad4:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ad6:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001ad8:	e00b      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001ada:	490b      	ldr	r1, [pc, #44]	; (8001b08 <HAL_ADC_ConfigChannel+0x338>)
 8001adc:	688a      	ldr	r2, [r1, #8]
 8001ade:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001ae2:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	e004      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x322>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ae8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001aea:	f042 0220 	orr.w	r2, r2, #32
 8001aee:	641a      	str	r2, [r3, #64]	; 0x40
    tmp_hal_status = HAL_ERROR;
 8001af0:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8001af8:	b002      	add	sp, #8
 8001afa:	bc30      	pop	{r4, r5}
 8001afc:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8001afe:	2002      	movs	r0, #2
 8001b00:	e7fa      	b.n	8001af8 <HAL_ADC_ConfigChannel+0x328>
 8001b02:	bf00      	nop
 8001b04:	83fff000 	.word	0x83fff000
 8001b08:	50000300 	.word	0x50000300
 8001b0c:	20000000 	.word	0x20000000

08001b10 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b10:	4a07      	ldr	r2, [pc, #28]	; (8001b30 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b12:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b14:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b18:	041b      	lsls	r3, r3, #16
 8001b1a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b1c:	0200      	lsls	r0, r0, #8
 8001b1e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b22:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001b24:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001b28:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001b2c:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00

08001b34 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b34:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b36:	4b17      	ldr	r3, [pc, #92]	; (8001b94 <HAL_NVIC_SetPriority+0x60>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b3e:	f1c3 0407 	rsb	r4, r3, #7
 8001b42:	2c04      	cmp	r4, #4
 8001b44:	bf28      	it	cs
 8001b46:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b48:	1d1d      	adds	r5, r3, #4
 8001b4a:	2d06      	cmp	r5, #6
 8001b4c:	d918      	bls.n	8001b80 <HAL_NVIC_SetPriority+0x4c>
 8001b4e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b50:	f04f 35ff 	mov.w	r5, #4294967295
 8001b54:	fa05 f404 	lsl.w	r4, r5, r4
 8001b58:	ea21 0104 	bic.w	r1, r1, r4
 8001b5c:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b5e:	fa05 f303 	lsl.w	r3, r5, r3
 8001b62:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b66:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001b68:	2800      	cmp	r0, #0
 8001b6a:	db0b      	blt.n	8001b84 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6c:	0109      	lsls	r1, r1, #4
 8001b6e:	b2c9      	uxtb	r1, r1
 8001b70:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001b74:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001b78:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001b7c:	bc30      	pop	{r4, r5}
 8001b7e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b80:	2300      	movs	r3, #0
 8001b82:	e7e5      	b.n	8001b50 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b84:	f000 000f 	and.w	r0, r0, #15
 8001b88:	0109      	lsls	r1, r1, #4
 8001b8a:	b2c9      	uxtb	r1, r1
 8001b8c:	4b02      	ldr	r3, [pc, #8]	; (8001b98 <HAL_NVIC_SetPriority+0x64>)
 8001b8e:	5419      	strb	r1, [r3, r0]
 8001b90:	e7f4      	b.n	8001b7c <HAL_NVIC_SetPriority+0x48>
 8001b92:	bf00      	nop
 8001b94:	e000ed00 	.word	0xe000ed00
 8001b98:	e000ed14 	.word	0xe000ed14

08001b9c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001b9c:	2800      	cmp	r0, #0
 8001b9e:	db07      	blt.n	8001bb0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ba0:	f000 021f 	and.w	r2, r0, #31
 8001ba4:	0940      	lsrs	r0, r0, #5
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	4093      	lsls	r3, r2
 8001baa:	4a02      	ldr	r2, [pc, #8]	; (8001bb4 <HAL_NVIC_EnableIRQ+0x18>)
 8001bac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	e000e100 	.word	0xe000e100

08001bb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001bb8:	b470      	push	{r4, r5, r6}
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001bba:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8001bbc:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8001bbe:	2401      	movs	r4, #1
 8001bc0:	40b4      	lsls	r4, r6
 8001bc2:	606c      	str	r4, [r5, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bc4:	6804      	ldr	r4, [r0, #0]
 8001bc6:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bc8:	6843      	ldr	r3, [r0, #4]
 8001bca:	2b10      	cmp	r3, #16
 8001bcc:	d005      	beq.n	8001bda <DMA_SetConfig+0x22>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001bce:	6803      	ldr	r3, [r0, #0]
 8001bd0:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001bd2:	6803      	ldr	r3, [r0, #0]
 8001bd4:	60da      	str	r2, [r3, #12]
  }
}
 8001bd6:	bc70      	pop	{r4, r5, r6}
 8001bd8:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001bda:	6803      	ldr	r3, [r0, #0]
 8001bdc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001bde:	6803      	ldr	r3, [r0, #0]
 8001be0:	60d9      	str	r1, [r3, #12]
 8001be2:	e7f8      	b.n	8001bd6 <DMA_SetConfig+0x1e>

08001be4 <DMA_CalcBaseAndBitshift>:
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001be4:	6802      	ldr	r2, [r0, #0]
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <DMA_CalcBaseAndBitshift+0x18>)
 8001be8:	4413      	add	r3, r2
 8001bea:	4a05      	ldr	r2, [pc, #20]	; (8001c00 <DMA_CalcBaseAndBitshift+0x1c>)
 8001bec:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf0:	091b      	lsrs	r3, r3, #4
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001bf6:	4b03      	ldr	r3, [pc, #12]	; (8001c04 <DMA_CalcBaseAndBitshift+0x20>)
 8001bf8:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif
}
 8001bfa:	4770      	bx	lr
 8001bfc:	bffdfff8 	.word	0xbffdfff8
 8001c00:	cccccccd 	.word	0xcccccccd
 8001c04:	40020000 	.word	0x40020000

08001c08 <HAL_DMA_Init>:
  if(NULL == hdma)
 8001c08:	b320      	cbz	r0, 8001c54 <HAL_DMA_Init+0x4c>
{ 
 8001c0a:	b510      	push	{r4, lr}
 8001c0c:	4604      	mov	r4, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001c14:	6801      	ldr	r1, [r0, #0]
 8001c16:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c18:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001c1c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001c20:	6843      	ldr	r3, [r0, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c22:	6880      	ldr	r0, [r0, #8]
  tmp |=  hdma->Init.Direction        |
 8001c24:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c26:	68e0      	ldr	r0, [r4, #12]
 8001c28:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2a:	6920      	ldr	r0, [r4, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c2c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2e:	6960      	ldr	r0, [r4, #20]
 8001c30:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c32:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c34:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c36:	69e0      	ldr	r0, [r4, #28]
 8001c38:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001c3a:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8001c3c:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 8001c3e:	4620      	mov	r0, r4
 8001c40:	f7ff ffd0 	bl	8001be4 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c44:	2000      	movs	r0, #0
 8001c46:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001c4e:	f884 0020 	strb.w	r0, [r4, #32]
}  
 8001c52:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001c54:	2001      	movs	r0, #1
}  
 8001c56:	4770      	bx	lr

08001c58 <HAL_DMA_Start_IT>:
{
 8001c58:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 8001c5a:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001c5e:	2c01      	cmp	r4, #1
 8001c60:	d032      	beq.n	8001cc8 <HAL_DMA_Start_IT+0x70>
 8001c62:	2401      	movs	r4, #1
 8001c64:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001c68:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8001c6c:	2c01      	cmp	r4, #1
 8001c6e:	d004      	beq.n	8001c7a <HAL_DMA_Start_IT+0x22>
    __HAL_UNLOCK(hdma); 
 8001c70:	2300      	movs	r3, #0
 8001c72:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 8001c76:	2002      	movs	r0, #2
} 
 8001c78:	bd38      	pop	{r3, r4, r5, pc}
 8001c7a:	4604      	mov	r4, r0
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001c7c:	2002      	movs	r0, #2
 8001c7e:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c82:	2000      	movs	r0, #0
 8001c84:	63a0      	str	r0, [r4, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001c86:	6825      	ldr	r5, [r4, #0]
 8001c88:	6828      	ldr	r0, [r5, #0]
 8001c8a:	f020 0001 	bic.w	r0, r0, #1
 8001c8e:	6028      	str	r0, [r5, #0]
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001c90:	4620      	mov	r0, r4
 8001c92:	f7ff ff91 	bl	8001bb8 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 8001c96:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001c98:	b15b      	cbz	r3, 8001cb2 <HAL_DMA_Start_IT+0x5a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001c9a:	6822      	ldr	r2, [r4, #0]
 8001c9c:	6813      	ldr	r3, [r2, #0]
 8001c9e:	f043 030e 	orr.w	r3, r3, #14
 8001ca2:	6013      	str	r3, [r2, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001ca4:	6822      	ldr	r2, [r4, #0]
 8001ca6:	6813      	ldr	r3, [r2, #0]
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6013      	str	r3, [r2, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001cae:	2000      	movs	r0, #0
 8001cb0:	e7e2      	b.n	8001c78 <HAL_DMA_Start_IT+0x20>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001cb2:	6822      	ldr	r2, [r4, #0]
 8001cb4:	6813      	ldr	r3, [r2, #0]
 8001cb6:	f043 030a 	orr.w	r3, r3, #10
 8001cba:	6013      	str	r3, [r2, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001cbc:	6822      	ldr	r2, [r4, #0]
 8001cbe:	6813      	ldr	r3, [r2, #0]
 8001cc0:	f023 0304 	bic.w	r3, r3, #4
 8001cc4:	6013      	str	r3, [r2, #0]
 8001cc6:	e7ed      	b.n	8001ca4 <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 8001cc8:	2002      	movs	r0, #2
 8001cca:	e7d5      	b.n	8001c78 <HAL_DMA_Start_IT+0x20>

08001ccc <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ccc:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d006      	beq.n	8001ce2 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cd4:	2304      	movs	r3, #4
 8001cd6:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8001cde:	2001      	movs	r0, #1
 8001ce0:	4770      	bx	lr
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ce2:	6802      	ldr	r2, [r0, #0]
 8001ce4:	6813      	ldr	r3, [r2, #0]
 8001ce6:	f023 030e 	bic.w	r3, r3, #14
 8001cea:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cec:	6802      	ldr	r2, [r0, #0]
 8001cee:	6813      	ldr	r3, [r2, #0]
 8001cf0:	f023 0301 	bic.w	r3, r3, #1
 8001cf4:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001cf6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001cf8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY; 
 8001d02:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);
 8001d06:	2300      	movs	r3, #0
 8001d08:	f880 3020 	strb.w	r3, [r0, #32]
  return HAL_OK;
 8001d0c:	4618      	mov	r0, r3
}
 8001d0e:	4770      	bx	lr

08001d10 <HAL_DMA_Abort_IT>:
{  
 8001d10:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d12:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d003      	beq.n	8001d22 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d1a:	2304      	movs	r3, #4
 8001d1c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001d1e:	2001      	movs	r0, #1
}
 8001d20:	bd08      	pop	{r3, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d22:	6802      	ldr	r2, [r0, #0]
 8001d24:	6813      	ldr	r3, [r2, #0]
 8001d26:	f023 030e 	bic.w	r3, r3, #14
 8001d2a:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d2c:	6802      	ldr	r2, [r0, #0]
 8001d2e:	6813      	ldr	r3, [r2, #0]
 8001d30:	f023 0301 	bic.w	r3, r3, #1
 8001d34:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001d36:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001d38:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	604b      	str	r3, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001d42:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8001d46:	2300      	movs	r3, #0
 8001d48:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001d4c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d4e:	b113      	cbz	r3, 8001d56 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 8001d50:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001d52:	2000      	movs	r0, #0
 8001d54:	e7e4      	b.n	8001d20 <HAL_DMA_Abort_IT+0x10>
 8001d56:	2000      	movs	r0, #0
 8001d58:	e7e2      	b.n	8001d20 <HAL_DMA_Abort_IT+0x10>

08001d5a <HAL_DMA_IRQHandler>:
{
 8001d5a:	b538      	push	{r3, r4, r5, lr}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001d5c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001d5e:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001d60:	6804      	ldr	r4, [r0, #0]
 8001d62:	6825      	ldr	r5, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001d64:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d66:	2304      	movs	r3, #4
 8001d68:	408b      	lsls	r3, r1
 8001d6a:	4213      	tst	r3, r2
 8001d6c:	d013      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x3c>
 8001d6e:	f015 0f04 	tst.w	r5, #4
 8001d72:	d010      	beq.n	8001d96 <HAL_DMA_IRQHandler+0x3c>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d74:	6823      	ldr	r3, [r4, #0]
 8001d76:	f013 0f20 	tst.w	r3, #32
 8001d7a:	d103      	bne.n	8001d84 <HAL_DMA_IRQHandler+0x2a>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	f023 0304 	bic.w	r3, r3, #4
 8001d82:	6023      	str	r3, [r4, #0]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001d84:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001d86:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001d88:	2304      	movs	r3, #4
 8001d8a:	408b      	lsls	r3, r1
 8001d8c:	6053      	str	r3, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001d8e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001d90:	b103      	cbz	r3, 8001d94 <HAL_DMA_IRQHandler+0x3a>
  		hdma->XferHalfCpltCallback(hdma);
 8001d92:	4798      	blx	r3
}  
 8001d94:	bd38      	pop	{r3, r4, r5, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001d96:	2302      	movs	r3, #2
 8001d98:	408b      	lsls	r3, r1
 8001d9a:	4213      	tst	r3, r2
 8001d9c:	d01a      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x7a>
 8001d9e:	f015 0f02 	tst.w	r5, #2
 8001da2:	d017      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x7a>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001da4:	6823      	ldr	r3, [r4, #0]
 8001da6:	f013 0f20 	tst.w	r3, #32
 8001daa:	d106      	bne.n	8001dba <HAL_DMA_IRQHandler+0x60>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001dac:	6823      	ldr	r3, [r4, #0]
 8001dae:	f023 030a 	bic.w	r3, r3, #10
 8001db2:	6023      	str	r3, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001db4:	2301      	movs	r3, #1
 8001db6:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001dba:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001dbc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	408b      	lsls	r3, r1
 8001dc2:	6053      	str	r3, [r2, #4]
  	__HAL_UNLOCK(hdma);
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001dca:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0e1      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3a>
  		hdma->XferCpltCallback(hdma);
 8001dd0:	4798      	blx	r3
 8001dd2:	e7df      	b.n	8001d94 <HAL_DMA_IRQHandler+0x3a>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	fa03 f101 	lsl.w	r1, r3, r1
 8001dda:	4211      	tst	r1, r2
 8001ddc:	d0da      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3a>
 8001dde:	f015 0f08 	tst.w	r5, #8
 8001de2:	d0d7      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3a>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001de4:	6823      	ldr	r3, [r4, #0]
 8001de6:	f023 030e 	bic.w	r3, r3, #14
 8001dea:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001dec:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001dee:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001df0:	2301      	movs	r3, #1
 8001df2:	fa03 f202 	lsl.w	r2, r3, r2
 8001df6:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001df8:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001dfa:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001dfe:	2300      	movs	r3, #0
 8001e00:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001e04:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d0c4      	beq.n	8001d94 <HAL_DMA_IRQHandler+0x3a>
    	hdma->XferErrorCallback(hdma);
 8001e0a:	4798      	blx	r3
}  
 8001e0c:	e7c2      	b.n	8001d94 <HAL_DMA_IRQHandler+0x3a>
	...

08001e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e10:	b4f0      	push	{r4, r5, r6, r7}
 8001e12:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
 8001e14:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e16:	e036      	b.n	8001e86 <HAL_GPIO_Init+0x76>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e18:	2403      	movs	r4, #3
 8001e1a:	e000      	b.n	8001e1e <HAL_GPIO_Init+0xe>
 8001e1c:	2400      	movs	r4, #0
 8001e1e:	40b4      	lsls	r4, r6
 8001e20:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e22:	3502      	adds	r5, #2
 8001e24:	4e58      	ldr	r6, [pc, #352]	; (8001f88 <HAL_GPIO_Init+0x178>)
 8001e26:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e2a:	4c58      	ldr	r4, [pc, #352]	; (8001f8c <HAL_GPIO_Init+0x17c>)
 8001e2c:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001e2e:	43d4      	mvns	r4, r2
 8001e30:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e34:	684f      	ldr	r7, [r1, #4]
 8001e36:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001e3a:	d001      	beq.n	8001e40 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8001e3c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8001e40:	4d52      	ldr	r5, [pc, #328]	; (8001f8c <HAL_GPIO_Init+0x17c>)
 8001e42:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001e44:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8001e46:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e4a:	684f      	ldr	r7, [r1, #4]
 8001e4c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001e50:	d001      	beq.n	8001e56 <HAL_GPIO_Init+0x46>
        {
          temp |= iocurrent;
 8001e52:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 8001e56:	4d4d      	ldr	r5, [pc, #308]	; (8001f8c <HAL_GPIO_Init+0x17c>)
 8001e58:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e5a:	68ad      	ldr	r5, [r5, #8]
        temp &= ~(iocurrent);
 8001e5c:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e60:	684f      	ldr	r7, [r1, #4]
 8001e62:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001e66:	d001      	beq.n	8001e6c <HAL_GPIO_Init+0x5c>
        {
          temp |= iocurrent;
 8001e68:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 8001e6c:	4d47      	ldr	r5, [pc, #284]	; (8001f8c <HAL_GPIO_Init+0x17c>)
 8001e6e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8001e70:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8001e72:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e74:	684e      	ldr	r6, [r1, #4]
 8001e76:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001e7a:	d001      	beq.n	8001e80 <HAL_GPIO_Init+0x70>
        {
          temp |= iocurrent;
 8001e7c:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 8001e80:	4a42      	ldr	r2, [pc, #264]	; (8001f8c <HAL_GPIO_Init+0x17c>)
 8001e82:	60d4      	str	r4, [r2, #12]
      }
    }

    position++;
 8001e84:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e86:	680a      	ldr	r2, [r1, #0]
 8001e88:	fa32 f403 	lsrs.w	r4, r2, r3
 8001e8c:	d078      	beq.n	8001f80 <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e8e:	2401      	movs	r4, #1
 8001e90:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8001e92:	4022      	ands	r2, r4
 8001e94:	d0f6      	beq.n	8001e84 <HAL_GPIO_Init+0x74>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001e96:	684d      	ldr	r5, [r1, #4]
 8001e98:	2d02      	cmp	r5, #2
 8001e9a:	d001      	beq.n	8001ea0 <HAL_GPIO_Init+0x90>
 8001e9c:	2d12      	cmp	r5, #18
 8001e9e:	d110      	bne.n	8001ec2 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3u];
 8001ea0:	08de      	lsrs	r6, r3, #3
 8001ea2:	3608      	adds	r6, #8
 8001ea4:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ea8:	f003 0507 	and.w	r5, r3, #7
 8001eac:	00af      	lsls	r7, r5, #2
 8001eae:	250f      	movs	r5, #15
 8001eb0:	40bd      	lsls	r5, r7
 8001eb2:	ea2c 0c05 	bic.w	ip, ip, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eb6:	690d      	ldr	r5, [r1, #16]
 8001eb8:	40bd      	lsls	r5, r7
 8001eba:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001ebe:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8001ec2:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001ec4:	005f      	lsls	r7, r3, #1
 8001ec6:	2503      	movs	r5, #3
 8001ec8:	40bd      	lsls	r5, r7
 8001eca:	43ed      	mvns	r5, r5
 8001ecc:	ea05 0c06 	and.w	ip, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ed0:	684e      	ldr	r6, [r1, #4]
 8001ed2:	f006 0603 	and.w	r6, r6, #3
 8001ed6:	40be      	lsls	r6, r7
 8001ed8:	ea46 060c 	orr.w	r6, r6, ip
      GPIOx->MODER = temp;
 8001edc:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ede:	684e      	ldr	r6, [r1, #4]
 8001ee0:	f106 3cff 	add.w	ip, r6, #4294967295
 8001ee4:	f1bc 0f01 	cmp.w	ip, #1
 8001ee8:	d903      	bls.n	8001ef2 <HAL_GPIO_Init+0xe2>
 8001eea:	2e11      	cmp	r6, #17
 8001eec:	d001      	beq.n	8001ef2 <HAL_GPIO_Init+0xe2>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001eee:	2e12      	cmp	r6, #18
 8001ef0:	d110      	bne.n	8001f14 <HAL_GPIO_Init+0x104>
        temp = GPIOx->OSPEEDR;
 8001ef2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001ef4:	ea05 0c06 	and.w	ip, r5, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ef8:	68ce      	ldr	r6, [r1, #12]
 8001efa:	40be      	lsls	r6, r7
 8001efc:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 8001f00:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001f02:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f04:	ea26 0404 	bic.w	r4, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001f08:	684e      	ldr	r6, [r1, #4]
 8001f0a:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8001f0e:	409e      	lsls	r6, r3
 8001f10:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8001f12:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001f14:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f16:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f18:	688c      	ldr	r4, [r1, #8]
 8001f1a:	40bc      	lsls	r4, r7
 8001f1c:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001f1e:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f20:	684c      	ldr	r4, [r1, #4]
 8001f22:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8001f26:	d0ad      	beq.n	8001e84 <HAL_GPIO_Init+0x74>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f28:	4c19      	ldr	r4, [pc, #100]	; (8001f90 <HAL_GPIO_Init+0x180>)
 8001f2a:	69a5      	ldr	r5, [r4, #24]
 8001f2c:	f045 0501 	orr.w	r5, r5, #1
 8001f30:	61a5      	str	r5, [r4, #24]
 8001f32:	69a4      	ldr	r4, [r4, #24]
 8001f34:	f004 0401 	and.w	r4, r4, #1
 8001f38:	9401      	str	r4, [sp, #4]
 8001f3a:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001f3c:	089d      	lsrs	r5, r3, #2
 8001f3e:	1cae      	adds	r6, r5, #2
 8001f40:	4c11      	ldr	r4, [pc, #68]	; (8001f88 <HAL_GPIO_Init+0x178>)
 8001f42:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f46:	f003 0403 	and.w	r4, r3, #3
 8001f4a:	00a6      	lsls	r6, r4, #2
 8001f4c:	240f      	movs	r4, #15
 8001f4e:	40b4      	lsls	r4, r6
 8001f50:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f54:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8001f58:	f43f af60 	beq.w	8001e1c <HAL_GPIO_Init+0xc>
 8001f5c:	4c0d      	ldr	r4, [pc, #52]	; (8001f94 <HAL_GPIO_Init+0x184>)
 8001f5e:	42a0      	cmp	r0, r4
 8001f60:	d00a      	beq.n	8001f78 <HAL_GPIO_Init+0x168>
 8001f62:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f66:	42a0      	cmp	r0, r4
 8001f68:	d008      	beq.n	8001f7c <HAL_GPIO_Init+0x16c>
 8001f6a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8001f6e:	42a0      	cmp	r0, r4
 8001f70:	f43f af52 	beq.w	8001e18 <HAL_GPIO_Init+0x8>
 8001f74:	2405      	movs	r4, #5
 8001f76:	e752      	b.n	8001e1e <HAL_GPIO_Init+0xe>
 8001f78:	2401      	movs	r4, #1
 8001f7a:	e750      	b.n	8001e1e <HAL_GPIO_Init+0xe>
 8001f7c:	2402      	movs	r4, #2
 8001f7e:	e74e      	b.n	8001e1e <HAL_GPIO_Init+0xe>
  }
}
 8001f80:	b002      	add	sp, #8
 8001f82:	bcf0      	pop	{r4, r5, r6, r7}
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	40010000 	.word	0x40010000
 8001f8c:	40010400 	.word	0x40010400
 8001f90:	40021000 	.word	0x40021000
 8001f94:	48000400 	.word	0x48000400

08001f98 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f98:	b90a      	cbnz	r2, 8001f9e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f9a:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8001f9c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f9e:	6181      	str	r1, [r0, #24]
 8001fa0:	4770      	bx	lr

08001fa2 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001fa2:	6803      	ldr	r3, [r0, #0]
 8001fa4:	699a      	ldr	r2, [r3, #24]
 8001fa6:	f012 0f02 	tst.w	r2, #2
 8001faa:	d001      	beq.n	8001fb0 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001fac:	2200      	movs	r2, #0
 8001fae:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fb0:	6803      	ldr	r3, [r0, #0]
 8001fb2:	699a      	ldr	r2, [r3, #24]
 8001fb4:	f012 0f01 	tst.w	r2, #1
 8001fb8:	d103      	bne.n	8001fc2 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001fba:	699a      	ldr	r2, [r3, #24]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	619a      	str	r2, [r3, #24]
  }
}
 8001fc2:	4770      	bx	lr

08001fc4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001fc4:	b470      	push	{r4, r5, r6}
 8001fc6:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001fc8:	6805      	ldr	r5, [r0, #0]
 8001fca:	6868      	ldr	r0, [r5, #4]
 8001fcc:	0d74      	lsrs	r4, r6, #21
 8001fce:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001fd2:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001fd6:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8001fda:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8001fde:	f044 0403 	orr.w	r4, r4, #3
 8001fe2:	ea20 0004 	bic.w	r0, r0, r4
 8001fe6:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001fea:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001fee:	4319      	orrs	r1, r3
 8001ff0:	4331      	orrs	r1, r6
 8001ff2:	4301      	orrs	r1, r0
 8001ff4:	6069      	str	r1, [r5, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001ff6:	bc70      	pop	{r4, r5, r6}
 8001ff8:	4770      	bx	lr
	...

08001ffc <I2C_Enable_IRQ>:
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8001ffc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001ffe:	4a1d      	ldr	r2, [pc, #116]	; (8002074 <I2C_Enable_IRQ+0x78>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d017      	beq.n	8002034 <I2C_Enable_IRQ+0x38>
 8002004:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <I2C_Enable_IRQ+0x7c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d014      	beq.n	8002034 <I2C_Enable_IRQ+0x38>
      tmpisr |= I2C_IT_TCI;
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800200a:	f011 0f04 	tst.w	r1, #4
 800200e:	d12f      	bne.n	8002070 <I2C_Enable_IRQ+0x74>
  uint32_t tmpisr = 0U;
 8002010:	2300      	movs	r3, #0
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002012:	f011 0f01 	tst.w	r1, #1
 8002016:	d001      	beq.n	800201c <I2C_Enable_IRQ+0x20>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8002018:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800201c:	f011 0f02 	tst.w	r1, #2
 8002020:	d001      	beq.n	8002026 <I2C_Enable_IRQ+0x2a>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8002022:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }

    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8002026:	f001 0112 	and.w	r1, r1, #18
 800202a:	2912      	cmp	r1, #18
 800202c:	d110      	bne.n	8002050 <I2C_Enable_IRQ+0x54>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800202e:	f043 0320 	orr.w	r3, r3, #32
 8002032:	e00d      	b.n	8002050 <I2C_Enable_IRQ+0x54>
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002034:	f011 0f04 	tst.w	r1, #4
 8002038:	d10f      	bne.n	800205a <I2C_Enable_IRQ+0x5e>
  uint32_t tmpisr = 0U;
 800203a:	2300      	movs	r3, #0
    if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 800203c:	f001 0211 	and.w	r2, r1, #17
 8002040:	2a11      	cmp	r2, #17
 8002042:	d00c      	beq.n	800205e <I2C_Enable_IRQ+0x62>
 8002044:	f001 0112 	and.w	r1, r1, #18
    if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 8002048:	2912      	cmp	r1, #18
 800204a:	d00b      	beq.n	8002064 <I2C_Enable_IRQ+0x68>
    if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 800204c:	2912      	cmp	r1, #18
 800204e:	d00c      	beq.n	800206a <I2C_Enable_IRQ+0x6e>
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002050:	6801      	ldr	r1, [r0, #0]
 8002052:	680a      	ldr	r2, [r1, #0]
 8002054:	4313      	orrs	r3, r2
 8002056:	600b      	str	r3, [r1, #0]
}
 8002058:	4770      	bx	lr
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800205a:	23b8      	movs	r3, #184	; 0xb8
 800205c:	e7ee      	b.n	800203c <I2C_Enable_IRQ+0x40>
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800205e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002062:	e7ef      	b.n	8002044 <I2C_Enable_IRQ+0x48>
      tmpisr |= I2C_IT_STOPI;
 8002064:	f043 0320 	orr.w	r3, r3, #32
 8002068:	e7f0      	b.n	800204c <I2C_Enable_IRQ+0x50>
      tmpisr |= I2C_IT_TCI;
 800206a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800206e:	e7ef      	b.n	8002050 <I2C_Enable_IRQ+0x54>
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002070:	23b8      	movs	r3, #184	; 0xb8
 8002072:	e7ce      	b.n	8002012 <I2C_Enable_IRQ+0x16>
 8002074:	080029c7 	.word	0x080029c7
 8002078:	080028c9 	.word	0x080028c9

0800207c <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800207c:	f011 0f01 	tst.w	r1, #1
 8002080:	d009      	beq.n	8002096 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002082:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002086:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800208a:	2b28      	cmp	r3, #40	; 0x28
 800208c:	d001      	beq.n	8002092 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800208e:	23f2      	movs	r3, #242	; 0xf2
 8002090:	e002      	b.n	8002098 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002092:	2342      	movs	r3, #66	; 0x42
 8002094:	e000      	b.n	8002098 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 8002096:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002098:	f011 0f02 	tst.w	r1, #2
 800209c:	d02c      	beq.n	80020f8 <I2C_Disable_IRQ+0x7c>
{
 800209e:	b410      	push	{r4}
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80020a0:	f043 0444 	orr.w	r4, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80020a4:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80020a8:	f002 0228 	and.w	r2, r2, #40	; 0x28
 80020ac:	2a28      	cmp	r2, #40	; 0x28
 80020ae:	d018      	beq.n	80020e2 <I2C_Disable_IRQ+0x66>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80020b0:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80020b4:	f011 0f04 	tst.w	r1, #4
 80020b8:	d001      	beq.n	80020be <I2C_Disable_IRQ+0x42>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80020ba:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  }

  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 80020be:	f001 0211 	and.w	r2, r1, #17
 80020c2:	2a11      	cmp	r2, #17
 80020c4:	d00f      	beq.n	80020e6 <I2C_Disable_IRQ+0x6a>
 80020c6:	f001 0112 	and.w	r1, r1, #18
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 80020ca:	2912      	cmp	r1, #18
 80020cc:	d00e      	beq.n	80020ec <I2C_Disable_IRQ+0x70>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 80020ce:	2912      	cmp	r1, #18
 80020d0:	d00f      	beq.n	80020f2 <I2C_Disable_IRQ+0x76>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80020d2:	6801      	ldr	r1, [r0, #0]
 80020d4:	680a      	ldr	r2, [r1, #0]
 80020d6:	ea22 0303 	bic.w	r3, r2, r3
 80020da:	600b      	str	r3, [r1, #0]
}
 80020dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80020e0:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80020e2:	4623      	mov	r3, r4
 80020e4:	e7e6      	b.n	80020b4 <I2C_Disable_IRQ+0x38>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80020e6:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80020ea:	e7ec      	b.n	80020c6 <I2C_Disable_IRQ+0x4a>
    tmpisr |= I2C_IT_STOPI;
 80020ec:	f043 0320 	orr.w	r3, r3, #32
 80020f0:	e7ed      	b.n	80020ce <I2C_Disable_IRQ+0x52>
    tmpisr |= I2C_IT_TCI;
 80020f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020f6:	e7ec      	b.n	80020d2 <I2C_Disable_IRQ+0x56>
  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80020f8:	f011 0f04 	tst.w	r1, #4
 80020fc:	d001      	beq.n	8002102 <I2C_Disable_IRQ+0x86>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80020fe:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  if ((InterruptRequest & I2C_XFER_ERROR_IT) == I2C_XFER_ERROR_IT)
 8002102:	f001 0211 	and.w	r2, r1, #17
 8002106:	2a11      	cmp	r2, #17
 8002108:	d00b      	beq.n	8002122 <I2C_Disable_IRQ+0xa6>
 800210a:	f001 0112 	and.w	r1, r1, #18
  if ((InterruptRequest & I2C_XFER_CPLT_IT) == I2C_XFER_CPLT_IT)
 800210e:	2912      	cmp	r1, #18
 8002110:	d00a      	beq.n	8002128 <I2C_Disable_IRQ+0xac>
  if ((InterruptRequest & I2C_XFER_RELOAD_IT) == I2C_XFER_RELOAD_IT)
 8002112:	2912      	cmp	r1, #18
 8002114:	d00b      	beq.n	800212e <I2C_Disable_IRQ+0xb2>
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002116:	6801      	ldr	r1, [r0, #0]
 8002118:	680a      	ldr	r2, [r1, #0]
 800211a:	ea22 0303 	bic.w	r3, r2, r3
 800211e:	600b      	str	r3, [r1, #0]
 8002120:	4770      	bx	lr
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002122:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002126:	e7f0      	b.n	800210a <I2C_Disable_IRQ+0x8e>
    tmpisr |= I2C_IT_STOPI;
 8002128:	f043 0320 	orr.w	r3, r3, #32
 800212c:	e7f1      	b.n	8002112 <I2C_Disable_IRQ+0x96>
    tmpisr |= I2C_IT_TCI;
 800212e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002132:	e7f0      	b.n	8002116 <I2C_Disable_IRQ+0x9a>

08002134 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002134:	2800      	cmp	r0, #0
 8002136:	d059      	beq.n	80021ec <HAL_I2C_Init+0xb8>
{
 8002138:	b510      	push	{r4, lr}
 800213a:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800213c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002140:	2b00      	cmp	r3, #0
 8002142:	d043      	beq.n	80021cc <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002144:	2324      	movs	r3, #36	; 0x24
 8002146:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800214a:	6822      	ldr	r2, [r4, #0]
 800214c:	6813      	ldr	r3, [r2, #0]
 800214e:	f023 0301 	bic.w	r3, r3, #1
 8002152:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002154:	6863      	ldr	r3, [r4, #4]
 8002156:	6822      	ldr	r2, [r4, #0]
 8002158:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800215c:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800215e:	6822      	ldr	r2, [r4, #0]
 8002160:	6893      	ldr	r3, [r2, #8]
 8002162:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002166:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002168:	68e3      	ldr	r3, [r4, #12]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d033      	beq.n	80021d6 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800216e:	68a3      	ldr	r3, [r4, #8]
 8002170:	6822      	ldr	r2, [r4, #0]
 8002172:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8002176:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002178:	68e3      	ldr	r3, [r4, #12]
 800217a:	2b02      	cmp	r3, #2
 800217c:	d031      	beq.n	80021e2 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800217e:	6822      	ldr	r2, [r4, #0]
 8002180:	6853      	ldr	r3, [r2, #4]
 8002182:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002186:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800218a:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800218c:	6822      	ldr	r2, [r4, #0]
 800218e:	68d3      	ldr	r3, [r2, #12]
 8002190:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002194:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002196:	6923      	ldr	r3, [r4, #16]
 8002198:	6962      	ldr	r2, [r4, #20]
 800219a:	4313      	orrs	r3, r2
 800219c:	69a1      	ldr	r1, [r4, #24]
 800219e:	6822      	ldr	r2, [r4, #0]
 80021a0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80021a4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80021a6:	69e3      	ldr	r3, [r4, #28]
 80021a8:	6a21      	ldr	r1, [r4, #32]
 80021aa:	6822      	ldr	r2, [r4, #0]
 80021ac:	430b      	orrs	r3, r1
 80021ae:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80021b0:	6822      	ldr	r2, [r4, #0]
 80021b2:	6813      	ldr	r3, [r2, #0]
 80021b4:	f043 0301 	orr.w	r3, r3, #1
 80021b8:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ba:	2000      	movs	r0, #0
 80021bc:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021be:	2320      	movs	r3, #32
 80021c0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021c4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021c6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80021ca:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80021cc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80021d0:	f7fe fa40 	bl	8000654 <HAL_I2C_MspInit>
 80021d4:	e7b6      	b.n	8002144 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80021d6:	68a3      	ldr	r3, [r4, #8]
 80021d8:	6822      	ldr	r2, [r4, #0]
 80021da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021de:	6093      	str	r3, [r2, #8]
 80021e0:	e7ca      	b.n	8002178 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80021e2:	6823      	ldr	r3, [r4, #0]
 80021e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021e8:	605a      	str	r2, [r3, #4]
 80021ea:	e7c8      	b.n	800217e <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80021ec:	2001      	movs	r0, #1
}
 80021ee:	4770      	bx	lr

080021f0 <HAL_I2C_Slave_Transmit_IT>:
{
 80021f0:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 80021f2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	2b20      	cmp	r3, #32
 80021fa:	d122      	bne.n	8002242 <HAL_I2C_Slave_Transmit_IT+0x52>
    __HAL_LOCK(hi2c);
 80021fc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002200:	2b01      	cmp	r3, #1
 8002202:	d020      	beq.n	8002246 <HAL_I2C_Slave_Transmit_IT+0x56>
 8002204:	2301      	movs	r3, #1
 8002206:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800220a:	2321      	movs	r3, #33	; 0x21
 800220c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8002210:	2320      	movs	r3, #32
 8002212:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002216:	2400      	movs	r4, #0
 8002218:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800221a:	6805      	ldr	r5, [r0, #0]
 800221c:	686b      	ldr	r3, [r5, #4]
 800221e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002222:	606b      	str	r3, [r5, #4]
    hi2c->pBuffPtr    = pData;
 8002224:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002226:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002228:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800222a:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800222c:	4b07      	ldr	r3, [pc, #28]	; (800224c <HAL_I2C_Slave_Transmit_IT+0x5c>)
 800222e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002230:	4b07      	ldr	r3, [pc, #28]	; (8002250 <HAL_I2C_Slave_Transmit_IT+0x60>)
 8002232:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8002234:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8002238:	2105      	movs	r1, #5
 800223a:	f7ff fedf 	bl	8001ffc <I2C_Enable_IRQ>
    return HAL_OK;
 800223e:	4620      	mov	r0, r4
 8002240:	e000      	b.n	8002244 <HAL_I2C_Slave_Transmit_IT+0x54>
    return HAL_BUSY;
 8002242:	2002      	movs	r0, #2
}
 8002244:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 8002246:	2002      	movs	r0, #2
 8002248:	e7fc      	b.n	8002244 <HAL_I2C_Slave_Transmit_IT+0x54>
 800224a:	bf00      	nop
 800224c:	ffff0000 	.word	0xffff0000
 8002250:	0800269d 	.word	0x0800269d

08002254 <HAL_I2C_Slave_Receive_IT>:
{
 8002254:	b538      	push	{r3, r4, r5, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002256:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b20      	cmp	r3, #32
 800225e:	d122      	bne.n	80022a6 <HAL_I2C_Slave_Receive_IT+0x52>
    __HAL_LOCK(hi2c);
 8002260:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002264:	2b01      	cmp	r3, #1
 8002266:	d020      	beq.n	80022aa <HAL_I2C_Slave_Receive_IT+0x56>
 8002268:	2301      	movs	r3, #1
 800226a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800226e:	2322      	movs	r3, #34	; 0x22
 8002270:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8002274:	2320      	movs	r3, #32
 8002276:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800227a:	2400      	movs	r4, #0
 800227c:	6444      	str	r4, [r0, #68]	; 0x44
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800227e:	6805      	ldr	r5, [r0, #0]
 8002280:	686b      	ldr	r3, [r5, #4]
 8002282:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002286:	606b      	str	r3, [r5, #4]
    hi2c->pBuffPtr    = pData;
 8002288:	6241      	str	r1, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 800228a:	8542      	strh	r2, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800228c:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800228e:	8503      	strh	r3, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002290:	4b07      	ldr	r3, [pc, #28]	; (80022b0 <HAL_I2C_Slave_Receive_IT+0x5c>)
 8002292:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8002294:	4b07      	ldr	r3, [pc, #28]	; (80022b4 <HAL_I2C_Slave_Receive_IT+0x60>)
 8002296:	6343      	str	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hi2c);
 8002298:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 800229c:	2106      	movs	r1, #6
 800229e:	f7ff fead 	bl	8001ffc <I2C_Enable_IRQ>
    return HAL_OK;
 80022a2:	4620      	mov	r0, r4
 80022a4:	e000      	b.n	80022a8 <HAL_I2C_Slave_Receive_IT+0x54>
    return HAL_BUSY;
 80022a6:	2002      	movs	r0, #2
}
 80022a8:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hi2c);
 80022aa:	2002      	movs	r0, #2
 80022ac:	e7fc      	b.n	80022a8 <HAL_I2C_Slave_Receive_IT+0x54>
 80022ae:	bf00      	nop
 80022b0:	ffff0000 	.word	0xffff0000
 80022b4:	0800269d 	.word	0x0800269d

080022b8 <HAL_I2C_EV_IRQHandler>:
{
 80022b8:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80022ba:	6803      	ldr	r3, [r0, #0]
 80022bc:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80022be:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 80022c0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80022c2:	b103      	cbz	r3, 80022c6 <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 80022c4:	4798      	blx	r3
}
 80022c6:	bd08      	pop	{r3, pc}

080022c8 <HAL_I2C_MasterTxCpltCallback>:
}
 80022c8:	4770      	bx	lr

080022ca <HAL_I2C_MasterRxCpltCallback>:
}
 80022ca:	4770      	bx	lr

080022cc <I2C_ITMasterSeqCplt>:
{
 80022cc:	b538      	push	{r3, r4, r5, lr}
 80022ce:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80022d6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b21      	cmp	r3, #33	; 0x21
 80022de:	d00f      	beq.n	8002300 <I2C_ITMasterSeqCplt+0x34>
    hi2c->State         = HAL_I2C_STATE_READY;
 80022e0:	2320      	movs	r3, #32
 80022e2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80022e6:	2312      	movs	r3, #18
 80022e8:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80022ea:	2500      	movs	r5, #0
 80022ec:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80022ee:	2102      	movs	r1, #2
 80022f0:	f7ff fec4 	bl	800207c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80022f4:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80022f8:	4620      	mov	r0, r4
 80022fa:	f7ff ffe6 	bl	80022ca <HAL_I2C_MasterRxCpltCallback>
}
 80022fe:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->State         = HAL_I2C_STATE_READY;
 8002300:	2320      	movs	r3, #32
 8002302:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002306:	2311      	movs	r3, #17
 8002308:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800230a:	2500      	movs	r5, #0
 800230c:	6345      	str	r5, [r0, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800230e:	2101      	movs	r1, #1
 8002310:	f7ff feb4 	bl	800207c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002314:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002318:	4620      	mov	r0, r4
 800231a:	f7ff ffd5 	bl	80022c8 <HAL_I2C_MasterTxCpltCallback>
 800231e:	e7ee      	b.n	80022fe <I2C_ITMasterSeqCplt+0x32>

08002320 <I2C_ITSlaveSeqCplt>:
{
 8002320:	b510      	push	{r4, lr}
 8002322:	4604      	mov	r4, r0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002324:	2300      	movs	r3, #0
 8002326:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800232a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b29      	cmp	r3, #41	; 0x29
 8002332:	d005      	beq.n	8002340 <I2C_ITSlaveSeqCplt+0x20>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002334:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b2a      	cmp	r3, #42	; 0x2a
 800233c:	d00f      	beq.n	800235e <I2C_ITSlaveSeqCplt+0x3e>
}
 800233e:	bd10      	pop	{r4, pc}
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002340:	2328      	movs	r3, #40	; 0x28
 8002342:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002346:	2321      	movs	r3, #33	; 0x21
 8002348:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800234a:	2101      	movs	r1, #1
 800234c:	f7ff fe96 	bl	800207c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002350:	2300      	movs	r3, #0
 8002352:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002356:	4620      	mov	r0, r4
 8002358:	f7fe fa4e 	bl	80007f8 <HAL_I2C_SlaveTxCpltCallback>
 800235c:	e7ef      	b.n	800233e <I2C_ITSlaveSeqCplt+0x1e>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800235e:	2328      	movs	r3, #40	; 0x28
 8002360:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002364:	2322      	movs	r3, #34	; 0x22
 8002366:	6303      	str	r3, [r0, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002368:	2102      	movs	r1, #2
 800236a:	f7ff fe87 	bl	800207c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800236e:	2300      	movs	r3, #0
 8002370:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002374:	4620      	mov	r0, r4
 8002376:	f7fe fa49 	bl	800080c <HAL_I2C_SlaveRxCpltCallback>
}
 800237a:	e7e0      	b.n	800233e <I2C_ITSlaveSeqCplt+0x1e>

0800237c <HAL_I2C_AddrCallback>:
}
 800237c:	4770      	bx	lr

0800237e <I2C_ITAddrCplt>:
{
 800237e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002380:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002384:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002388:	2b28      	cmp	r3, #40	; 0x28
 800238a:	d006      	beq.n	800239a <I2C_ITAddrCplt+0x1c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800238c:	6803      	ldr	r3, [r0, #0]
 800238e:	2208      	movs	r2, #8
 8002390:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002392:	2300      	movs	r3, #0
 8002394:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8002398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800239a:	4604      	mov	r4, r0
    transferdirection = I2C_GET_DIR(hi2c);
 800239c:	6803      	ldr	r3, [r0, #0]
 800239e:	699e      	ldr	r6, [r3, #24]
 80023a0:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80023a4:	699a      	ldr	r2, [r3, #24]
 80023a6:	0c12      	lsrs	r2, r2, #16
 80023a8:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80023ac:	689a      	ldr	r2, [r3, #8]
 80023ae:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80023b2:	68df      	ldr	r7, [r3, #12]
 80023b4:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80023b8:	68c1      	ldr	r1, [r0, #12]
 80023ba:	2902      	cmp	r1, #2
 80023bc:	d121      	bne.n	8002402 <I2C_ITAddrCplt+0x84>
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80023be:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 80023c2:	f015 0f06 	tst.w	r5, #6
 80023c6:	d110      	bne.n	80023ea <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 80023c8:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80023ca:	3101      	adds	r1, #1
 80023cc:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80023ce:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80023d0:	2902      	cmp	r1, #2
 80023d2:	d1e1      	bne.n	8002398 <I2C_ITAddrCplt+0x1a>
          hi2c->AddrEventCount = 0U;
 80023d4:	2100      	movs	r1, #0
 80023d6:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80023d8:	2008      	movs	r0, #8
 80023da:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 80023dc:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80023e0:	4631      	mov	r1, r6
 80023e2:	4620      	mov	r0, r4
 80023e4:	f7ff ffca 	bl	800237c <HAL_I2C_AddrCallback>
 80023e8:	e7d6      	b.n	8002398 <I2C_ITAddrCplt+0x1a>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80023ea:	2104      	movs	r1, #4
 80023ec:	f7ff fe46 	bl	800207c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80023f0:	2300      	movs	r3, #0
 80023f2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80023f6:	463a      	mov	r2, r7
 80023f8:	4631      	mov	r1, r6
 80023fa:	4620      	mov	r0, r4
 80023fc:	f7ff ffbe 	bl	800237c <HAL_I2C_AddrCallback>
 8002400:	e7ca      	b.n	8002398 <I2C_ITAddrCplt+0x1a>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002402:	2104      	movs	r1, #4
 8002404:	f7ff fe3a 	bl	800207c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002408:	2300      	movs	r3, #0
 800240a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800240e:	462a      	mov	r2, r5
 8002410:	4631      	mov	r1, r6
 8002412:	4620      	mov	r0, r4
 8002414:	f7ff ffb2 	bl	800237c <HAL_I2C_AddrCallback>
 8002418:	e7be      	b.n	8002398 <I2C_ITAddrCplt+0x1a>

0800241a <HAL_I2C_ListenCpltCallback>:
}
 800241a:	4770      	bx	lr

0800241c <I2C_ITListenCplt>:
{
 800241c:	b510      	push	{r4, lr}
 800241e:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002420:	4b16      	ldr	r3, [pc, #88]	; (800247c <I2C_ITListenCplt+0x60>)
 8002422:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002424:	2300      	movs	r3, #0
 8002426:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002428:	2220      	movs	r2, #32
 800242a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800242e:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002432:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002434:	f011 0f04 	tst.w	r1, #4
 8002438:	d012      	beq.n	8002460 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800243a:	6803      	ldr	r3, [r0, #0]
 800243c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800243e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002440:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002442:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002444:	3301      	adds	r3, #1
 8002446:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8002448:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 800244a:	b14b      	cbz	r3, 8002460 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 800244c:	3b01      	subs	r3, #1
 800244e:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8002450:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002452:	3b01      	subs	r3, #1
 8002454:	b29b      	uxth	r3, r3
 8002456:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002458:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800245a:	f043 0304 	orr.w	r3, r3, #4
 800245e:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002460:	2107      	movs	r1, #7
 8002462:	4620      	mov	r0, r4
 8002464:	f7ff fe0a 	bl	800207c <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002468:	6823      	ldr	r3, [r4, #0]
 800246a:	2210      	movs	r2, #16
 800246c:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800246e:	2300      	movs	r3, #0
 8002470:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8002474:	4620      	mov	r0, r4
 8002476:	f7ff ffd0 	bl	800241a <HAL_I2C_ListenCpltCallback>
}
 800247a:	bd10      	pop	{r4, pc}
 800247c:	ffff0000 	.word	0xffff0000

08002480 <HAL_I2C_MemTxCpltCallback>:
}
 8002480:	4770      	bx	lr

08002482 <HAL_I2C_MemRxCpltCallback>:
}
 8002482:	4770      	bx	lr

08002484 <HAL_I2C_ErrorCallback>:
}
 8002484:	4770      	bx	lr

08002486 <HAL_I2C_AbortCpltCallback>:
}
 8002486:	4770      	bx	lr

08002488 <I2C_ITError>:
{
 8002488:	b510      	push	{r4, lr}
 800248a:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800248c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002490:	2200      	movs	r2, #0
 8002492:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002496:	4836      	ldr	r0, [pc, #216]	; (8002570 <I2C_ITError+0xe8>)
 8002498:	62e0      	str	r0, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800249a:	8562      	strh	r2, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 800249c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800249e:	4311      	orrs	r1, r2
 80024a0:	6461      	str	r1, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80024a2:	3b28      	subs	r3, #40	; 0x28
 80024a4:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d822      	bhi.n	80024f0 <I2C_ITError+0x68>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80024aa:	2103      	movs	r1, #3
 80024ac:	4620      	mov	r0, r4
 80024ae:	f7ff fde5 	bl	800207c <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80024b2:	2328      	movs	r3, #40	; 0x28
 80024b4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80024b8:	2300      	movs	r3, #0
 80024ba:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80024bc:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <I2C_ITError+0xec>)
 80024be:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80024c0:	6823      	ldr	r3, [r4, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80024c8:	d022      	beq.n	8002510 <I2C_ITError+0x88>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80024d0:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmatx != NULL)
 80024d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80024d4:	b15b      	cbz	r3, 80024ee <I2C_ITError+0x66>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80024d6:	4a28      	ldr	r2, [pc, #160]	; (8002578 <I2C_ITError+0xf0>)
 80024d8:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 80024da:	2300      	movs	r3, #0
 80024dc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80024e0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80024e2:	f7ff fc15 	bl	8001d10 <HAL_DMA_Abort_IT>
 80024e6:	b110      	cbz	r0, 80024ee <I2C_ITError+0x66>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80024e8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80024ea:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80024ec:	4798      	blx	r3
}
 80024ee:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80024f0:	2107      	movs	r1, #7
 80024f2:	4620      	mov	r0, r4
 80024f4:	f7ff fdc2 	bl	800207c <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80024f8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	2b60      	cmp	r3, #96	; 0x60
 8002500:	d002      	beq.n	8002508 <I2C_ITError+0x80>
      hi2c->State         = HAL_I2C_STATE_READY;
 8002502:	2320      	movs	r3, #32
 8002504:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002508:	2300      	movs	r3, #0
 800250a:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800250c:	6363      	str	r3, [r4, #52]	; 0x34
 800250e:	e7d7      	b.n	80024c0 <I2C_ITError+0x38>
  else if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8002516:	d014      	beq.n	8002542 <I2C_ITError+0xba>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800251e:	601a      	str	r2, [r3, #0]
    if (hi2c->hdmarx != NULL)
 8002520:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002522:	2b00      	cmp	r3, #0
 8002524:	d0e3      	beq.n	80024ee <I2C_ITError+0x66>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002526:	4a14      	ldr	r2, [pc, #80]	; (8002578 <I2C_ITError+0xf0>)
 8002528:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_UNLOCK(hi2c);
 800252a:	2300      	movs	r3, #0
 800252c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002530:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002532:	f7ff fbed 	bl	8001d10 <HAL_DMA_Abort_IT>
 8002536:	2800      	cmp	r0, #0
 8002538:	d0d9      	beq.n	80024ee <I2C_ITError+0x66>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800253a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800253c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800253e:	4798      	blx	r3
 8002540:	e7d5      	b.n	80024ee <I2C_ITError+0x66>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002542:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002546:	b2db      	uxtb	r3, r3
 8002548:	2b60      	cmp	r3, #96	; 0x60
 800254a:	d006      	beq.n	800255a <I2C_ITError+0xd2>
    __HAL_UNLOCK(hi2c);
 800254c:	2300      	movs	r3, #0
 800254e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002552:	4620      	mov	r0, r4
 8002554:	f7ff ff96 	bl	8002484 <HAL_I2C_ErrorCallback>
}
 8002558:	e7c9      	b.n	80024ee <I2C_ITError+0x66>
    hi2c->State = HAL_I2C_STATE_READY;
 800255a:	2320      	movs	r3, #32
 800255c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002560:	2300      	movs	r3, #0
 8002562:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8002566:	4620      	mov	r0, r4
 8002568:	f7ff ff8d 	bl	8002486 <HAL_I2C_AbortCpltCallback>
 800256c:	e7bf      	b.n	80024ee <I2C_ITError+0x66>
 800256e:	bf00      	nop
 8002570:	ffff0000 	.word	0xffff0000
 8002574:	0800269d 	.word	0x0800269d
 8002578:	08002b07 	.word	0x08002b07

0800257c <I2C_ITSlaveCplt>:
{
 800257c:	b570      	push	{r4, r5, r6, lr}
 800257e:	4604      	mov	r4, r0
 8002580:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002582:	6803      	ldr	r3, [r0, #0]
 8002584:	681e      	ldr	r6, [r3, #0]
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002586:	2220      	movs	r2, #32
 8002588:	61da      	str	r2, [r3, #28]
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800258a:	2107      	movs	r1, #7
 800258c:	f7ff fd76 	bl	800207c <I2C_Disable_IRQ>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002590:	6822      	ldr	r2, [r4, #0]
 8002592:	6853      	ldr	r3, [r2, #4]
 8002594:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002598:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 800259a:	6822      	ldr	r2, [r4, #0]
 800259c:	6853      	ldr	r3, [r2, #4]
 800259e:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80025a2:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80025a6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 80025aa:	f023 0301 	bic.w	r3, r3, #1
 80025ae:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 80025b0:	4620      	mov	r0, r4
 80025b2:	f7ff fcf6 	bl	8001fa2 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80025b6:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80025ba:	d03a      	beq.n	8002632 <I2C_ITSlaveCplt+0xb6>
    if (hi2c->hdmatx != NULL)
 80025bc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025be:	b11b      	cbz	r3, 80025c8 <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80025c8:	f015 0f04 	tst.w	r5, #4
 80025cc:	d010      	beq.n	80025f0 <I2C_ITSlaveCplt+0x74>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80025ce:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025d2:	6823      	ldr	r3, [r4, #0]
 80025d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80025d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80025da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80025dc:	3301      	adds	r3, #1
 80025de:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 80025e0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80025e2:	b12b      	cbz	r3, 80025f0 <I2C_ITSlaveCplt+0x74>
      hi2c->XferSize--;
 80025e4:	3b01      	subs	r3, #1
 80025e6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80025e8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025ea:	3b01      	subs	r3, #1
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 80025f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	b11b      	cbz	r3, 80025fe <I2C_ITSlaveCplt+0x82>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80025f6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80025f8:	f043 0304 	orr.w	r3, r3, #4
 80025fc:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->PreviousState = I2C_STATE_NONE;
 80025fe:	2300      	movs	r3, #0
 8002600:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002602:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002606:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002608:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800260a:	b9eb      	cbnz	r3, 8002648 <I2C_ITSlaveCplt+0xcc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800260c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800260e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002612:	d127      	bne.n	8002664 <I2C_ITSlaveCplt+0xe8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002614:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b22      	cmp	r3, #34	; 0x22
 800261c:	d031      	beq.n	8002682 <I2C_ITSlaveCplt+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 800261e:	2320      	movs	r3, #32
 8002620:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002624:	2300      	movs	r3, #0
 8002626:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800262a:	4620      	mov	r0, r4
 800262c:	f7fe f8e4 	bl	80007f8 <HAL_I2C_SlaveTxCpltCallback>
}
 8002630:	e026      	b.n	8002680 <I2C_ITSlaveCplt+0x104>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002632:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8002636:	d0c7      	beq.n	80025c8 <I2C_ITSlaveCplt+0x4c>
    if (hi2c->hdmarx != NULL)
 8002638:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800263a:	2b00      	cmp	r3, #0
 800263c:	d0c4      	beq.n	80025c8 <I2C_ITSlaveCplt+0x4c>
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	b29b      	uxth	r3, r3
 8002644:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002646:	e7bf      	b.n	80025c8 <I2C_ITSlaveCplt+0x4c>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002648:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff ff1c 	bl	8002488 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002650:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b28      	cmp	r3, #40	; 0x28
 8002658:	d112      	bne.n	8002680 <I2C_ITSlaveCplt+0x104>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800265a:	4629      	mov	r1, r5
 800265c:	4620      	mov	r0, r4
 800265e:	f7ff fedd 	bl	800241c <I2C_ITListenCplt>
 8002662:	e00d      	b.n	8002680 <I2C_ITSlaveCplt+0x104>
    I2C_ITSlaveSeqCplt(hi2c);
 8002664:	4620      	mov	r0, r4
 8002666:	f7ff fe5b 	bl	8002320 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800266a:	4b0b      	ldr	r3, [pc, #44]	; (8002698 <I2C_ITSlaveCplt+0x11c>)
 800266c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800266e:	2320      	movs	r3, #32
 8002670:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002674:	2300      	movs	r3, #0
 8002676:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800267a:	4620      	mov	r0, r4
 800267c:	f7ff fecd 	bl	800241a <HAL_I2C_ListenCpltCallback>
}
 8002680:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002682:	2320      	movs	r3, #32
 8002684:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002688:	2300      	movs	r3, #0
 800268a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800268e:	4620      	mov	r0, r4
 8002690:	f7fe f8bc 	bl	800080c <HAL_I2C_SlaveRxCpltCallback>
 8002694:	e7f4      	b.n	8002680 <I2C_ITSlaveCplt+0x104>
 8002696:	bf00      	nop
 8002698:	ffff0000 	.word	0xffff0000

0800269c <I2C_Slave_ISR_IT>:
{
 800269c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 800269e:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80026a0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	f000 809c 	beq.w	80027e2 <I2C_Slave_ISR_IT+0x146>
 80026aa:	4616      	mov	r6, r2
 80026ac:	460d      	mov	r5, r1
 80026ae:	4604      	mov	r4, r0
 80026b0:	2301      	movs	r3, #1
 80026b2:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80026b6:	f011 0f20 	tst.w	r1, #32
 80026ba:	d002      	beq.n	80026c2 <I2C_Slave_ISR_IT+0x26>
 80026bc:	f012 0f20 	tst.w	r2, #32
 80026c0:	d119      	bne.n	80026f6 <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80026c2:	f015 0f10 	tst.w	r5, #16
 80026c6:	d03e      	beq.n	8002746 <I2C_Slave_ISR_IT+0xaa>
 80026c8:	f016 0f10 	tst.w	r6, #16
 80026cc:	d03b      	beq.n	8002746 <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 80026ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80026d0:	b29b      	uxth	r3, r3
 80026d2:	bb43      	cbnz	r3, 8002726 <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 80026d4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b28      	cmp	r3, #40	; 0x28
 80026dc:	d00e      	beq.n	80026fc <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80026de:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	2b29      	cmp	r3, #41	; 0x29
 80026e6:	d011      	beq.n	800270c <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026e8:	6823      	ldr	r3, [r4, #0]
 80026ea:	2210      	movs	r2, #16
 80026ec:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80026ee:	2000      	movs	r0, #0
 80026f0:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80026f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80026f6:	f7ff ff41 	bl	800257c <I2C_ITSlaveCplt>
 80026fa:	e7e2      	b.n	80026c2 <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 80026fc:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8002700:	d1ed      	bne.n	80026de <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002702:	4629      	mov	r1, r5
 8002704:	4620      	mov	r0, r4
 8002706:	f7ff fe89 	bl	800241c <I2C_ITListenCplt>
 800270a:	e7f0      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800270c:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8002710:	d0ea      	beq.n	80026e8 <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002712:	6823      	ldr	r3, [r4, #0]
 8002714:	2210      	movs	r2, #16
 8002716:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8002718:	4620      	mov	r0, r4
 800271a:	f7ff fc42 	bl	8001fa2 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 800271e:	4620      	mov	r0, r4
 8002720:	f7ff fdfe 	bl	8002320 <I2C_ITSlaveSeqCplt>
 8002724:	e7e3      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002726:	6823      	ldr	r3, [r4, #0]
 8002728:	2210      	movs	r2, #16
 800272a:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800272c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800272e:	f043 0304 	orr.w	r3, r3, #4
 8002732:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002734:	b117      	cbz	r7, 800273c <I2C_Slave_ISR_IT+0xa0>
 8002736:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 800273a:	d1d8      	bne.n	80026ee <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800273c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800273e:	4620      	mov	r0, r4
 8002740:	f7ff fea2 	bl	8002488 <I2C_ITError>
 8002744:	e7d3      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002746:	f015 0f04 	tst.w	r5, #4
 800274a:	d01e      	beq.n	800278a <I2C_Slave_ISR_IT+0xee>
 800274c:	f016 0f04 	tst.w	r6, #4
 8002750:	d01b      	beq.n	800278a <I2C_Slave_ISR_IT+0xee>
    if (hi2c->XferCount > 0U)
 8002752:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002754:	b29b      	uxth	r3, r3
 8002756:	b16b      	cbz	r3, 8002774 <I2C_Slave_ISR_IT+0xd8>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800275c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800275e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002760:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002762:	3301      	adds	r3, #1
 8002764:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002766:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002768:	3b01      	subs	r3, #1
 800276a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800276c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800276e:	3b01      	subs	r3, #1
 8002770:	b29b      	uxth	r3, r3
 8002772:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8002774:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002776:	b29b      	uxth	r3, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	d1b8      	bne.n	80026ee <I2C_Slave_ISR_IT+0x52>
 800277c:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8002780:	d0b5      	beq.n	80026ee <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 8002782:	4620      	mov	r0, r4
 8002784:	f7ff fdcc 	bl	8002320 <I2C_ITSlaveSeqCplt>
 8002788:	e7b1      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800278a:	f015 0f08 	tst.w	r5, #8
 800278e:	d002      	beq.n	8002796 <I2C_Slave_ISR_IT+0xfa>
 8002790:	f016 0f08 	tst.w	r6, #8
 8002794:	d117      	bne.n	80027c6 <I2C_Slave_ISR_IT+0x12a>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002796:	f015 0f02 	tst.w	r5, #2
 800279a:	d0a8      	beq.n	80026ee <I2C_Slave_ISR_IT+0x52>
 800279c:	f016 0f02 	tst.w	r6, #2
 80027a0:	d0a5      	beq.n	80026ee <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 80027a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	b19b      	cbz	r3, 80027d0 <I2C_Slave_ISR_IT+0x134>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80027a8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80027aa:	6823      	ldr	r3, [r4, #0]
 80027ac:	7812      	ldrb	r2, [r2, #0]
 80027ae:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80027b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80027b2:	3301      	adds	r3, #1
 80027b4:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80027b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80027b8:	3b01      	subs	r3, #1
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80027be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80027c0:	3b01      	subs	r3, #1
 80027c2:	8523      	strh	r3, [r4, #40]	; 0x28
 80027c4:	e793      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80027c6:	4629      	mov	r1, r5
 80027c8:	4620      	mov	r0, r4
 80027ca:	f7ff fdd8 	bl	800237e <I2C_ITAddrCplt>
 80027ce:	e78e      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80027d0:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 80027d4:	d001      	beq.n	80027da <I2C_Slave_ISR_IT+0x13e>
 80027d6:	2f00      	cmp	r7, #0
 80027d8:	d189      	bne.n	80026ee <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 80027da:	4620      	mov	r0, r4
 80027dc:	f7ff fda0 	bl	8002320 <I2C_ITSlaveSeqCplt>
 80027e0:	e785      	b.n	80026ee <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 80027e2:	2002      	movs	r0, #2
 80027e4:	e786      	b.n	80026f4 <I2C_Slave_ISR_IT+0x58>

080027e6 <I2C_ITMasterCplt>:
{
 80027e6:	b510      	push	{r4, lr}
 80027e8:	4604      	mov	r4, r0
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80027ea:	6803      	ldr	r3, [r0, #0]
 80027ec:	2220      	movs	r2, #32
 80027ee:	61da      	str	r2, [r3, #28]
  I2C_RESET_CR2(hi2c);
 80027f0:	6802      	ldr	r2, [r0, #0]
 80027f2:	6853      	ldr	r3, [r2, #4]
 80027f4:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 80027f8:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 80027fc:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002800:	f023 0301 	bic.w	r3, r3, #1
 8002804:	6053      	str	r3, [r2, #4]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002806:	2300      	movs	r3, #0
 8002808:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->XferISR       = NULL;
 800280a:	6343      	str	r3, [r0, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800280c:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8002810:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET)
 8002812:	f011 0f10 	tst.w	r1, #16
 8002816:	d006      	beq.n	8002826 <I2C_ITMasterCplt+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002818:	6803      	ldr	r3, [r0, #0]
 800281a:	2210      	movs	r2, #16
 800281c:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800281e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002820:	f043 0304 	orr.w	r3, r3, #4
 8002824:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Flush_TXDR(hi2c);
 8002826:	4620      	mov	r0, r4
 8002828:	f7ff fbbb 	bl	8001fa2 <I2C_Flush_TXDR>
  I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800282c:	2103      	movs	r1, #3
 800282e:	4620      	mov	r0, r4
 8002830:	f7ff fc24 	bl	800207c <I2C_Disable_IRQ>
  tmperror = hi2c->ErrorCode;
 8002834:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002836:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b60      	cmp	r3, #96	; 0x60
 800283e:	d01b      	beq.n	8002878 <I2C_ITMasterCplt+0x92>
 8002840:	b9d2      	cbnz	r2, 8002878 <I2C_ITMasterCplt+0x92>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002842:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002846:	b2db      	uxtb	r3, r3
 8002848:	2b21      	cmp	r3, #33	; 0x21
 800284a:	d01a      	beq.n	8002882 <I2C_ITMasterCplt+0x9c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800284c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002850:	b2db      	uxtb	r3, r3
 8002852:	2b22      	cmp	r3, #34	; 0x22
 8002854:	d114      	bne.n	8002880 <I2C_ITMasterCplt+0x9a>
    hi2c->State = HAL_I2C_STATE_READY;
 8002856:	2320      	movs	r3, #32
 8002858:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800285c:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8002860:	b2db      	uxtb	r3, r3
 8002862:	2b40      	cmp	r3, #64	; 0x40
 8002864:	d027      	beq.n	80028b6 <I2C_ITMasterCplt+0xd0>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002866:	2300      	movs	r3, #0
 8002868:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800286c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002870:	4620      	mov	r0, r4
 8002872:	f7ff fd2a 	bl	80022ca <HAL_I2C_MasterRxCpltCallback>
}
 8002876:	e003      	b.n	8002880 <I2C_ITMasterCplt+0x9a>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002878:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800287a:	4620      	mov	r0, r4
 800287c:	f7ff fe04 	bl	8002488 <I2C_ITError>
}
 8002880:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002882:	2320      	movs	r3, #32
 8002884:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002888:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b40      	cmp	r3, #64	; 0x40
 8002890:	d008      	beq.n	80028a4 <I2C_ITMasterCplt+0xbe>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002892:	2300      	movs	r3, #0
 8002894:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002898:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800289c:	4620      	mov	r0, r4
 800289e:	f7ff fd13 	bl	80022c8 <HAL_I2C_MasterTxCpltCallback>
 80028a2:	e7ed      	b.n	8002880 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a4:	2300      	movs	r3, #0
 80028a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80028aa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80028ae:	4620      	mov	r0, r4
 80028b0:	f7ff fde6 	bl	8002480 <HAL_I2C_MemTxCpltCallback>
 80028b4:	e7e4      	b.n	8002880 <I2C_ITMasterCplt+0x9a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b6:	2300      	movs	r3, #0
 80028b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80028bc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80028c0:	4620      	mov	r0, r4
 80028c2:	f7ff fdde 	bl	8002482 <HAL_I2C_MemRxCpltCallback>
 80028c6:	e7db      	b.n	8002880 <I2C_ITMasterCplt+0x9a>

080028c8 <I2C_Slave_ISR_DMA>:
{
 80028c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 80028ca:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 80028cc:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d076      	beq.n	80029c2 <I2C_Slave_ISR_DMA+0xfa>
 80028d4:	4616      	mov	r6, r2
 80028d6:	460d      	mov	r5, r1
 80028d8:	4604      	mov	r4, r0
 80028da:	2301      	movs	r3, #1
 80028dc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80028e0:	f011 0f20 	tst.w	r1, #32
 80028e4:	d002      	beq.n	80028ec <I2C_Slave_ISR_DMA+0x24>
 80028e6:	f012 0f20 	tst.w	r2, #32
 80028ea:	d115      	bne.n	8002918 <I2C_Slave_ISR_DMA+0x50>
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80028ec:	f015 0f10 	tst.w	r5, #16
 80028f0:	d058      	beq.n	80029a4 <I2C_Slave_ISR_DMA+0xdc>
 80028f2:	f016 0f10 	tst.w	r6, #16
 80028f6:	d055      	beq.n	80029a4 <I2C_Slave_ISR_DMA+0xdc>
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80028f8:	f3c6 3380 	ubfx	r3, r6, #14, #1
 80028fc:	b913      	cbnz	r3, 8002904 <I2C_Slave_ISR_DMA+0x3c>
 80028fe:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8002902:	d04b      	beq.n	800299c <I2C_Slave_ISR_DMA+0xd4>
      if (hi2c->hdmarx != NULL)
 8002904:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002906:	b152      	cbz	r2, 800291e <I2C_Slave_ISR_DMA+0x56>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8002908:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 800290c:	d009      	beq.n	8002922 <I2C_Slave_ISR_DMA+0x5a>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800290e:	6812      	ldr	r2, [r2, #0]
 8002910:	6852      	ldr	r2, [r2, #4]
 8002912:	b1f2      	cbz	r2, 8002952 <I2C_Slave_ISR_DMA+0x8a>
  uint32_t treatdmanack = 0U;
 8002914:	2100      	movs	r1, #0
 8002916:	e005      	b.n	8002924 <I2C_Slave_ISR_DMA+0x5c>
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002918:	f7ff fe30 	bl	800257c <I2C_ITSlaveCplt>
 800291c:	e7e6      	b.n	80028ec <I2C_Slave_ISR_DMA+0x24>
  uint32_t treatdmanack = 0U;
 800291e:	2100      	movs	r1, #0
 8002920:	e000      	b.n	8002924 <I2C_Slave_ISR_DMA+0x5c>
 8002922:	2100      	movs	r1, #0
      if (hi2c->hdmatx != NULL)
 8002924:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002926:	b11a      	cbz	r2, 8002930 <I2C_Slave_ISR_DMA+0x68>
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8002928:	b113      	cbz	r3, 8002930 <I2C_Slave_ISR_DMA+0x68>
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800292a:	6813      	ldr	r3, [r2, #0]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	b193      	cbz	r3, 8002956 <I2C_Slave_ISR_DMA+0x8e>
      if (treatdmanack == 1U)
 8002930:	b989      	cbnz	r1, 8002956 <I2C_Slave_ISR_DMA+0x8e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002932:	6823      	ldr	r3, [r4, #0]
 8002934:	2210      	movs	r2, #16
 8002936:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002938:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800293a:	f043 0304 	orr.w	r3, r3, #4
 800293e:	6463      	str	r3, [r4, #68]	; 0x44
        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002940:	b117      	cbz	r7, 8002948 <I2C_Slave_ISR_DMA+0x80>
 8002942:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8002946:	d133      	bne.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002948:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800294a:	4620      	mov	r0, r4
 800294c:	f7ff fd9c 	bl	8002488 <I2C_ITError>
 8002950:	e02e      	b.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
            treatdmanack = 1U;
 8002952:	2101      	movs	r1, #1
 8002954:	e7e6      	b.n	8002924 <I2C_Slave_ISR_DMA+0x5c>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8002956:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800295a:	b2db      	uxtb	r3, r3
 800295c:	2b28      	cmp	r3, #40	; 0x28
 800295e:	d008      	beq.n	8002972 <I2C_Slave_ISR_DMA+0xaa>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002960:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b29      	cmp	r3, #41	; 0x29
 8002968:	d00b      	beq.n	8002982 <I2C_Slave_ISR_DMA+0xba>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800296a:	6823      	ldr	r3, [r4, #0]
 800296c:	2210      	movs	r2, #16
 800296e:	61da      	str	r2, [r3, #28]
 8002970:	e01e      	b.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8002972:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8002976:	d1f3      	bne.n	8002960 <I2C_Slave_ISR_DMA+0x98>
          I2C_ITListenCplt(hi2c, ITFlags);
 8002978:	4629      	mov	r1, r5
 800297a:	4620      	mov	r0, r4
 800297c:	f7ff fd4e 	bl	800241c <I2C_ITListenCplt>
 8002980:	e016      	b.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002982:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8002986:	d0f0      	beq.n	800296a <I2C_Slave_ISR_DMA+0xa2>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002988:	6823      	ldr	r3, [r4, #0]
 800298a:	2210      	movs	r2, #16
 800298c:	61da      	str	r2, [r3, #28]
          I2C_Flush_TXDR(hi2c);
 800298e:	4620      	mov	r0, r4
 8002990:	f7ff fb07 	bl	8001fa2 <I2C_Flush_TXDR>
          I2C_ITSlaveSeqCplt(hi2c);
 8002994:	4620      	mov	r0, r4
 8002996:	f7ff fcc3 	bl	8002320 <I2C_ITSlaveSeqCplt>
 800299a:	e009      	b.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800299c:	6823      	ldr	r3, [r4, #0]
 800299e:	2210      	movs	r2, #16
 80029a0:	61da      	str	r2, [r3, #28]
 80029a2:	e005      	b.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80029a4:	f015 0f08 	tst.w	r5, #8
 80029a8:	d002      	beq.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
 80029aa:	f016 0f08 	tst.w	r6, #8
 80029ae:	d103      	bne.n	80029b8 <I2C_Slave_ISR_DMA+0xf0>
  __HAL_UNLOCK(hi2c);
 80029b0:	2000      	movs	r0, #0
 80029b2:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80029b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITAddrCplt(hi2c, ITFlags);
 80029b8:	4629      	mov	r1, r5
 80029ba:	4620      	mov	r0, r4
 80029bc:	f7ff fcdf 	bl	800237e <I2C_ITAddrCplt>
 80029c0:	e7f6      	b.n	80029b0 <I2C_Slave_ISR_DMA+0xe8>
  __HAL_LOCK(hi2c);
 80029c2:	2002      	movs	r0, #2
 80029c4:	e7f7      	b.n	80029b6 <I2C_Slave_ISR_DMA+0xee>

080029c6 <I2C_Master_ISR_DMA>:
  __HAL_LOCK(hi2c);
 80029c6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	f000 8099 	beq.w	8002b02 <I2C_Master_ISR_DMA+0x13c>
{
 80029d0:	b510      	push	{r4, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	4604      	mov	r4, r0
  __HAL_LOCK(hi2c);
 80029d6:	2301      	movs	r3, #1
 80029d8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80029dc:	f011 0f10 	tst.w	r1, #16
 80029e0:	d002      	beq.n	80029e8 <I2C_Master_ISR_DMA+0x22>
 80029e2:	f012 0f10 	tst.w	r2, #16
 80029e6:	d131      	bne.n	8002a4c <I2C_Master_ISR_DMA+0x86>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80029e8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80029ec:	d05f      	beq.n	8002aae <I2C_Master_ISR_DMA+0xe8>
 80029ee:	f012 0f40 	tst.w	r2, #64	; 0x40
 80029f2:	d05c      	beq.n	8002aae <I2C_Master_ISR_DMA+0xe8>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80029f4:	6822      	ldr	r2, [r4, #0]
 80029f6:	6813      	ldr	r3, [r2, #0]
 80029f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029fc:	6013      	str	r3, [r2, #0]
    if (hi2c->XferCount != 0U)
 80029fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d045      	beq.n	8002a92 <I2C_Master_ISR_DMA+0xcc>
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8002a06:	6823      	ldr	r3, [r4, #0]
 8002a08:	6859      	ldr	r1, [r3, #4]
 8002a0a:	f3c1 0109 	ubfx	r1, r1, #0, #10
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a0e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a10:	b29b      	uxth	r3, r3
 8002a12:	2bff      	cmp	r3, #255	; 0xff
 8002a14:	d92c      	bls.n	8002a70 <I2C_Master_ISR_DMA+0xaa>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a16:	23ff      	movs	r3, #255	; 0xff
 8002a18:	8523      	strh	r3, [r4, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8002a1a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8002a1e:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8002a22:	2000      	movs	r0, #0
 8002a24:	9000      	str	r0, [sp, #0]
 8002a26:	4620      	mov	r0, r4
 8002a28:	f7ff facc 	bl	8001fc4 <I2C_TransferConfig>
      hi2c->XferCount -= hi2c->XferSize;
 8002a2c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a2e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002a30:	1a9b      	subs	r3, r3, r2
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a36:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b22      	cmp	r3, #34	; 0x22
 8002a3e:	d022      	beq.n	8002a86 <I2C_Master_ISR_DMA+0xc0>
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002a40:	6822      	ldr	r2, [r4, #0]
 8002a42:	6813      	ldr	r3, [r2, #0]
 8002a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a48:	6013      	str	r3, [r2, #0]
 8002a4a:	e00c      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a4c:	6803      	ldr	r3, [r0, #0]
 8002a4e:	2210      	movs	r2, #16
 8002a50:	61da      	str	r2, [r3, #28]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a52:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002a54:	f043 0304 	orr.w	r3, r3, #4
 8002a58:	6443      	str	r3, [r0, #68]	; 0x44
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002a5a:	2112      	movs	r1, #18
 8002a5c:	f7ff face 	bl	8001ffc <I2C_Enable_IRQ>
    I2C_Flush_TXDR(hi2c);
 8002a60:	4620      	mov	r0, r4
 8002a62:	f7ff fa9e 	bl	8001fa2 <I2C_Flush_TXDR>
  __HAL_UNLOCK(hi2c);
 8002a66:	2000      	movs	r0, #0
 8002a68:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8002a6c:	b002      	add	sp, #8
 8002a6e:	bd10      	pop	{r4, pc}
        hi2c->XferSize = hi2c->XferCount;
 8002a70:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002a72:	8523      	strh	r3, [r4, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8002a74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002a76:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002a7a:	d001      	beq.n	8002a80 <I2C_Master_ISR_DMA+0xba>
          xfermode = hi2c->XferOptions;
 8002a7c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002a7e:	e7ce      	b.n	8002a1e <I2C_Master_ISR_DMA+0x58>
          xfermode = I2C_AUTOEND_MODE;
 8002a80:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a84:	e7cb      	b.n	8002a1e <I2C_Master_ISR_DMA+0x58>
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002a86:	6822      	ldr	r2, [r4, #0]
 8002a88:	6813      	ldr	r3, [r2, #0]
 8002a8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a8e:	6013      	str	r3, [r2, #0]
 8002a90:	e7e9      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002a92:	6823      	ldr	r3, [r4, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a9a:	d103      	bne.n	8002aa4 <I2C_Master_ISR_DMA+0xde>
        I2C_ITMasterSeqCplt(hi2c);
 8002a9c:	4620      	mov	r0, r4
 8002a9e:	f7ff fc15 	bl	80022cc <I2C_ITMasterSeqCplt>
 8002aa2:	e7e0      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002aa4:	2140      	movs	r1, #64	; 0x40
 8002aa6:	4620      	mov	r0, r4
 8002aa8:	f7ff fcee 	bl	8002488 <I2C_ITError>
 8002aac:	e7db      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8002aae:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002ab2:	d01c      	beq.n	8002aee <I2C_Master_ISR_DMA+0x128>
 8002ab4:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002ab8:	d019      	beq.n	8002aee <I2C_Master_ISR_DMA+0x128>
    if (hi2c->XferCount == 0U)
 8002aba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	b98b      	cbnz	r3, 8002ae4 <I2C_Master_ISR_DMA+0x11e>
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002ac0:	6823      	ldr	r3, [r4, #0]
 8002ac2:	685a      	ldr	r2, [r3, #4]
 8002ac4:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002ac8:	d1cd      	bne.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8002aca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002acc:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002ad0:	d104      	bne.n	8002adc <I2C_Master_ISR_DMA+0x116>
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002ad2:	685a      	ldr	r2, [r3, #4]
 8002ad4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ad8:	605a      	str	r2, [r3, #4]
 8002ada:	e7c4      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
          I2C_ITMasterSeqCplt(hi2c);
 8002adc:	4620      	mov	r0, r4
 8002ade:	f7ff fbf5 	bl	80022cc <I2C_ITMasterSeqCplt>
 8002ae2:	e7c0      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002ae4:	2140      	movs	r1, #64	; 0x40
 8002ae6:	4620      	mov	r0, r4
 8002ae8:	f7ff fcce 	bl	8002488 <I2C_ITError>
 8002aec:	e7bb      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002aee:	f011 0f20 	tst.w	r1, #32
 8002af2:	d0b8      	beq.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
 8002af4:	f012 0f20 	tst.w	r2, #32
 8002af8:	d0b5      	beq.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002afa:	4620      	mov	r0, r4
 8002afc:	f7ff fe73 	bl	80027e6 <I2C_ITMasterCplt>
 8002b00:	e7b1      	b.n	8002a66 <I2C_Master_ISR_DMA+0xa0>
  __HAL_LOCK(hi2c);
 8002b02:	2002      	movs	r0, #2
}
 8002b04:	4770      	bx	lr

08002b06 <I2C_DMAAbort>:
{
 8002b06:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002b08:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002b0a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	6353      	str	r3, [r2, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002b10:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002b12:	6353      	str	r3, [r2, #52]	; 0x34
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002b14:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b60      	cmp	r3, #96	; 0x60
 8002b1c:	d002      	beq.n	8002b24 <I2C_DMAAbort+0x1e>
    HAL_I2C_ErrorCallback(hi2c);
 8002b1e:	f7ff fcb1 	bl	8002484 <HAL_I2C_ErrorCallback>
}
 8002b22:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8002b24:	2320      	movs	r3, #32
 8002b26:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    HAL_I2C_AbortCpltCallback(hi2c);
 8002b2a:	f7ff fcac 	bl	8002486 <HAL_I2C_AbortCpltCallback>
 8002b2e:	e7f8      	b.n	8002b22 <I2C_DMAAbort+0x1c>

08002b30 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b30:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	2b20      	cmp	r3, #32
 8002b38:	d124      	bne.n	8002b84 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b3a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d022      	beq.n	8002b88 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8002b42:	2301      	movs	r3, #1
 8002b44:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002b48:	2324      	movs	r3, #36	; 0x24
 8002b4a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002b4e:	6802      	ldr	r2, [r0, #0]
 8002b50:	6813      	ldr	r3, [r2, #0]
 8002b52:	f023 0301 	bic.w	r3, r3, #1
 8002b56:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002b58:	6802      	ldr	r2, [r0, #0]
 8002b5a:	6813      	ldr	r3, [r2, #0]
 8002b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002b60:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002b62:	6802      	ldr	r2, [r0, #0]
 8002b64:	6813      	ldr	r3, [r2, #0]
 8002b66:	4319      	orrs	r1, r3
 8002b68:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002b6a:	6802      	ldr	r2, [r0, #0]
 8002b6c:	6813      	ldr	r3, [r2, #0]
 8002b6e:	f043 0301 	orr.w	r3, r3, #1
 8002b72:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b74:	2320      	movs	r3, #32
 8002b76:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002b80:	4618      	mov	r0, r3
 8002b82:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002b84:	2002      	movs	r0, #2
 8002b86:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002b88:	2002      	movs	r0, #2
  }
}
 8002b8a:	4770      	bx	lr

08002b8c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	2b20      	cmp	r3, #32
 8002b94:	d122      	bne.n	8002bdc <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b96:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d020      	beq.n	8002be0 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ba4:	2324      	movs	r3, #36	; 0x24
 8002ba6:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002baa:	6802      	ldr	r2, [r0, #0]
 8002bac:	6813      	ldr	r3, [r2, #0]
 8002bae:	f023 0301 	bic.w	r3, r3, #1
 8002bb2:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002bb4:	6802      	ldr	r2, [r0, #0]
 8002bb6:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002bb8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002bbc:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002bc0:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002bc2:	6802      	ldr	r2, [r0, #0]
 8002bc4:	6813      	ldr	r3, [r2, #0]
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bcc:	2320      	movs	r3, #32
 8002bce:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8002bd8:	4618      	mov	r0, r3
 8002bda:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8002bdc:	2002      	movs	r0, #2
 8002bde:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002be0:	2002      	movs	r0, #2
  }
}
 8002be2:	4770      	bx	lr

08002be4 <HAL_RCC_OscConfig>:
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002be4:	2800      	cmp	r0, #0
 8002be6:	f000 830d 	beq.w	8003204 <HAL_RCC_OscConfig+0x620>
{
 8002bea:	b570      	push	{r4, r5, r6, lr}
 8002bec:	b082      	sub	sp, #8
 8002bee:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bf0:	6803      	ldr	r3, [r0, #0]
 8002bf2:	f013 0f01 	tst.w	r3, #1
 8002bf6:	d03b      	beq.n	8002c70 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002bf8:	4bb5      	ldr	r3, [pc, #724]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	f003 030c 	and.w	r3, r3, #12
 8002c00:	2b04      	cmp	r3, #4
 8002c02:	d01e      	beq.n	8002c42 <HAL_RCC_OscConfig+0x5e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c04:	4bb2      	ldr	r3, [pc, #712]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	f003 030c 	and.w	r3, r3, #12
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d013      	beq.n	8002c38 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c10:	6863      	ldr	r3, [r4, #4]
 8002c12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c16:	d068      	beq.n	8002cea <HAL_RCC_OscConfig+0x106>
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f040 8092 	bne.w	8002d42 <HAL_RCC_OscConfig+0x15e>
 8002c1e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002c22:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c2c:	601a      	str	r2, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c34:	601a      	str	r2, [r3, #0]
 8002c36:	e05d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x110>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002c38:	4ba5      	ldr	r3, [pc, #660]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002c40:	d0e6      	beq.n	8002c10 <HAL_RCC_OscConfig+0x2c>
 8002c42:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c46:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c4a:	4ba1      	ldr	r3, [pc, #644]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002c4c:	6819      	ldr	r1, [r3, #0]
 8002c4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002c52:	fa93 f3a3 	rbit	r3, r3
 8002c56:	fab3 f383 	clz	r3, r3
 8002c5a:	f003 031f 	and.w	r3, r3, #31
 8002c5e:	2201      	movs	r2, #1
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	420b      	tst	r3, r1
 8002c66:	d003      	beq.n	8002c70 <HAL_RCC_OscConfig+0x8c>
 8002c68:	6863      	ldr	r3, [r4, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f000 82cc 	beq.w	8003208 <HAL_RCC_OscConfig+0x624>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c70:	6823      	ldr	r3, [r4, #0]
 8002c72:	f013 0f02 	tst.w	r3, #2
 8002c76:	f000 80c6 	beq.w	8002e06 <HAL_RCC_OscConfig+0x222>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002c7a:	4b95      	ldr	r3, [pc, #596]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f013 0f0c 	tst.w	r3, #12
 8002c82:	f000 809c 	beq.w	8002dbe <HAL_RCC_OscConfig+0x1da>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002c86:	4b92      	ldr	r3, [pc, #584]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f003 030c 	and.w	r3, r3, #12
 8002c8e:	2b08      	cmp	r3, #8
 8002c90:	f000 808f 	beq.w	8002db2 <HAL_RCC_OscConfig+0x1ce>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c94:	6923      	ldr	r3, [r4, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	f000 80f3 	beq.w	8002e82 <HAL_RCC_OscConfig+0x29e>
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ca2:	fab3 f383 	clz	r3, r3
 8002ca6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002caa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb2:	f7fe fa95 	bl	80011e0 <HAL_GetTick>
 8002cb6:	4605      	mov	r5, r0
 8002cb8:	2302      	movs	r3, #2
 8002cba:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cbe:	4b84      	ldr	r3, [pc, #528]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002cc0:	6819      	ldr	r1, [r3, #0]
 8002cc2:	2302      	movs	r3, #2
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	fab3 f383 	clz	r3, r3
 8002ccc:	f003 031f 	and.w	r3, r3, #31
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd6:	420b      	tst	r3, r1
 8002cd8:	f040 80c4 	bne.w	8002e64 <HAL_RCC_OscConfig+0x280>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002cdc:	f7fe fa80 	bl	80011e0 <HAL_GetTick>
 8002ce0:	1b40      	subs	r0, r0, r5
 8002ce2:	2802      	cmp	r0, #2
 8002ce4:	d9e8      	bls.n	8002cb8 <HAL_RCC_OscConfig+0xd4>
          {
            return HAL_TIMEOUT;
 8002ce6:	2003      	movs	r0, #3
 8002ce8:	e295      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cea:	4a79      	ldr	r2, [pc, #484]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002cec:	6813      	ldr	r3, [r2, #0]
 8002cee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf2:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cf4:	4a76      	ldr	r2, [pc, #472]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002cf6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002cf8:	f023 030f 	bic.w	r3, r3, #15
 8002cfc:	68a1      	ldr	r1, [r4, #8]
 8002cfe:	430b      	orrs	r3, r1
 8002d00:	62d3      	str	r3, [r2, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d02:	6863      	ldr	r3, [r4, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d036      	beq.n	8002d76 <HAL_RCC_OscConfig+0x192>
        tickstart = HAL_GetTick();
 8002d08:	f7fe fa6a 	bl	80011e0 <HAL_GetTick>
 8002d0c:	4605      	mov	r5, r0
 8002d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d12:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d16:	4b6e      	ldr	r3, [pc, #440]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002d18:	6819      	ldr	r1, [r3, #0]
 8002d1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d1e:	fa93 f3a3 	rbit	r3, r3
 8002d22:	fab3 f383 	clz	r3, r3
 8002d26:	f003 031f 	and.w	r3, r3, #31
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	420b      	tst	r3, r1
 8002d32:	d19d      	bne.n	8002c70 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d34:	f7fe fa54 	bl	80011e0 <HAL_GetTick>
 8002d38:	1b40      	subs	r0, r0, r5
 8002d3a:	2864      	cmp	r0, #100	; 0x64
 8002d3c:	d9e7      	bls.n	8002d0e <HAL_RCC_OscConfig+0x12a>
            return HAL_TIMEOUT;
 8002d3e:	2003      	movs	r0, #3
 8002d40:	e269      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d46:	d009      	beq.n	8002d5c <HAL_RCC_OscConfig+0x178>
 8002d48:	4b61      	ldr	r3, [pc, #388]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d50:	601a      	str	r2, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d58:	601a      	str	r2, [r3, #0]
 8002d5a:	e7cb      	b.n	8002cf4 <HAL_RCC_OscConfig+0x110>
 8002d5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d60:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	e7be      	b.n	8002cf4 <HAL_RCC_OscConfig+0x110>
        tickstart = HAL_GetTick();
 8002d76:	f7fe fa33 	bl	80011e0 <HAL_GetTick>
 8002d7a:	4605      	mov	r5, r0
 8002d7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d80:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d84:	4b52      	ldr	r3, [pc, #328]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002d86:	6819      	ldr	r1, [r3, #0]
 8002d88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d8c:	fa93 f3a3 	rbit	r3, r3
 8002d90:	fab3 f383 	clz	r3, r3
 8002d94:	f003 031f 	and.w	r3, r3, #31
 8002d98:	2201      	movs	r2, #1
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	420b      	tst	r3, r1
 8002da0:	f43f af66 	beq.w	8002c70 <HAL_RCC_OscConfig+0x8c>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002da4:	f7fe fa1c 	bl	80011e0 <HAL_GetTick>
 8002da8:	1b40      	subs	r0, r0, r5
 8002daa:	2864      	cmp	r0, #100	; 0x64
 8002dac:	d9e6      	bls.n	8002d7c <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8002dae:	2003      	movs	r0, #3
 8002db0:	e231      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002db2:	4b47      	ldr	r3, [pc, #284]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002dba:	f47f af6b 	bne.w	8002c94 <HAL_RCC_OscConfig+0xb0>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	fa93 f3a3 	rbit	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dc4:	4b42      	ldr	r3, [pc, #264]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002dc6:	6819      	ldr	r1, [r3, #0]
 8002dc8:	2302      	movs	r3, #2
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	fab3 f383 	clz	r3, r3
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	420b      	tst	r3, r1
 8002dde:	d004      	beq.n	8002dea <HAL_RCC_OscConfig+0x206>
 8002de0:	6923      	ldr	r3, [r4, #16]
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d001      	beq.n	8002dea <HAL_RCC_OscConfig+0x206>
        return HAL_ERROR;
 8002de6:	2001      	movs	r0, #1
 8002de8:	e215      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dea:	4839      	ldr	r0, [pc, #228]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002dec:	6803      	ldr	r3, [r0, #0]
 8002dee:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002df2:	6961      	ldr	r1, [r4, #20]
 8002df4:	22f8      	movs	r2, #248	; 0xf8
 8002df6:	fa92 f2a2 	rbit	r2, r2
 8002dfa:	fab2 f282 	clz	r2, r2
 8002dfe:	fa01 f202 	lsl.w	r2, r1, r2
 8002e02:	4313      	orrs	r3, r2
 8002e04:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e06:	6823      	ldr	r3, [r4, #0]
 8002e08:	f013 0f08 	tst.w	r3, #8
 8002e0c:	f000 808c 	beq.w	8002f28 <HAL_RCC_OscConfig+0x344>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e10:	69a3      	ldr	r3, [r4, #24]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d060      	beq.n	8002ed8 <HAL_RCC_OscConfig+0x2f4>
 8002e16:	2101      	movs	r1, #1
 8002e18:	fa91 f2a1 	rbit	r2, r1
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e1c:	fab2 f282 	clz	r2, r2
 8002e20:	4b2c      	ldr	r3, [pc, #176]	; (8002ed4 <HAL_RCC_OscConfig+0x2f0>)
 8002e22:	4413      	add	r3, r2
 8002e24:	009b      	lsls	r3, r3, #2
 8002e26:	6019      	str	r1, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e28:	f7fe f9da 	bl	80011e0 <HAL_GetTick>
 8002e2c:	4605      	mov	r5, r0
 8002e2e:	2302      	movs	r3, #2
 8002e30:	fa93 f2a3 	rbit	r2, r3
 8002e34:	fa93 f2a3 	rbit	r2, r3
 8002e38:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e3c:	4a24      	ldr	r2, [pc, #144]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002e3e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002e40:	fa93 f3a3 	rbit	r3, r3
 8002e44:	fab3 f383 	clz	r3, r3
 8002e48:	f003 031f 	and.w	r3, r3, #31
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	420b      	tst	r3, r1
 8002e54:	d168      	bne.n	8002f28 <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e56:	f7fe f9c3 	bl	80011e0 <HAL_GetTick>
 8002e5a:	1b40      	subs	r0, r0, r5
 8002e5c:	2802      	cmp	r0, #2
 8002e5e:	d9e6      	bls.n	8002e2e <HAL_RCC_OscConfig+0x24a>
        {
          return HAL_TIMEOUT;
 8002e60:	2003      	movs	r0, #3
 8002e62:	e1d8      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e64:	481a      	ldr	r0, [pc, #104]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002e66:	6803      	ldr	r3, [r0, #0]
 8002e68:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002e6c:	6961      	ldr	r1, [r4, #20]
 8002e6e:	22f8      	movs	r2, #248	; 0xf8
 8002e70:	fa92 f2a2 	rbit	r2, r2
 8002e74:	fab2 f282 	clz	r2, r2
 8002e78:	fa01 f202 	lsl.w	r2, r1, r2
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	6003      	str	r3, [r0, #0]
 8002e80:	e7c1      	b.n	8002e06 <HAL_RCC_OscConfig+0x222>
 8002e82:	2301      	movs	r3, #1
 8002e84:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002e88:	fab3 f383 	clz	r3, r3
 8002e8c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002e90:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002e9a:	f7fe f9a1 	bl	80011e0 <HAL_GetTick>
 8002e9e:	4605      	mov	r5, r0
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <HAL_RCC_OscConfig+0x2ec>)
 8002ea8:	6819      	ldr	r1, [r3, #0]
 8002eaa:	2302      	movs	r3, #2
 8002eac:	fa93 f3a3 	rbit	r3, r3
 8002eb0:	fab3 f383 	clz	r3, r3
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	2201      	movs	r2, #1
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	420b      	tst	r3, r1
 8002ec0:	d0a1      	beq.n	8002e06 <HAL_RCC_OscConfig+0x222>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ec2:	f7fe f98d 	bl	80011e0 <HAL_GetTick>
 8002ec6:	1b40      	subs	r0, r0, r5
 8002ec8:	2802      	cmp	r0, #2
 8002eca:	d9e9      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x2bc>
            return HAL_TIMEOUT;
 8002ecc:	2003      	movs	r0, #3
 8002ece:	e1a2      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	10908120 	.word	0x10908120
 8002ed8:	2201      	movs	r2, #1
 8002eda:	fa92 f2a2 	rbit	r2, r2
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ede:	fab2 f282 	clz	r2, r2
 8002ee2:	4bbc      	ldr	r3, [pc, #752]	; (80031d4 <HAL_RCC_OscConfig+0x5f0>)
 8002ee4:	4413      	add	r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	2200      	movs	r2, #0
 8002eea:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002eec:	f7fe f978 	bl	80011e0 <HAL_GetTick>
 8002ef0:	4605      	mov	r5, r0
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	fa93 f2a3 	rbit	r2, r3
 8002ef8:	fa93 f2a3 	rbit	r2, r3
 8002efc:	fa93 f2a3 	rbit	r2, r3
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f00:	4ab5      	ldr	r2, [pc, #724]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002f02:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002f04:	fa93 f3a3 	rbit	r3, r3
 8002f08:	fab3 f383 	clz	r3, r3
 8002f0c:	f003 031f 	and.w	r3, r3, #31
 8002f10:	2201      	movs	r2, #1
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	420b      	tst	r3, r1
 8002f18:	d006      	beq.n	8002f28 <HAL_RCC_OscConfig+0x344>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f1a:	f7fe f961 	bl	80011e0 <HAL_GetTick>
 8002f1e:	1b40      	subs	r0, r0, r5
 8002f20:	2802      	cmp	r0, #2
 8002f22:	d9e6      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x30e>
        {
          return HAL_TIMEOUT;
 8002f24:	2003      	movs	r0, #3
 8002f26:	e176      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f28:	6823      	ldr	r3, [r4, #0]
 8002f2a:	f013 0f04 	tst.w	r3, #4
 8002f2e:	f000 80b3 	beq.w	8003098 <HAL_RCC_OscConfig+0x4b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f32:	4ba9      	ldr	r3, [pc, #676]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002f3a:	d120      	bne.n	8002f7e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f3c:	4ba6      	ldr	r3, [pc, #664]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002f3e:	69da      	ldr	r2, [r3, #28]
 8002f40:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002f44:	61da      	str	r2, [r3, #28]
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4c:	9301      	str	r3, [sp, #4]
 8002f4e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002f50:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f52:	4ba2      	ldr	r3, [pc, #648]	; (80031dc <HAL_RCC_OscConfig+0x5f8>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f5a:	d012      	beq.n	8002f82 <HAL_RCC_OscConfig+0x39e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f5c:	68e3      	ldr	r3, [r4, #12]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d023      	beq.n	8002faa <HAL_RCC_OscConfig+0x3c6>
 8002f62:	bb73      	cbnz	r3, 8002fc2 <HAL_RCC_OscConfig+0x3de>
 8002f64:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002f68:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002f6c:	6a1a      	ldr	r2, [r3, #32]
 8002f6e:	f022 0201 	bic.w	r2, r2, #1
 8002f72:	621a      	str	r2, [r3, #32]
 8002f74:	6a1a      	ldr	r2, [r3, #32]
 8002f76:	f022 0204 	bic.w	r2, r2, #4
 8002f7a:	621a      	str	r2, [r3, #32]
 8002f7c:	e01a      	b.n	8002fb4 <HAL_RCC_OscConfig+0x3d0>
    FlagStatus       pwrclkchanged = RESET;
 8002f7e:	2500      	movs	r5, #0
 8002f80:	e7e7      	b.n	8002f52 <HAL_RCC_OscConfig+0x36e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f82:	4a96      	ldr	r2, [pc, #600]	; (80031dc <HAL_RCC_OscConfig+0x5f8>)
 8002f84:	6813      	ldr	r3, [r2, #0]
 8002f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f8a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002f8c:	f7fe f928 	bl	80011e0 <HAL_GetTick>
 8002f90:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f92:	4b92      	ldr	r3, [pc, #584]	; (80031dc <HAL_RCC_OscConfig+0x5f8>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f9a:	d1df      	bne.n	8002f5c <HAL_RCC_OscConfig+0x378>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f9c:	f7fe f920 	bl	80011e0 <HAL_GetTick>
 8002fa0:	1b80      	subs	r0, r0, r6
 8002fa2:	2864      	cmp	r0, #100	; 0x64
 8002fa4:	d9f5      	bls.n	8002f92 <HAL_RCC_OscConfig+0x3ae>
          return HAL_TIMEOUT;
 8002fa6:	2003      	movs	r0, #3
 8002fa8:	e135      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002faa:	4a8b      	ldr	r2, [pc, #556]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002fac:	6a13      	ldr	r3, [r2, #32]
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fb4:	68e3      	ldr	r3, [r4, #12]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d041      	beq.n	800303e <HAL_RCC_OscConfig+0x45a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fba:	f7fe f911 	bl	80011e0 <HAL_GetTick>
 8002fbe:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fc0:	e02b      	b.n	800301a <HAL_RCC_OscConfig+0x436>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fc2:	2b05      	cmp	r3, #5
 8002fc4:	d009      	beq.n	8002fda <HAL_RCC_OscConfig+0x3f6>
 8002fc6:	4b84      	ldr	r3, [pc, #528]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002fc8:	6a1a      	ldr	r2, [r3, #32]
 8002fca:	f022 0201 	bic.w	r2, r2, #1
 8002fce:	621a      	str	r2, [r3, #32]
 8002fd0:	6a1a      	ldr	r2, [r3, #32]
 8002fd2:	f022 0204 	bic.w	r2, r2, #4
 8002fd6:	621a      	str	r2, [r3, #32]
 8002fd8:	e7ec      	b.n	8002fb4 <HAL_RCC_OscConfig+0x3d0>
 8002fda:	4b7f      	ldr	r3, [pc, #508]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002fdc:	6a1a      	ldr	r2, [r3, #32]
 8002fde:	f042 0204 	orr.w	r2, r2, #4
 8002fe2:	621a      	str	r2, [r3, #32]
 8002fe4:	6a1a      	ldr	r2, [r3, #32]
 8002fe6:	f042 0201 	orr.w	r2, r2, #1
 8002fea:	621a      	str	r2, [r3, #32]
 8002fec:	e7e2      	b.n	8002fb4 <HAL_RCC_OscConfig+0x3d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fee:	4b7a      	ldr	r3, [pc, #488]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8002ff0:	6a19      	ldr	r1, [r3, #32]
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	fab3 f383 	clz	r3, r3
 8002ffc:	f003 031f 	and.w	r3, r3, #31
 8003000:	2201      	movs	r2, #1
 8003002:	fa02 f303 	lsl.w	r3, r2, r3
 8003006:	4219      	tst	r1, r3
 8003008:	d145      	bne.n	8003096 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800300a:	f7fe f8e9 	bl	80011e0 <HAL_GetTick>
 800300e:	1b80      	subs	r0, r0, r6
 8003010:	f241 3388 	movw	r3, #5000	; 0x1388
 8003014:	4298      	cmp	r0, r3
 8003016:	f200 80f9 	bhi.w	800320c <HAL_RCC_OscConfig+0x628>
 800301a:	2302      	movs	r3, #2
 800301c:	fa93 f2a3 	rbit	r2, r3
 8003020:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003024:	fab3 f383 	clz	r3, r3
 8003028:	095b      	lsrs	r3, r3, #5
 800302a:	f043 0302 	orr.w	r3, r3, #2
 800302e:	2b02      	cmp	r3, #2
 8003030:	d0dd      	beq.n	8002fee <HAL_RCC_OscConfig+0x40a>
 8003032:	2302      	movs	r3, #2
 8003034:	fa93 f3a3 	rbit	r3, r3
 8003038:	4b67      	ldr	r3, [pc, #412]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 800303a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800303c:	e7d9      	b.n	8002ff2 <HAL_RCC_OscConfig+0x40e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800303e:	f7fe f8cf 	bl	80011e0 <HAL_GetTick>
 8003042:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003044:	e015      	b.n	8003072 <HAL_RCC_OscConfig+0x48e>
 8003046:	4b64      	ldr	r3, [pc, #400]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8003048:	6a19      	ldr	r1, [r3, #32]
 800304a:	2302      	movs	r3, #2
 800304c:	fa93 f3a3 	rbit	r3, r3
 8003050:	fab3 f383 	clz	r3, r3
 8003054:	f003 031f 	and.w	r3, r3, #31
 8003058:	2201      	movs	r2, #1
 800305a:	fa02 f303 	lsl.w	r3, r2, r3
 800305e:	4219      	tst	r1, r3
 8003060:	d019      	beq.n	8003096 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003062:	f7fe f8bd 	bl	80011e0 <HAL_GetTick>
 8003066:	1b80      	subs	r0, r0, r6
 8003068:	f241 3388 	movw	r3, #5000	; 0x1388
 800306c:	4298      	cmp	r0, r3
 800306e:	f200 80cf 	bhi.w	8003210 <HAL_RCC_OscConfig+0x62c>
 8003072:	2302      	movs	r3, #2
 8003074:	fa93 f2a3 	rbit	r2, r3
 8003078:	fa93 f3a3 	rbit	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800307c:	fab3 f383 	clz	r3, r3
 8003080:	095b      	lsrs	r3, r3, #5
 8003082:	f043 0302 	orr.w	r3, r3, #2
 8003086:	2b02      	cmp	r3, #2
 8003088:	d0dd      	beq.n	8003046 <HAL_RCC_OscConfig+0x462>
 800308a:	2302      	movs	r3, #2
 800308c:	fa93 f3a3 	rbit	r3, r3
 8003090:	4b51      	ldr	r3, [pc, #324]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8003092:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003094:	e7d9      	b.n	800304a <HAL_RCC_OscConfig+0x466>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003096:	bbb5      	cbnz	r5, 8003106 <HAL_RCC_OscConfig+0x522>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003098:	69e3      	ldr	r3, [r4, #28]
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 80ba 	beq.w	8003214 <HAL_RCC_OscConfig+0x630>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030a0:	4a4d      	ldr	r2, [pc, #308]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 80030a2:	6852      	ldr	r2, [r2, #4]
 80030a4:	f002 020c 	and.w	r2, r2, #12
 80030a8:	2a08      	cmp	r2, #8
 80030aa:	f000 8099 	beq.w	80031e0 <HAL_RCC_OscConfig+0x5fc>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d02f      	beq.n	8003112 <HAL_RCC_OscConfig+0x52e>
 80030b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80030b6:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ba:	fab3 f383 	clz	r3, r3
 80030be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030c2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030cc:	f7fe f888 	bl	80011e0 <HAL_GetTick>
 80030d0:	4604      	mov	r4, r0
 80030d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030d6:	fa93 f3a3 	rbit	r3, r3
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030da:	4b3f      	ldr	r3, [pc, #252]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 80030dc:	6819      	ldr	r1, [r3, #0]
 80030de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030e2:	fa93 f3a3 	rbit	r3, r3
 80030e6:	fab3 f383 	clz	r3, r3
 80030ea:	f003 031f 	and.w	r3, r3, #31
 80030ee:	2201      	movs	r2, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	4219      	tst	r1, r3
 80030f6:	d06b      	beq.n	80031d0 <HAL_RCC_OscConfig+0x5ec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030f8:	f7fe f872 	bl	80011e0 <HAL_GetTick>
 80030fc:	1b00      	subs	r0, r0, r4
 80030fe:	2802      	cmp	r0, #2
 8003100:	d9e7      	bls.n	80030d2 <HAL_RCC_OscConfig+0x4ee>
          {
            return HAL_TIMEOUT;
 8003102:	2003      	movs	r0, #3
 8003104:	e087      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003106:	4a34      	ldr	r2, [pc, #208]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8003108:	69d3      	ldr	r3, [r2, #28]
 800310a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800310e:	61d3      	str	r3, [r2, #28]
 8003110:	e7c2      	b.n	8003098 <HAL_RCC_OscConfig+0x4b4>
 8003112:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003116:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800311a:	fab3 f383 	clz	r3, r3
 800311e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003122:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003126:	009b      	lsls	r3, r3, #2
 8003128:	2200      	movs	r2, #0
 800312a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800312c:	f7fe f858 	bl	80011e0 <HAL_GetTick>
 8003130:	4605      	mov	r5, r0
 8003132:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003136:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800313a:	4b27      	ldr	r3, [pc, #156]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 800313c:	6819      	ldr	r1, [r3, #0]
 800313e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003142:	fa93 f3a3 	rbit	r3, r3
 8003146:	fab3 f383 	clz	r3, r3
 800314a:	f003 031f 	and.w	r3, r3, #31
 800314e:	2201      	movs	r2, #1
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	4219      	tst	r1, r3
 8003156:	d006      	beq.n	8003166 <HAL_RCC_OscConfig+0x582>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003158:	f7fe f842 	bl	80011e0 <HAL_GetTick>
 800315c:	1b40      	subs	r0, r0, r5
 800315e:	2802      	cmp	r0, #2
 8003160:	d9e7      	bls.n	8003132 <HAL_RCC_OscConfig+0x54e>
            return HAL_TIMEOUT;
 8003162:	2003      	movs	r0, #3
 8003164:	e057      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003166:	491c      	ldr	r1, [pc, #112]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 8003168:	684b      	ldr	r3, [r1, #4]
 800316a:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800316e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003170:	6a20      	ldr	r0, [r4, #32]
 8003172:	4302      	orrs	r2, r0
 8003174:	4313      	orrs	r3, r2
 8003176:	604b      	str	r3, [r1, #4]
 8003178:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800317c:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8003180:	fab3 f383 	clz	r3, r3
 8003184:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003188:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	2201      	movs	r2, #1
 8003190:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8003192:	f7fe f825 	bl	80011e0 <HAL_GetTick>
 8003196:	4604      	mov	r4, r0
 8003198:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800319c:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031a0:	4b0d      	ldr	r3, [pc, #52]	; (80031d8 <HAL_RCC_OscConfig+0x5f4>)
 80031a2:	6819      	ldr	r1, [r3, #0]
 80031a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031a8:	fa93 f3a3 	rbit	r3, r3
 80031ac:	fab3 f383 	clz	r3, r3
 80031b0:	f003 031f 	and.w	r3, r3, #31
 80031b4:	2201      	movs	r2, #1
 80031b6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ba:	4219      	tst	r1, r3
 80031bc:	d106      	bne.n	80031cc <HAL_RCC_OscConfig+0x5e8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031be:	f7fe f80f 	bl	80011e0 <HAL_GetTick>
 80031c2:	1b00      	subs	r0, r0, r4
 80031c4:	2802      	cmp	r0, #2
 80031c6:	d9e7      	bls.n	8003198 <HAL_RCC_OscConfig+0x5b4>
            return HAL_TIMEOUT;
 80031c8:	2003      	movs	r0, #3
 80031ca:	e024      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
        }
      }
    }
  }

  return HAL_OK;
 80031cc:	2000      	movs	r0, #0
 80031ce:	e022      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
 80031d0:	2000      	movs	r0, #0
 80031d2:	e020      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
 80031d4:	10908120 	.word	0x10908120
 80031d8:	40021000 	.word	0x40021000
 80031dc:	40007000 	.word	0x40007000
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d01a      	beq.n	800321a <HAL_RCC_OscConfig+0x636>
        pll_config = RCC->CFGR;
 80031e4:	4b0f      	ldr	r3, [pc, #60]	; (8003224 <HAL_RCC_OscConfig+0x640>)
 80031e6:	685b      	ldr	r3, [r3, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80031e8:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80031ec:	6a22      	ldr	r2, [r4, #32]
 80031ee:	4291      	cmp	r1, r2
 80031f0:	d001      	beq.n	80031f6 <HAL_RCC_OscConfig+0x612>
          return HAL_ERROR;
 80031f2:	2001      	movs	r0, #1
 80031f4:	e00f      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80031f6:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80031fa:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d00e      	beq.n	800321e <HAL_RCC_OscConfig+0x63a>
          return HAL_ERROR;
 8003200:	2001      	movs	r0, #1
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
    return HAL_ERROR;
 8003204:	2001      	movs	r0, #1
}
 8003206:	4770      	bx	lr
        return HAL_ERROR;
 8003208:	2001      	movs	r0, #1
 800320a:	e004      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 800320c:	2003      	movs	r0, #3
 800320e:	e002      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
          return HAL_TIMEOUT;
 8003210:	2003      	movs	r0, #3
 8003212:	e000      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 8003214:	2000      	movs	r0, #0
}
 8003216:	b002      	add	sp, #8
 8003218:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800321a:	2001      	movs	r0, #1
 800321c:	e7fb      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
  return HAL_OK;
 800321e:	2000      	movs	r0, #0
 8003220:	e7f9      	b.n	8003216 <HAL_RCC_OscConfig+0x632>
 8003222:	bf00      	nop
 8003224:	40021000 	.word	0x40021000

08003228 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8003228:	4b18      	ldr	r3, [pc, #96]	; (800328c <HAL_RCC_GetSysClockFreq+0x64>)
 800322a:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800322c:	f003 020c 	and.w	r2, r3, #12
 8003230:	2a04      	cmp	r2, #4
 8003232:	d003      	beq.n	800323c <HAL_RCC_GetSysClockFreq+0x14>
 8003234:	2a08      	cmp	r2, #8
 8003236:	d003      	beq.n	8003240 <HAL_RCC_GetSysClockFreq+0x18>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003238:	4815      	ldr	r0, [pc, #84]	; (8003290 <HAL_RCC_GetSysClockFreq+0x68>)
      break;
    }
  }
  return sysclockfreq;
}
 800323a:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800323c:	4815      	ldr	r0, [pc, #84]	; (8003294 <HAL_RCC_GetSysClockFreq+0x6c>)
 800323e:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003240:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8003244:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003248:	fa92 f2a2 	rbit	r2, r2
 800324c:	fab2 f282 	clz	r2, r2
 8003250:	fa21 f202 	lsr.w	r2, r1, r2
 8003254:	4910      	ldr	r1, [pc, #64]	; (8003298 <HAL_RCC_GetSysClockFreq+0x70>)
 8003256:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003258:	4a0c      	ldr	r2, [pc, #48]	; (800328c <HAL_RCC_GetSysClockFreq+0x64>)
 800325a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800325c:	f002 020f 	and.w	r2, r2, #15
 8003260:	210f      	movs	r1, #15
 8003262:	fa91 f1a1 	rbit	r1, r1
 8003266:	fab1 f181 	clz	r1, r1
 800326a:	40ca      	lsrs	r2, r1
 800326c:	490b      	ldr	r1, [pc, #44]	; (800329c <HAL_RCC_GetSysClockFreq+0x74>)
 800326e:	5c8a      	ldrb	r2, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003270:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003274:	d005      	beq.n	8003282 <HAL_RCC_GetSysClockFreq+0x5a>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003276:	4b07      	ldr	r3, [pc, #28]	; (8003294 <HAL_RCC_GetSysClockFreq+0x6c>)
 8003278:	fbb3 f3f2 	udiv	r3, r3, r2
 800327c:	fb00 f003 	mul.w	r0, r0, r3
 8003280:	4770      	bx	lr
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003282:	4b07      	ldr	r3, [pc, #28]	; (80032a0 <HAL_RCC_GetSysClockFreq+0x78>)
 8003284:	fb03 f000 	mul.w	r0, r3, r0
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	40021000 	.word	0x40021000
 8003290:	007a1200 	.word	0x007a1200
 8003294:	01e84800 	.word	0x01e84800
 8003298:	08006c14 	.word	0x08006c14
 800329c:	08006c24 	.word	0x08006c24
 80032a0:	003d0900 	.word	0x003d0900

080032a4 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 80032a4:	2800      	cmp	r0, #0
 80032a6:	f000 80c1 	beq.w	800342c <HAL_RCC_ClockConfig+0x188>
{
 80032aa:	b570      	push	{r4, r5, r6, lr}
 80032ac:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032ae:	4b61      	ldr	r3, [pc, #388]	; (8003434 <HAL_RCC_ClockConfig+0x190>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0307 	and.w	r3, r3, #7
 80032b6:	428b      	cmp	r3, r1
 80032b8:	d20c      	bcs.n	80032d4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ba:	4a5e      	ldr	r2, [pc, #376]	; (8003434 <HAL_RCC_ClockConfig+0x190>)
 80032bc:	6813      	ldr	r3, [r2, #0]
 80032be:	f023 0307 	bic.w	r3, r3, #7
 80032c2:	430b      	orrs	r3, r1
 80032c4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032c6:	6813      	ldr	r3, [r2, #0]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	428b      	cmp	r3, r1
 80032ce:	d001      	beq.n	80032d4 <HAL_RCC_ClockConfig+0x30>
      return HAL_ERROR;
 80032d0:	2001      	movs	r0, #1
}
 80032d2:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d4:	6823      	ldr	r3, [r4, #0]
 80032d6:	f013 0f02 	tst.w	r3, #2
 80032da:	d006      	beq.n	80032ea <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032dc:	4a56      	ldr	r2, [pc, #344]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 80032de:	6853      	ldr	r3, [r2, #4]
 80032e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032e4:	68a0      	ldr	r0, [r4, #8]
 80032e6:	4303      	orrs	r3, r0
 80032e8:	6053      	str	r3, [r2, #4]
 80032ea:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032ec:	6823      	ldr	r3, [r4, #0]
 80032ee:	f013 0f01 	tst.w	r3, #1
 80032f2:	d05a      	beq.n	80033aa <HAL_RCC_ClockConfig+0x106>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032f4:	6863      	ldr	r3, [r4, #4]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d02d      	beq.n	8003356 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d040      	beq.n	8003380 <HAL_RCC_ClockConfig+0xdc>
 80032fe:	2202      	movs	r2, #2
 8003300:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003304:	4a4c      	ldr	r2, [pc, #304]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 8003306:	6810      	ldr	r0, [r2, #0]
 8003308:	2202      	movs	r2, #2
 800330a:	fa92 f2a2 	rbit	r2, r2
 800330e:	fab2 f282 	clz	r2, r2
 8003312:	f002 021f 	and.w	r2, r2, #31
 8003316:	2101      	movs	r1, #1
 8003318:	fa01 f202 	lsl.w	r2, r1, r2
 800331c:	4210      	tst	r0, r2
 800331e:	f000 8087 	beq.w	8003430 <HAL_RCC_ClockConfig+0x18c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003322:	4945      	ldr	r1, [pc, #276]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 8003324:	684a      	ldr	r2, [r1, #4]
 8003326:	f022 0203 	bic.w	r2, r2, #3
 800332a:	4313      	orrs	r3, r2
 800332c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800332e:	f7fd ff57 	bl	80011e0 <HAL_GetTick>
 8003332:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003334:	4b40      	ldr	r3, [pc, #256]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 030c 	and.w	r3, r3, #12
 800333c:	6862      	ldr	r2, [r4, #4]
 800333e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003342:	d032      	beq.n	80033aa <HAL_RCC_ClockConfig+0x106>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003344:	f7fd ff4c 	bl	80011e0 <HAL_GetTick>
 8003348:	1b80      	subs	r0, r0, r6
 800334a:	f241 3388 	movw	r3, #5000	; 0x1388
 800334e:	4298      	cmp	r0, r3
 8003350:	d9f0      	bls.n	8003334 <HAL_RCC_ClockConfig+0x90>
        return HAL_TIMEOUT;
 8003352:	2003      	movs	r0, #3
 8003354:	e7bd      	b.n	80032d2 <HAL_RCC_ClockConfig+0x2e>
 8003356:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800335a:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800335e:	4a36      	ldr	r2, [pc, #216]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 8003360:	6810      	ldr	r0, [r2, #0]
 8003362:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003366:	fa92 f2a2 	rbit	r2, r2
 800336a:	fab2 f282 	clz	r2, r2
 800336e:	f002 021f 	and.w	r2, r2, #31
 8003372:	2101      	movs	r1, #1
 8003374:	fa01 f202 	lsl.w	r2, r1, r2
 8003378:	4202      	tst	r2, r0
 800337a:	d1d2      	bne.n	8003322 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 800337c:	2001      	movs	r0, #1
 800337e:	e7a8      	b.n	80032d2 <HAL_RCC_ClockConfig+0x2e>
 8003380:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003384:	fa92 f2a2 	rbit	r2, r2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003388:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 800338a:	6810      	ldr	r0, [r2, #0]
 800338c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003390:	fa92 f2a2 	rbit	r2, r2
 8003394:	fab2 f282 	clz	r2, r2
 8003398:	f002 021f 	and.w	r2, r2, #31
 800339c:	2101      	movs	r1, #1
 800339e:	fa01 f202 	lsl.w	r2, r1, r2
 80033a2:	4210      	tst	r0, r2
 80033a4:	d1bd      	bne.n	8003322 <HAL_RCC_ClockConfig+0x7e>
        return HAL_ERROR;
 80033a6:	2001      	movs	r0, #1
 80033a8:	e793      	b.n	80032d2 <HAL_RCC_ClockConfig+0x2e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033aa:	4b22      	ldr	r3, [pc, #136]	; (8003434 <HAL_RCC_ClockConfig+0x190>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	42ab      	cmp	r3, r5
 80033b4:	d90c      	bls.n	80033d0 <HAL_RCC_ClockConfig+0x12c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033b6:	4a1f      	ldr	r2, [pc, #124]	; (8003434 <HAL_RCC_ClockConfig+0x190>)
 80033b8:	6813      	ldr	r3, [r2, #0]
 80033ba:	f023 0307 	bic.w	r3, r3, #7
 80033be:	432b      	orrs	r3, r5
 80033c0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c2:	6813      	ldr	r3, [r2, #0]
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	42ab      	cmp	r3, r5
 80033ca:	d001      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x12c>
      return HAL_ERROR;
 80033cc:	2001      	movs	r0, #1
 80033ce:	e780      	b.n	80032d2 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d0:	6823      	ldr	r3, [r4, #0]
 80033d2:	f013 0f04 	tst.w	r3, #4
 80033d6:	d006      	beq.n	80033e6 <HAL_RCC_ClockConfig+0x142>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033d8:	4a17      	ldr	r2, [pc, #92]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 80033da:	6853      	ldr	r3, [r2, #4]
 80033dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033e0:	68e1      	ldr	r1, [r4, #12]
 80033e2:	430b      	orrs	r3, r1
 80033e4:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033e6:	6823      	ldr	r3, [r4, #0]
 80033e8:	f013 0f08 	tst.w	r3, #8
 80033ec:	d007      	beq.n	80033fe <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033ee:	4a12      	ldr	r2, [pc, #72]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 80033f0:	6853      	ldr	r3, [r2, #4]
 80033f2:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80033f6:	6921      	ldr	r1, [r4, #16]
 80033f8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80033fc:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80033fe:	f7ff ff13 	bl	8003228 <HAL_RCC_GetSysClockFreq>
 8003402:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <HAL_RCC_ClockConfig+0x194>)
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800340a:	22f0      	movs	r2, #240	; 0xf0
 800340c:	fa92 f2a2 	rbit	r2, r2
 8003410:	fab2 f282 	clz	r2, r2
 8003414:	40d3      	lsrs	r3, r2
 8003416:	4a09      	ldr	r2, [pc, #36]	; (800343c <HAL_RCC_ClockConfig+0x198>)
 8003418:	5cd3      	ldrb	r3, [r2, r3]
 800341a:	40d8      	lsrs	r0, r3
 800341c:	4b08      	ldr	r3, [pc, #32]	; (8003440 <HAL_RCC_ClockConfig+0x19c>)
 800341e:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8003420:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_RCC_ClockConfig+0x1a0>)
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	f7fd fc14 	bl	8000c50 <HAL_InitTick>
  return HAL_OK;
 8003428:	2000      	movs	r0, #0
 800342a:	e752      	b.n	80032d2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800342c:	2001      	movs	r0, #1
}
 800342e:	4770      	bx	lr
        return HAL_ERROR;
 8003430:	2001      	movs	r0, #1
 8003432:	e74e      	b.n	80032d2 <HAL_RCC_ClockConfig+0x2e>
 8003434:	40022000 	.word	0x40022000
 8003438:	40021000 	.word	0x40021000
 800343c:	08006bfc 	.word	0x08006bfc
 8003440:	20000000 	.word	0x20000000
 8003444:	20000008 	.word	0x20000008

08003448 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003448:	4b01      	ldr	r3, [pc, #4]	; (8003450 <HAL_RCC_GetHCLKFreq+0x8>)
 800344a:	6818      	ldr	r0, [r3, #0]
 800344c:	4770      	bx	lr
 800344e:	bf00      	nop
 8003450:	20000000 	.word	0x20000000

08003454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003454:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003456:	f7ff fff7 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 800345a:	4b07      	ldr	r3, [pc, #28]	; (8003478 <HAL_RCC_GetPCLK2Freq+0x24>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003462:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003466:	fa92 f2a2 	rbit	r2, r2
 800346a:	fab2 f282 	clz	r2, r2
 800346e:	40d3      	lsrs	r3, r2
 8003470:	4a02      	ldr	r2, [pc, #8]	; (800347c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003472:	5cd3      	ldrb	r3, [r2, r3]
} 
 8003474:	40d8      	lsrs	r0, r3
 8003476:	bd08      	pop	{r3, pc}
 8003478:	40021000 	.word	0x40021000
 800347c:	08006c0c 	.word	0x08006c0c

08003480 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003480:	230f      	movs	r3, #15
 8003482:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003484:	4b0b      	ldr	r3, [pc, #44]	; (80034b4 <HAL_RCC_GetClockConfig+0x34>)
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	f002 0203 	and.w	r2, r2, #3
 800348c:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8003494:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800349c:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	08db      	lsrs	r3, r3, #3
 80034a2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80034a6:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80034a8:	4b03      	ldr	r3, [pc, #12]	; (80034b8 <HAL_RCC_GetClockConfig+0x38>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	600b      	str	r3, [r1, #0]
}
 80034b2:	4770      	bx	lr
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40022000 	.word	0x40022000

080034bc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034be:	b083      	sub	sp, #12
 80034c0:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034c2:	6803      	ldr	r3, [r0, #0]
 80034c4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80034c8:	d048      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034ca:	4b83      	ldr	r3, [pc, #524]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80034d2:	f040 80b4 	bne.w	800363e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d6:	4b80      	ldr	r3, [pc, #512]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80034d8:	69da      	ldr	r2, [r3, #28]
 80034da:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80034de:	61da      	str	r2, [r3, #28]
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e6:	9301      	str	r3, [sp, #4]
 80034e8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80034ea:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ec:	4b7b      	ldr	r3, [pc, #492]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x220>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80034f4:	f000 80a5 	beq.w	8003642 <HAL_RCCEx_PeriphCLKConfig+0x186>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034f8:	4b77      	ldr	r3, [pc, #476]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80034fa:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034fc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003500:	d022      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x8c>
 8003502:	6862      	ldr	r2, [r4, #4]
 8003504:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8003508:	429a      	cmp	r2, r3
 800350a:	d01d      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800350c:	4872      	ldr	r0, [pc, #456]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800350e:	6a01      	ldr	r1, [r0, #32]
 8003510:	f421 7640 	bic.w	r6, r1, #768	; 0x300
 8003514:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003518:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800351c:	fab2 f282 	clz	r2, r2
 8003520:	4f6f      	ldr	r7, [pc, #444]	; (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8003522:	443a      	add	r2, r7
 8003524:	0092      	lsls	r2, r2, #2
 8003526:	f04f 0c01 	mov.w	ip, #1
 800352a:	f8c2 c000 	str.w	ip, [r2]
 800352e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003532:	fab3 f383 	clz	r3, r3
 8003536:	443b      	add	r3, r7
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	2200      	movs	r2, #0
 800353c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800353e:	6206      	str	r6, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003540:	f011 0f01 	tst.w	r1, #1
 8003544:	f040 8092 	bne.w	800366c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003548:	4a63      	ldr	r2, [pc, #396]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800354a:	6a13      	ldr	r3, [r2, #32]
 800354c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003550:	6861      	ldr	r1, [r4, #4]
 8003552:	430b      	orrs	r3, r1
 8003554:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003556:	2d00      	cmp	r5, #0
 8003558:	f040 80b4 	bne.w	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x208>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	f013 0f01 	tst.w	r3, #1
 8003562:	d006      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003564:	4a5c      	ldr	r2, [pc, #368]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003566:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003568:	f023 0303 	bic.w	r3, r3, #3
 800356c:	68a1      	ldr	r1, [r4, #8]
 800356e:	430b      	orrs	r3, r1
 8003570:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	f013 0f20 	tst.w	r3, #32
 8003578:	d006      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800357a:	4a57      	ldr	r2, [pc, #348]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800357c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800357e:	f023 0310 	bic.w	r3, r3, #16
 8003582:	68e1      	ldr	r1, [r4, #12]
 8003584:	430b      	orrs	r3, r1
 8003586:	6313      	str	r3, [r2, #48]	; 0x30
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800358e:	d006      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003590:	4a51      	ldr	r2, [pc, #324]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003592:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003594:	f023 0320 	bic.w	r3, r3, #32
 8003598:	6921      	ldr	r1, [r4, #16]
 800359a:	430b      	orrs	r3, r1
 800359c:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80035a4:	d006      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035a6:	4a4c      	ldr	r2, [pc, #304]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80035a8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80035aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035ae:	6961      	ldr	r1, [r4, #20]
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80035ba:	d006      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80035bc:	4a46      	ldr	r2, [pc, #280]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80035be:	6853      	ldr	r3, [r2, #4]
 80035c0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80035c4:	69e1      	ldr	r1, [r4, #28]
 80035c6:	430b      	orrs	r3, r1
 80035c8:	6053      	str	r3, [r2, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80035d0:	d006      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80035d2:	4a41      	ldr	r2, [pc, #260]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80035d4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80035d6:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 80035da:	69a1      	ldr	r1, [r4, #24]
 80035dc:	430b      	orrs	r3, r1
 80035de:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80035e0:	6823      	ldr	r3, [r4, #0]
 80035e2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80035e6:	d006      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80035e8:	4a3b      	ldr	r2, [pc, #236]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80035ea:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80035ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035f0:	6a21      	ldr	r1, [r4, #32]
 80035f2:	430b      	orrs	r3, r1
 80035f4:	6313      	str	r3, [r2, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80035fc:	d006      	beq.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80035fe:	4a36      	ldr	r2, [pc, #216]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003600:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003602:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003606:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003608:	430b      	orrs	r3, r1
 800360a:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800360c:	6823      	ldr	r3, [r4, #0]
 800360e:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8003612:	d006      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003614:	4a30      	ldr	r2, [pc, #192]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003616:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003618:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800361c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800361e:	430b      	orrs	r3, r1
 8003620:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003628:	d053      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800362a:	4a2b      	ldr	r2, [pc, #172]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 800362c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800362e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003632:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003634:	430b      	orrs	r3, r1
 8003636:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003638:	2000      	movs	r0, #0
}
 800363a:	b003      	add	sp, #12
 800363c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 800363e:	2500      	movs	r5, #0
 8003640:	e754      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003642:	4a26      	ldr	r2, [pc, #152]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8003644:	6813      	ldr	r3, [r2, #0]
 8003646:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800364a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800364c:	f7fd fdc8 	bl	80011e0 <HAL_GetTick>
 8003650:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003652:	4b22      	ldr	r3, [pc, #136]	; (80036dc <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f413 7f80 	tst.w	r3, #256	; 0x100
 800365a:	f47f af4d 	bne.w	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365e:	f7fd fdbf 	bl	80011e0 <HAL_GetTick>
 8003662:	1b80      	subs	r0, r0, r6
 8003664:	2864      	cmp	r0, #100	; 0x64
 8003666:	d9f4      	bls.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x196>
          return HAL_TIMEOUT;
 8003668:	2003      	movs	r0, #3
 800366a:	e7e6      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x17e>
        tickstart = HAL_GetTick();
 800366c:	f7fd fdb8 	bl	80011e0 <HAL_GetTick>
 8003670:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003672:	e015      	b.n	80036a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003674:	4b18      	ldr	r3, [pc, #96]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8003676:	6a19      	ldr	r1, [r3, #32]
 8003678:	2302      	movs	r3, #2
 800367a:	fa93 f3a3 	rbit	r3, r3
 800367e:	fab3 f383 	clz	r3, r3
 8003682:	f003 031f 	and.w	r3, r3, #31
 8003686:	2201      	movs	r2, #1
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	420b      	tst	r3, r1
 800368e:	f47f af5b 	bne.w	8003548 <HAL_RCCEx_PeriphCLKConfig+0x8c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003692:	f7fd fda5 	bl	80011e0 <HAL_GetTick>
 8003696:	1b80      	subs	r0, r0, r6
 8003698:	f241 3388 	movw	r3, #5000	; 0x1388
 800369c:	4298      	cmp	r0, r3
 800369e:	d816      	bhi.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x212>
 80036a0:	2302      	movs	r3, #2
 80036a2:	fa93 f2a3 	rbit	r2, r3
 80036a6:	fa93 f3a3 	rbit	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036aa:	fab3 f383 	clz	r3, r3
 80036ae:	095b      	lsrs	r3, r3, #5
 80036b0:	f043 0302 	orr.w	r3, r3, #2
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d0dd      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 80036b8:	2302      	movs	r3, #2
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	4b06      	ldr	r3, [pc, #24]	; (80036d8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80036c0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80036c2:	e7d9      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80036c4:	69d3      	ldr	r3, [r2, #28]
 80036c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036ca:	61d3      	str	r3, [r2, #28]
 80036cc:	e746      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xa0>
            return HAL_TIMEOUT;
 80036ce:	2003      	movs	r0, #3
 80036d0:	e7b3      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x17e>
  return HAL_OK;
 80036d2:	2000      	movs	r0, #0
 80036d4:	e7b1      	b.n	800363a <HAL_RCCEx_PeriphCLKConfig+0x17e>
 80036d6:	bf00      	nop
 80036d8:	40021000 	.word	0x40021000
 80036dc:	40007000 	.word	0x40007000
 80036e0:	10908100 	.word	0x10908100

080036e4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80036e4:	b538      	push	{r3, r4, r5, lr}
 80036e6:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80036e8:	6802      	ldr	r2, [r0, #0]
 80036ea:	68d3      	ldr	r3, [r2, #12]
 80036ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036f0:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80036f2:	f7fd fd75 	bl	80011e0 <HAL_GetTick>
 80036f6:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80036f8:	6823      	ldr	r3, [r4, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	f013 0f20 	tst.w	r3, #32
 8003700:	d107      	bne.n	8003712 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003702:	f7fd fd6d 	bl	80011e0 <HAL_GetTick>
 8003706:	1b40      	subs	r0, r0, r5
 8003708:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800370c:	d9f4      	bls.n	80036f8 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 800370e:	2003      	movs	r0, #3
 8003710:	e000      	b.n	8003714 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8003712:	2000      	movs	r0, #0
}
 8003714:	bd38      	pop	{r3, r4, r5, pc}

08003716 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003716:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003718:	6803      	ldr	r3, [r0, #0]
 800371a:	68da      	ldr	r2, [r3, #12]
 800371c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003720:	d001      	beq.n	8003726 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003722:	2000      	movs	r0, #0
}
 8003724:	bd38      	pop	{r3, r4, r5, pc}
 8003726:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003728:	f04f 32ff 	mov.w	r2, #4294967295
 800372c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800372e:	f7fd fd57 	bl	80011e0 <HAL_GetTick>
 8003732:	4605      	mov	r5, r0
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f013 0f40 	tst.w	r3, #64	; 0x40
 800373c:	d107      	bne.n	800374e <RTC_EnterInitMode+0x38>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800373e:	f7fd fd4f 	bl	80011e0 <HAL_GetTick>
 8003742:	1b40      	subs	r0, r0, r5
 8003744:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003748:	d9f4      	bls.n	8003734 <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 800374a:	2003      	movs	r0, #3
 800374c:	e7ea      	b.n	8003724 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 800374e:	2000      	movs	r0, #0
 8003750:	e7e8      	b.n	8003724 <RTC_EnterInitMode+0xe>

08003752 <HAL_RTC_Init>:
{
 8003752:	b538      	push	{r3, r4, r5, lr}
  if (hrtc == NULL)
 8003754:	2800      	cmp	r0, #0
 8003756:	d05c      	beq.n	8003812 <HAL_RTC_Init+0xc0>
 8003758:	4604      	mov	r4, r0
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800375a:	7f43      	ldrb	r3, [r0, #29]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d040      	beq.n	80037e2 <HAL_RTC_Init+0x90>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003760:	2302      	movs	r3, #2
 8003762:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	22ca      	movs	r2, #202	; 0xca
 8003768:	625a      	str	r2, [r3, #36]	; 0x24
 800376a:	6823      	ldr	r3, [r4, #0]
 800376c:	2253      	movs	r2, #83	; 0x53
 800376e:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003770:	4620      	mov	r0, r4
 8003772:	f7ff ffd0 	bl	8003716 <RTC_EnterInitMode>
 8003776:	4605      	mov	r5, r0
 8003778:	2800      	cmp	r0, #0
 800377a:	d136      	bne.n	80037ea <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800377c:	6822      	ldr	r2, [r4, #0]
 800377e:	6893      	ldr	r3, [r2, #8]
 8003780:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003784:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003788:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800378a:	6821      	ldr	r1, [r4, #0]
 800378c:	688a      	ldr	r2, [r1, #8]
 800378e:	6863      	ldr	r3, [r4, #4]
 8003790:	6920      	ldr	r0, [r4, #16]
 8003792:	4303      	orrs	r3, r0
 8003794:	6960      	ldr	r0, [r4, #20]
 8003796:	4303      	orrs	r3, r0
 8003798:	4313      	orrs	r3, r2
 800379a:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	68e2      	ldr	r2, [r4, #12]
 80037a0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80037a2:	6822      	ldr	r2, [r4, #0]
 80037a4:	6913      	ldr	r3, [r2, #16]
 80037a6:	68a1      	ldr	r1, [r4, #8]
 80037a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80037ac:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80037ae:	6822      	ldr	r2, [r4, #0]
 80037b0:	68d3      	ldr	r3, [r2, #12]
 80037b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037b6:	60d3      	str	r3, [r2, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80037b8:	6823      	ldr	r3, [r4, #0]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f013 0f20 	tst.w	r3, #32
 80037c0:	d01b      	beq.n	80037fa <HAL_RTC_Init+0xa8>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80037c2:	6822      	ldr	r2, [r4, #0]
 80037c4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80037c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80037ca:	6413      	str	r3, [r2, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80037cc:	6822      	ldr	r2, [r4, #0]
 80037ce:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80037d0:	69a1      	ldr	r1, [r4, #24]
 80037d2:	430b      	orrs	r3, r1
 80037d4:	6413      	str	r3, [r2, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037d6:	6823      	ldr	r3, [r4, #0]
 80037d8:	22ff      	movs	r2, #255	; 0xff
 80037da:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80037dc:	2301      	movs	r3, #1
 80037de:	7763      	strb	r3, [r4, #29]
    return HAL_OK;
 80037e0:	e009      	b.n	80037f6 <HAL_RTC_Init+0xa4>
    hrtc->Lock = HAL_UNLOCKED;
 80037e2:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 80037e4:	f7fd f99c 	bl	8000b20 <HAL_RTC_MspInit>
 80037e8:	e7ba      	b.n	8003760 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	22ff      	movs	r2, #255	; 0xff
 80037ee:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80037f0:	2304      	movs	r3, #4
 80037f2:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 80037f4:	2501      	movs	r5, #1
}
 80037f6:	4628      	mov	r0, r5
 80037f8:	bd38      	pop	{r3, r4, r5, pc}
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80037fa:	4620      	mov	r0, r4
 80037fc:	f7ff ff72 	bl	80036e4 <HAL_RTC_WaitForSynchro>
 8003800:	2800      	cmp	r0, #0
 8003802:	d0de      	beq.n	80037c2 <HAL_RTC_Init+0x70>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003804:	6823      	ldr	r3, [r4, #0]
 8003806:	22ff      	movs	r2, #255	; 0xff
 8003808:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 800380a:	2304      	movs	r3, #4
 800380c:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 800380e:	2501      	movs	r5, #1
 8003810:	e7f1      	b.n	80037f6 <HAL_RTC_Init+0xa4>
    return HAL_ERROR;
 8003812:	2501      	movs	r5, #1
 8003814:	e7ef      	b.n	80037f6 <HAL_RTC_Init+0xa4>

08003816 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8003816:	0903      	lsrs	r3, r0, #4
 8003818:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800381c:	005a      	lsls	r2, r3, #1
  return (tmp + (Value & (uint8_t)0x0FU));
 800381e:	f000 000f 	and.w	r0, r0, #15
 8003822:	4410      	add	r0, r2
}
 8003824:	b2c0      	uxtb	r0, r0
 8003826:	4770      	bx	lr

08003828 <HAL_RTC_GetTime>:
{
 8003828:	b570      	push	{r4, r5, r6, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800382a:	6803      	ldr	r3, [r0, #0]
 800382c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382e:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003830:	6803      	ldr	r3, [r0, #0]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003838:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800383a:	6803      	ldr	r3, [r0, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003842:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003846:	0c1d      	lsrs	r5, r3, #16
 8003848:	f005 003f 	and.w	r0, r5, #63	; 0x3f
 800384c:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800384e:	f3c3 2606 	ubfx	r6, r3, #8, #7
 8003852:	704e      	strb	r6, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003854:	f003 047f 	and.w	r4, r3, #127	; 0x7f
 8003858:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800385a:	f005 0540 	and.w	r5, r5, #64	; 0x40
 800385e:	70cd      	strb	r5, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 8003860:	b95a      	cbnz	r2, 800387a <HAL_RTC_GetTime+0x52>
 8003862:	460d      	mov	r5, r1
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003864:	f7ff ffd7 	bl	8003816 <RTC_Bcd2ToByte>
 8003868:	7028      	strb	r0, [r5, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800386a:	4630      	mov	r0, r6
 800386c:	f7ff ffd3 	bl	8003816 <RTC_Bcd2ToByte>
 8003870:	7068      	strb	r0, [r5, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003872:	4620      	mov	r0, r4
 8003874:	f7ff ffcf 	bl	8003816 <RTC_Bcd2ToByte>
 8003878:	70a8      	strb	r0, [r5, #2]
}
 800387a:	2000      	movs	r0, #0
 800387c:	bd70      	pop	{r4, r5, r6, pc}

0800387e <HAL_RTC_GetDate>:
{
 800387e:	b570      	push	{r4, r5, r6, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003880:	6803      	ldr	r3, [r0, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003888:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800388c:	0c18      	lsrs	r0, r3, #16
 800388e:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003890:	f3c3 2604 	ubfx	r6, r3, #8, #5
 8003894:	704e      	strb	r6, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003896:	f003 053f 	and.w	r5, r3, #63	; 0x3f
 800389a:	708d      	strb	r5, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800389c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80038a0:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 80038a2:	b95a      	cbnz	r2, 80038bc <HAL_RTC_GetDate+0x3e>
 80038a4:	460c      	mov	r4, r1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80038a6:	f7ff ffb6 	bl	8003816 <RTC_Bcd2ToByte>
 80038aa:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80038ac:	4630      	mov	r0, r6
 80038ae:	f7ff ffb2 	bl	8003816 <RTC_Bcd2ToByte>
 80038b2:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80038b4:	4628      	mov	r0, r5
 80038b6:	f7ff ffae 	bl	8003816 <RTC_Bcd2ToByte>
 80038ba:	70a0      	strb	r0, [r4, #2]
}
 80038bc:	2000      	movs	r0, #0
 80038be:	bd70      	pop	{r4, r5, r6, pc}

080038c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038c2:	4605      	mov	r5, r0
 80038c4:	460f      	mov	r7, r1
 80038c6:	4616      	mov	r6, r2
 80038c8:	461c      	mov	r4, r3
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038ca:	682b      	ldr	r3, [r5, #0]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	ea37 0303 	bics.w	r3, r7, r3
 80038d2:	bf0c      	ite	eq
 80038d4:	2301      	moveq	r3, #1
 80038d6:	2300      	movne	r3, #0
 80038d8:	42b3      	cmp	r3, r6
 80038da:	d037      	beq.n	800394c <SPI_WaitFlagStateUntilTimeout+0x8c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038dc:	f1b4 3fff 	cmp.w	r4, #4294967295
 80038e0:	d0f3      	beq.n	80038ca <SPI_WaitFlagStateUntilTimeout+0xa>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80038e2:	f7fd fc7d 	bl	80011e0 <HAL_GetTick>
 80038e6:	9b06      	ldr	r3, [sp, #24]
 80038e8:	1ac0      	subs	r0, r0, r3
 80038ea:	42a0      	cmp	r0, r4
 80038ec:	d201      	bcs.n	80038f2 <SPI_WaitFlagStateUntilTimeout+0x32>
 80038ee:	2c00      	cmp	r4, #0
 80038f0:	d1eb      	bne.n	80038ca <SPI_WaitFlagStateUntilTimeout+0xa>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038f2:	682a      	ldr	r2, [r5, #0]
 80038f4:	6853      	ldr	r3, [r2, #4]
 80038f6:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 80038fa:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038fc:	686b      	ldr	r3, [r5, #4]
 80038fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003902:	d00b      	beq.n	800391c <SPI_WaitFlagStateUntilTimeout+0x5c>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003904:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003906:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800390a:	d014      	beq.n	8003936 <SPI_WaitFlagStateUntilTimeout+0x76>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 800390c:	2301      	movs	r3, #1
 800390e:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003912:	2300      	movs	r3, #0
 8003914:	f885 305c 	strb.w	r3, [r5, #92]	; 0x5c

        return HAL_TIMEOUT;
 8003918:	2003      	movs	r0, #3
 800391a:	e018      	b.n	800394e <SPI_WaitFlagStateUntilTimeout+0x8e>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800391c:	68ab      	ldr	r3, [r5, #8]
 800391e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003922:	d002      	beq.n	800392a <SPI_WaitFlagStateUntilTimeout+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003924:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003928:	d1ec      	bne.n	8003904 <SPI_WaitFlagStateUntilTimeout+0x44>
          __HAL_SPI_DISABLE(hspi);
 800392a:	682a      	ldr	r2, [r5, #0]
 800392c:	6813      	ldr	r3, [r2, #0]
 800392e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	e7e6      	b.n	8003904 <SPI_WaitFlagStateUntilTimeout+0x44>
          SPI_RESET_CRC(hspi);
 8003936:	682a      	ldr	r2, [r5, #0]
 8003938:	6813      	ldr	r3, [r2, #0]
 800393a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800393e:	6013      	str	r3, [r2, #0]
 8003940:	682a      	ldr	r2, [r5, #0]
 8003942:	6813      	ldr	r3, [r2, #0]
 8003944:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e7df      	b.n	800390c <SPI_WaitFlagStateUntilTimeout+0x4c>
      }
    }
  }

  return HAL_OK;
 800394c:	2000      	movs	r0, #0
}
 800394e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003950 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003952:	4607      	mov	r7, r0
 8003954:	460c      	mov	r4, r1
 8003956:	4615      	mov	r5, r2
 8003958:	461e      	mov	r6, r3
  while ((hspi->Instance->SR & Fifo) != State)
 800395a:	e002      	b.n	8003962 <SPI_WaitFifoStateUntilTimeout+0x12>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
    }

    if (Timeout != HAL_MAX_DELAY)
 800395c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003960:	d10b      	bne.n	800397a <SPI_WaitFifoStateUntilTimeout+0x2a>
  while ((hspi->Instance->SR & Fifo) != State)
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	6893      	ldr	r3, [r2, #8]
 8003966:	4023      	ands	r3, r4
 8003968:	42ab      	cmp	r3, r5
 800396a:	d03b      	beq.n	80039e4 <SPI_WaitFifoStateUntilTimeout+0x94>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800396c:	f5b4 6fc0 	cmp.w	r4, #1536	; 0x600
 8003970:	d1f4      	bne.n	800395c <SPI_WaitFifoStateUntilTimeout+0xc>
 8003972:	2d00      	cmp	r5, #0
 8003974:	d1f2      	bne.n	800395c <SPI_WaitFifoStateUntilTimeout+0xc>
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8003976:	7b13      	ldrb	r3, [r2, #12]
 8003978:	e7f0      	b.n	800395c <SPI_WaitFifoStateUntilTimeout+0xc>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800397a:	f7fd fc31 	bl	80011e0 <HAL_GetTick>
 800397e:	9b06      	ldr	r3, [sp, #24]
 8003980:	1ac0      	subs	r0, r0, r3
 8003982:	42b0      	cmp	r0, r6
 8003984:	d201      	bcs.n	800398a <SPI_WaitFifoStateUntilTimeout+0x3a>
 8003986:	2e00      	cmp	r6, #0
 8003988:	d1eb      	bne.n	8003962 <SPI_WaitFifoStateUntilTimeout+0x12>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	6853      	ldr	r3, [r2, #4]
 800398e:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003992:	6053      	str	r3, [r2, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800399a:	d00b      	beq.n	80039b4 <SPI_WaitFifoStateUntilTimeout+0x64>
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800399c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800399e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039a2:	d014      	beq.n	80039ce <SPI_WaitFifoStateUntilTimeout+0x7e>
        {
          SPI_RESET_CRC(hspi);
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039a4:	2301      	movs	r3, #1
 80039a6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039aa:	2300      	movs	r3, #0
 80039ac:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

        return HAL_TIMEOUT;
 80039b0:	2003      	movs	r0, #3
 80039b2:	e018      	b.n	80039e6 <SPI_WaitFifoStateUntilTimeout+0x96>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039ba:	d002      	beq.n	80039c2 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039c0:	d1ec      	bne.n	800399c <SPI_WaitFifoStateUntilTimeout+0x4c>
          __HAL_SPI_DISABLE(hspi);
 80039c2:	683a      	ldr	r2, [r7, #0]
 80039c4:	6813      	ldr	r3, [r2, #0]
 80039c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	e7e6      	b.n	800399c <SPI_WaitFifoStateUntilTimeout+0x4c>
          SPI_RESET_CRC(hspi);
 80039ce:	683a      	ldr	r2, [r7, #0]
 80039d0:	6813      	ldr	r3, [r2, #0]
 80039d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	6813      	ldr	r3, [r2, #0]
 80039dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80039e0:	6013      	str	r3, [r2, #0]
 80039e2:	e7df      	b.n	80039a4 <SPI_WaitFifoStateUntilTimeout+0x54>
      }
    }
  }

  return HAL_OK;
 80039e4:	2000      	movs	r0, #0
}
 80039e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080039e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80039e8:	b570      	push	{r4, r5, r6, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	4604      	mov	r4, r0
 80039ee:	460d      	mov	r5, r1
 80039f0:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039f2:	9200      	str	r2, [sp, #0]
 80039f4:	460b      	mov	r3, r1
 80039f6:	2200      	movs	r2, #0
 80039f8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80039fc:	f7ff ffa8 	bl	8003950 <SPI_WaitFifoStateUntilTimeout>
 8003a00:	b9b8      	cbnz	r0, 8003a32 <SPI_EndRxTxTransaction+0x4a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a02:	9600      	str	r6, [sp, #0]
 8003a04:	462b      	mov	r3, r5
 8003a06:	2200      	movs	r2, #0
 8003a08:	2180      	movs	r1, #128	; 0x80
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f7ff ff58 	bl	80038c0 <SPI_WaitFlagStateUntilTimeout>
 8003a10:	b9b8      	cbnz	r0, 8003a42 <SPI_EndRxTxTransaction+0x5a>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003a12:	9600      	str	r6, [sp, #0]
 8003a14:	462b      	mov	r3, r5
 8003a16:	2200      	movs	r2, #0
 8003a18:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003a1c:	4620      	mov	r0, r4
 8003a1e:	f7ff ff97 	bl	8003950 <SPI_WaitFifoStateUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	b150      	cbz	r0, 8003a3c <SPI_EndRxTxTransaction+0x54>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a26:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a28:	f043 0320 	orr.w	r3, r3, #32
 8003a2c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e004      	b.n	8003a3c <SPI_EndRxTxTransaction+0x54>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a32:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a34:	f043 0320 	orr.w	r3, r3, #32
 8003a38:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
  }

  return HAL_OK;
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	b002      	add	sp, #8
 8003a40:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a42:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003a44:	f043 0320 	orr.w	r3, r3, #32
 8003a48:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8003a4a:	2303      	movs	r3, #3
 8003a4c:	e7f6      	b.n	8003a3c <SPI_EndRxTxTransaction+0x54>

08003a4e <HAL_SPI_Init>:
  if (hspi == NULL)
 8003a4e:	2800      	cmp	r0, #0
 8003a50:	d058      	beq.n	8003b04 <HAL_SPI_Init+0xb6>
{
 8003a52:	b510      	push	{r4, lr}
 8003a54:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a56:	2300      	movs	r3, #0
 8003a58:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a5a:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d045      	beq.n	8003aee <HAL_SPI_Init+0xa0>
  hspi->State = HAL_SPI_STATE_BUSY;
 8003a62:	2302      	movs	r3, #2
 8003a64:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003a68:	6822      	ldr	r2, [r4, #0]
 8003a6a:	6813      	ldr	r3, [r2, #0]
 8003a6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a70:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a72:	68e3      	ldr	r3, [r4, #12]
 8003a74:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a78:	d93e      	bls.n	8003af8 <HAL_SPI_Init+0xaa>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003a7a:	2200      	movs	r2, #0
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003a7c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003a80:	d004      	beq.n	8003a8c <HAL_SPI_Init+0x3e>
 8003a82:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a86:	d001      	beq.n	8003a8c <HAL_SPI_Init+0x3e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a88:	2100      	movs	r1, #0
 8003a8a:	62a1      	str	r1, [r4, #40]	; 0x28
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8003a8c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003a8e:	b921      	cbnz	r1, 8003a9a <HAL_SPI_Init+0x4c>
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003a90:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003a94:	d933      	bls.n	8003afe <HAL_SPI_Init+0xb0>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8003a96:	2302      	movs	r3, #2
 8003a98:	6323      	str	r3, [r4, #48]	; 0x30
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8003a9a:	6863      	ldr	r3, [r4, #4]
 8003a9c:	68a1      	ldr	r1, [r4, #8]
 8003a9e:	430b      	orrs	r3, r1
 8003aa0:	6921      	ldr	r1, [r4, #16]
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	6961      	ldr	r1, [r4, #20]
 8003aa6:	430b      	orrs	r3, r1
 8003aa8:	69a1      	ldr	r1, [r4, #24]
 8003aaa:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8003aae:	430b      	orrs	r3, r1
 8003ab0:	69e1      	ldr	r1, [r4, #28]
 8003ab2:	430b      	orrs	r3, r1
 8003ab4:	6a21      	ldr	r1, [r4, #32]
 8003ab6:	430b      	orrs	r3, r1
 8003ab8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003aba:	6821      	ldr	r1, [r4, #0]
 8003abc:	4303      	orrs	r3, r0
 8003abe:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8003ac0:	8b63      	ldrh	r3, [r4, #26]
 8003ac2:	f003 0304 	and.w	r3, r3, #4
 8003ac6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003acc:	430b      	orrs	r3, r1
 8003ace:	68e1      	ldr	r1, [r4, #12]
 8003ad0:	430b      	orrs	r3, r1
 8003ad2:	6821      	ldr	r1, [r4, #0]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003ad8:	6822      	ldr	r2, [r4, #0]
 8003ada:	69d3      	ldr	r3, [r2, #28]
 8003adc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ae0:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8003aec:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003aee:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003af2:	f7fd f851 	bl	8000b98 <HAL_SPI_MspInit>
 8003af6:	e7b4      	b.n	8003a62 <HAL_SPI_Init+0x14>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003af8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003afc:	e7be      	b.n	8003a7c <HAL_SPI_Init+0x2e>
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8003afe:	2301      	movs	r3, #1
 8003b00:	6323      	str	r3, [r4, #48]	; 0x30
 8003b02:	e7ca      	b.n	8003a9a <HAL_SPI_Init+0x4c>
    return HAL_ERROR;
 8003b04:	2001      	movs	r0, #1
}
 8003b06:	4770      	bx	lr

08003b08 <HAL_SPI_Transmit>:
{
 8003b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b0c:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8003b0e:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8003b12:	2c01      	cmp	r4, #1
 8003b14:	f000 80e4 	beq.w	8003ce0 <HAL_SPI_Transmit+0x1d8>
 8003b18:	461e      	mov	r6, r3
 8003b1a:	4615      	mov	r5, r2
 8003b1c:	4688      	mov	r8, r1
 8003b1e:	4604      	mov	r4, r0
 8003b20:	2301      	movs	r3, #1
 8003b22:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8003b26:	f7fd fb5b 	bl	80011e0 <HAL_GetTick>
 8003b2a:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003b2c:	f894 205d 	ldrb.w	r2, [r4, #93]	; 0x5d
 8003b30:	b2d2      	uxtb	r2, r2
 8003b32:	2a01      	cmp	r2, #1
 8003b34:	d009      	beq.n	8003b4a <HAL_SPI_Transmit+0x42>
    errorcode = HAL_BUSY;
 8003b36:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003b3e:	2300      	movs	r3, #0
 8003b40:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8003b44:	b002      	add	sp, #8
 8003b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if ((pData == NULL) || (Size == 0U))
 8003b4a:	f1b8 0f00 	cmp.w	r8, #0
 8003b4e:	f000 80b9 	beq.w	8003cc4 <HAL_SPI_Transmit+0x1bc>
 8003b52:	2d00      	cmp	r5, #0
 8003b54:	f000 80b8 	beq.w	8003cc8 <HAL_SPI_Transmit+0x1c0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003b62:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003b66:	87a5      	strh	r5, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003b68:	87e5      	strh	r5, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003b6a:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003b6c:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003b70:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003b74:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003b76:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b78:	68a3      	ldr	r3, [r4, #8]
 8003b7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003b7e:	d01c      	beq.n	8003bba <HAL_SPI_Transmit+0xb2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003b88:	d103      	bne.n	8003b92 <HAL_SPI_Transmit+0x8a>
    __HAL_SPI_ENABLE(hspi);
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b90:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b92:	68e3      	ldr	r3, [r4, #12]
 8003b94:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b98:	d933      	bls.n	8003c02 <HAL_SPI_Transmit+0xfa>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b9a:	6863      	ldr	r3, [r4, #4]
 8003b9c:	b10b      	cbz	r3, 8003ba2 <HAL_SPI_Transmit+0x9a>
 8003b9e:	2d01      	cmp	r5, #1
 8003ba0:	d11b      	bne.n	8003bda <HAL_SPI_Transmit+0xd2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ba2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003ba4:	6823      	ldr	r3, [r4, #0]
 8003ba6:	8812      	ldrh	r2, [r2, #0]
 8003ba8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003baa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bac:	3302      	adds	r3, #2
 8003bae:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 8003bb0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003bb2:	3b01      	subs	r3, #1
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003bb8:	e00f      	b.n	8003bda <HAL_SPI_Transmit+0xd2>
    SPI_1LINE_TX(hspi);
 8003bba:	6822      	ldr	r2, [r4, #0]
 8003bbc:	6813      	ldr	r3, [r2, #0]
 8003bbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bc2:	6013      	str	r3, [r2, #0]
 8003bc4:	e7dc      	b.n	8003b80 <HAL_SPI_Transmit+0x78>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003bc6:	f7fd fb0b 	bl	80011e0 <HAL_GetTick>
 8003bca:	1bc0      	subs	r0, r0, r7
 8003bcc:	42b0      	cmp	r0, r6
 8003bce:	d302      	bcc.n	8003bd6 <HAL_SPI_Transmit+0xce>
 8003bd0:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003bd4:	d17a      	bne.n	8003ccc <HAL_SPI_Transmit+0x1c4>
 8003bd6:	2e00      	cmp	r6, #0
 8003bd8:	d07a      	beq.n	8003cd0 <HAL_SPI_Transmit+0x1c8>
    while (hspi->TxXferCount > 0U)
 8003bda:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d05b      	beq.n	8003c9a <HAL_SPI_Transmit+0x192>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	f012 0f02 	tst.w	r2, #2
 8003bea:	d0ec      	beq.n	8003bc6 <HAL_SPI_Transmit+0xbe>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003bec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003bee:	8812      	ldrh	r2, [r2, #0]
 8003bf0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003bf2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003bf8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003c00:	e7eb      	b.n	8003bda <HAL_SPI_Transmit+0xd2>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c02:	6863      	ldr	r3, [r4, #4]
 8003c04:	b10b      	cbz	r3, 8003c0a <HAL_SPI_Transmit+0x102>
 8003c06:	2d01      	cmp	r5, #1
 8003c08:	d130      	bne.n	8003c6c <HAL_SPI_Transmit+0x164>
      if (hspi->TxXferCount > 1U)
 8003c0a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d90b      	bls.n	8003c2a <HAL_SPI_Transmit+0x122>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c12:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003c14:	6823      	ldr	r3, [r4, #0]
 8003c16:	8812      	ldrh	r2, [r2, #0]
 8003c18:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c1a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003c20:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c22:	3b02      	subs	r3, #2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003c28:	e020      	b.n	8003c6c <HAL_SPI_Transmit+0x164>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c2a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	7812      	ldrb	r2, [r2, #0]
 8003c30:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8003c32:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c34:	3301      	adds	r3, #1
 8003c36:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003c38:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003c40:	e014      	b.n	8003c6c <HAL_SPI_Transmit+0x164>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003c42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8003c48:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c4a:	3301      	adds	r3, #1
 8003c4c:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 8003c4e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c50:	3b01      	subs	r3, #1
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003c56:	e009      	b.n	8003c6c <HAL_SPI_Transmit+0x164>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c58:	f7fd fac2 	bl	80011e0 <HAL_GetTick>
 8003c5c:	1bc0      	subs	r0, r0, r7
 8003c5e:	42b0      	cmp	r0, r6
 8003c60:	d302      	bcc.n	8003c68 <HAL_SPI_Transmit+0x160>
 8003c62:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003c66:	d135      	bne.n	8003cd4 <HAL_SPI_Transmit+0x1cc>
 8003c68:	2e00      	cmp	r6, #0
 8003c6a:	d035      	beq.n	8003cd8 <HAL_SPI_Transmit+0x1d0>
    while (hspi->TxXferCount > 0U)
 8003c6c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	b19b      	cbz	r3, 8003c9a <HAL_SPI_Transmit+0x192>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c72:	6822      	ldr	r2, [r4, #0]
 8003c74:	6893      	ldr	r3, [r2, #8]
 8003c76:	f013 0f02 	tst.w	r3, #2
 8003c7a:	d0ed      	beq.n	8003c58 <HAL_SPI_Transmit+0x150>
        if (hspi->TxXferCount > 1U)
 8003c7c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d9de      	bls.n	8003c42 <HAL_SPI_Transmit+0x13a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003c84:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c86:	881b      	ldrh	r3, [r3, #0]
 8003c88:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003c8c:	3302      	adds	r3, #2
 8003c8e:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003c90:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003c92:	3b02      	subs	r3, #2
 8003c94:	b29b      	uxth	r3, r3
 8003c96:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8003c98:	e7e8      	b.n	8003c6c <HAL_SPI_Transmit+0x164>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c9a:	463a      	mov	r2, r7
 8003c9c:	4631      	mov	r1, r6
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	f7ff fea2 	bl	80039e8 <SPI_EndRxTxTransaction>
 8003ca4:	b108      	cbz	r0, 8003caa <HAL_SPI_Transmit+0x1a2>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003ca6:	2320      	movs	r3, #32
 8003ca8:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003caa:	68a3      	ldr	r3, [r4, #8]
 8003cac:	b933      	cbnz	r3, 8003cbc <HAL_SPI_Transmit+0x1b4>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cae:	9301      	str	r3, [sp, #4]
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	68da      	ldr	r2, [r3, #12]
 8003cb4:	9201      	str	r2, [sp, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	9301      	str	r3, [sp, #4]
 8003cba:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003cbc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003cbe:	b96b      	cbnz	r3, 8003cdc <HAL_SPI_Transmit+0x1d4>
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	e739      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8003cc4:	2001      	movs	r0, #1
 8003cc6:	e737      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
 8003cc8:	2001      	movs	r0, #1
 8003cca:	e735      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8003ccc:	2003      	movs	r0, #3
 8003cce:	e733      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
 8003cd0:	2003      	movs	r0, #3
 8003cd2:	e731      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
          errorcode = HAL_TIMEOUT;
 8003cd4:	2003      	movs	r0, #3
 8003cd6:	e72f      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
 8003cd8:	2003      	movs	r0, #3
 8003cda:	e72d      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
    errorcode = HAL_ERROR;
 8003cdc:	2001      	movs	r0, #1
 8003cde:	e72b      	b.n	8003b38 <HAL_SPI_Transmit+0x30>
  __HAL_LOCK(hspi);
 8003ce0:	2002      	movs	r0, #2
 8003ce2:	e72f      	b.n	8003b44 <HAL_SPI_Transmit+0x3c>

08003ce4 <HAL_SPI_ErrorCallback>:
}
 8003ce4:	4770      	bx	lr
	...

08003ce8 <HAL_SPI_IRQHandler>:
{
 8003ce8:	b530      	push	{r4, r5, lr}
 8003cea:	b085      	sub	sp, #20
 8003cec:	4604      	mov	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8003cee:	6802      	ldr	r2, [r0, #0]
 8003cf0:	6850      	ldr	r0, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8003cf2:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003cf4:	f3c3 1180 	ubfx	r1, r3, #6, #1
 8003cf8:	b949      	cbnz	r1, 8003d0e <HAL_SPI_IRQHandler+0x26>
 8003cfa:	f013 0f01 	tst.w	r3, #1
 8003cfe:	d006      	beq.n	8003d0e <HAL_SPI_IRQHandler+0x26>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003d00:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003d04:	d003      	beq.n	8003d0e <HAL_SPI_IRQHandler+0x26>
    hspi->RxISR(hspi);
 8003d06:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003d08:	4620      	mov	r0, r4
 8003d0a:	4798      	blx	r3
    return;
 8003d0c:	e008      	b.n	8003d20 <HAL_SPI_IRQHandler+0x38>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003d0e:	f013 0f02 	tst.w	r3, #2
 8003d12:	d007      	beq.n	8003d24 <HAL_SPI_IRQHandler+0x3c>
 8003d14:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003d18:	d004      	beq.n	8003d24 <HAL_SPI_IRQHandler+0x3c>
    hspi->TxISR(hspi);
 8003d1a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003d1c:	4620      	mov	r0, r4
 8003d1e:	4798      	blx	r3
}
 8003d20:	b005      	add	sp, #20
 8003d22:	bd30      	pop	{r4, r5, pc}
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003d24:	f3c3 1540 	ubfx	r5, r3, #5, #1
 8003d28:	b91d      	cbnz	r5, 8003d32 <HAL_SPI_IRQHandler+0x4a>
 8003d2a:	b911      	cbnz	r1, 8003d32 <HAL_SPI_IRQHandler+0x4a>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003d2c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003d30:	d0f6      	beq.n	8003d20 <HAL_SPI_IRQHandler+0x38>
 8003d32:	f010 0f20 	tst.w	r0, #32
 8003d36:	d0f3      	beq.n	8003d20 <HAL_SPI_IRQHandler+0x38>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003d38:	b179      	cbz	r1, 8003d5a <HAL_SPI_IRQHandler+0x72>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003d3a:	f894 105d 	ldrb.w	r1, [r4, #93]	; 0x5d
 8003d3e:	b2c9      	uxtb	r1, r1
 8003d40:	2903      	cmp	r1, #3
 8003d42:	d053      	beq.n	8003dec <HAL_SPI_IRQHandler+0x104>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003d44:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003d46:	f041 0104 	orr.w	r1, r1, #4
 8003d4a:	6621      	str	r1, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	9100      	str	r1, [sp, #0]
 8003d50:	68d1      	ldr	r1, [r2, #12]
 8003d52:	9100      	str	r1, [sp, #0]
 8003d54:	6891      	ldr	r1, [r2, #8]
 8003d56:	9100      	str	r1, [sp, #0]
 8003d58:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003d5a:	b165      	cbz	r5, 8003d76 <HAL_SPI_IRQHandler+0x8e>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003d5c:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003d5e:	f041 0101 	orr.w	r1, r1, #1
 8003d62:	6621      	str	r1, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003d64:	2100      	movs	r1, #0
 8003d66:	9102      	str	r1, [sp, #8]
 8003d68:	6891      	ldr	r1, [r2, #8]
 8003d6a:	9102      	str	r1, [sp, #8]
 8003d6c:	6811      	ldr	r1, [r2, #0]
 8003d6e:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8003d72:	6011      	str	r1, [r2, #0]
 8003d74:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003d76:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003d7a:	d009      	beq.n	8003d90 <HAL_SPI_IRQHandler+0xa8>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003d7c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003d7e:	f043 0308 	orr.w	r3, r3, #8
 8003d82:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003d84:	2300      	movs	r3, #0
 8003d86:	9303      	str	r3, [sp, #12]
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	9303      	str	r3, [sp, #12]
 8003d8e:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d90:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0c4      	beq.n	8003d20 <HAL_SPI_IRQHandler+0x38>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d96:	6822      	ldr	r2, [r4, #0]
 8003d98:	6853      	ldr	r3, [r2, #4]
 8003d9a:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8003d9e:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8003da0:	2301      	movs	r3, #1
 8003da2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003da6:	f010 0f03 	tst.w	r0, #3
 8003daa:	d027      	beq.n	8003dfc <HAL_SPI_IRQHandler+0x114>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003dac:	6822      	ldr	r2, [r4, #0]
 8003dae:	6853      	ldr	r3, [r2, #4]
 8003db0:	f023 0303 	bic.w	r3, r3, #3
 8003db4:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8003db6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003db8:	b14b      	cbz	r3, 8003dce <HAL_SPI_IRQHandler+0xe6>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003dba:	4a12      	ldr	r2, [pc, #72]	; (8003e04 <HAL_SPI_IRQHandler+0x11c>)
 8003dbc:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003dbe:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003dc0:	f7fd ffa6 	bl	8001d10 <HAL_DMA_Abort_IT>
 8003dc4:	b118      	cbz	r0, 8003dce <HAL_SPI_IRQHandler+0xe6>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003dc6:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003dc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dcc:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8003dce:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d0a5      	beq.n	8003d20 <HAL_SPI_IRQHandler+0x38>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003dd4:	4a0b      	ldr	r2, [pc, #44]	; (8003e04 <HAL_SPI_IRQHandler+0x11c>)
 8003dd6:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003dd8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003dda:	f7fd ff99 	bl	8001d10 <HAL_DMA_Abort_IT>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	d09e      	beq.n	8003d20 <HAL_SPI_IRQHandler+0x38>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003de2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003de8:	6623      	str	r3, [r4, #96]	; 0x60
 8003dea:	e799      	b.n	8003d20 <HAL_SPI_IRQHandler+0x38>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dec:	2300      	movs	r3, #0
 8003dee:	9301      	str	r3, [sp, #4]
 8003df0:	68d3      	ldr	r3, [r2, #12]
 8003df2:	9301      	str	r3, [sp, #4]
 8003df4:	6893      	ldr	r3, [r2, #8]
 8003df6:	9301      	str	r3, [sp, #4]
 8003df8:	9b01      	ldr	r3, [sp, #4]
        return;
 8003dfa:	e791      	b.n	8003d20 <HAL_SPI_IRQHandler+0x38>
        HAL_SPI_ErrorCallback(hspi);
 8003dfc:	4620      	mov	r0, r4
 8003dfe:	f7ff ff71 	bl	8003ce4 <HAL_SPI_ErrorCallback>
 8003e02:	e78d      	b.n	8003d20 <HAL_SPI_IRQHandler+0x38>
 8003e04:	08003e09 	.word	0x08003e09

08003e08 <SPI_DMAAbortOnError>:
{
 8003e08:	b508      	push	{r3, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e0a:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	f8a0 3046 	strh.w	r3, [r0, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8003e12:	87c3      	strh	r3, [r0, #62]	; 0x3e
  HAL_SPI_ErrorCallback(hspi);
 8003e14:	f7ff ff66 	bl	8003ce4 <HAL_SPI_ErrorCallback>
}
 8003e18:	bd08      	pop	{r3, pc}
	...

08003e1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e1c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e1e:	6a03      	ldr	r3, [r0, #32]
 8003e20:	f023 0301 	bic.w	r3, r3, #1
 8003e24:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e26:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e28:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e2a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e30:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e34:	680d      	ldr	r5, [r1, #0]
 8003e36:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e38:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e3c:	688d      	ldr	r5, [r1, #8]
 8003e3e:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e40:	4d18      	ldr	r5, [pc, #96]	; (8003ea4 <TIM_OC1_SetConfig+0x88>)
 8003e42:	42a8      	cmp	r0, r5
 8003e44:	d00b      	beq.n	8003e5e <TIM_OC1_SetConfig+0x42>
 8003e46:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003e4a:	42a8      	cmp	r0, r5
 8003e4c:	d007      	beq.n	8003e5e <TIM_OC1_SetConfig+0x42>
 8003e4e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e52:	42a8      	cmp	r0, r5
 8003e54:	d003      	beq.n	8003e5e <TIM_OC1_SetConfig+0x42>
 8003e56:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e5a:	42a8      	cmp	r0, r5
 8003e5c:	d105      	bne.n	8003e6a <TIM_OC1_SetConfig+0x4e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e5e:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e62:	68cd      	ldr	r5, [r1, #12]
 8003e64:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e66:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e6a:	4d0e      	ldr	r5, [pc, #56]	; (8003ea4 <TIM_OC1_SetConfig+0x88>)
 8003e6c:	42a8      	cmp	r0, r5
 8003e6e:	d00b      	beq.n	8003e88 <TIM_OC1_SetConfig+0x6c>
 8003e70:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003e74:	42a8      	cmp	r0, r5
 8003e76:	d007      	beq.n	8003e88 <TIM_OC1_SetConfig+0x6c>
 8003e78:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e7c:	42a8      	cmp	r0, r5
 8003e7e:	d003      	beq.n	8003e88 <TIM_OC1_SetConfig+0x6c>
 8003e80:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003e84:	42a8      	cmp	r0, r5
 8003e86:	d105      	bne.n	8003e94 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003e88:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003e8c:	694c      	ldr	r4, [r1, #20]
 8003e8e:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003e90:	698d      	ldr	r5, [r1, #24]
 8003e92:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e94:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e96:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003e98:	684a      	ldr	r2, [r1, #4]
 8003e9a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e9c:	6203      	str	r3, [r0, #32]
}
 8003e9e:	bc30      	pop	{r4, r5}
 8003ea0:	4770      	bx	lr
 8003ea2:	bf00      	nop
 8003ea4:	40012c00 	.word	0x40012c00

08003ea8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ea8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003eaa:	6a03      	ldr	r3, [r0, #32]
 8003eac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003eb0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eb2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003eb4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003eb6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003eb8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003ebc:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ec0:	680d      	ldr	r5, [r1, #0]
 8003ec2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ec4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ec8:	688d      	ldr	r5, [r1, #8]
 8003eca:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ece:	4d14      	ldr	r5, [pc, #80]	; (8003f20 <TIM_OC3_SetConfig+0x78>)
 8003ed0:	42a8      	cmp	r0, r5
 8003ed2:	d01d      	beq.n	8003f10 <TIM_OC3_SetConfig+0x68>
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ed4:	4d12      	ldr	r5, [pc, #72]	; (8003f20 <TIM_OC3_SetConfig+0x78>)
 8003ed6:	42a8      	cmp	r0, r5
 8003ed8:	d00b      	beq.n	8003ef2 <TIM_OC3_SetConfig+0x4a>
 8003eda:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003ede:	42a8      	cmp	r0, r5
 8003ee0:	d007      	beq.n	8003ef2 <TIM_OC3_SetConfig+0x4a>
 8003ee2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ee6:	42a8      	cmp	r0, r5
 8003ee8:	d003      	beq.n	8003ef2 <TIM_OC3_SetConfig+0x4a>
 8003eea:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003eee:	42a8      	cmp	r0, r5
 8003ef0:	d107      	bne.n	8003f02 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ef2:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ef6:	694d      	ldr	r5, [r1, #20]
 8003ef8:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003efc:	698d      	ldr	r5, [r1, #24]
 8003efe:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f02:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f04:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f06:	684a      	ldr	r2, [r1, #4]
 8003f08:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f0a:	6203      	str	r3, [r0, #32]
}
 8003f0c:	bc30      	pop	{r4, r5}
 8003f0e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f14:	68cd      	ldr	r5, [r1, #12]
 8003f16:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f1e:	e7d9      	b.n	8003ed4 <TIM_OC3_SetConfig+0x2c>
 8003f20:	40012c00 	.word	0x40012c00

08003f24 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f24:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f26:	6a03      	ldr	r3, [r0, #32]
 8003f28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f2c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f2e:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f30:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f32:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003f34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f38:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f3c:	680d      	ldr	r5, [r1, #0]
 8003f3e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003f42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003f46:	688d      	ldr	r5, [r1, #8]
 8003f48:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f4c:	4d0d      	ldr	r5, [pc, #52]	; (8003f84 <TIM_OC4_SetConfig+0x60>)
 8003f4e:	42a8      	cmp	r0, r5
 8003f50:	d00b      	beq.n	8003f6a <TIM_OC4_SetConfig+0x46>
 8003f52:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003f56:	42a8      	cmp	r0, r5
 8003f58:	d007      	beq.n	8003f6a <TIM_OC4_SetConfig+0x46>
 8003f5a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003f5e:	42a8      	cmp	r0, r5
 8003f60:	d003      	beq.n	8003f6a <TIM_OC4_SetConfig+0x46>
 8003f62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003f66:	42a8      	cmp	r0, r5
 8003f68:	d104      	bne.n	8003f74 <TIM_OC4_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003f6a:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003f6e:	694d      	ldr	r5, [r1, #20]
 8003f70:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f74:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f76:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003f78:	684b      	ldr	r3, [r1, #4]
 8003f7a:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f7c:	6202      	str	r2, [r0, #32]
}
 8003f7e:	bc30      	pop	{r4, r5}
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	40012c00 	.word	0x40012c00

08003f88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003f88:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003f8a:	6a03      	ldr	r3, [r0, #32]
 8003f8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f90:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f92:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f94:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003f96:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003f98:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fa0:	680d      	ldr	r5, [r1, #0]
 8003fa2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003fa4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003fa8:	688d      	ldr	r5, [r1, #8]
 8003faa:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fae:	4d0d      	ldr	r5, [pc, #52]	; (8003fe4 <TIM_OC5_SetConfig+0x5c>)
 8003fb0:	42a8      	cmp	r0, r5
 8003fb2:	d00b      	beq.n	8003fcc <TIM_OC5_SetConfig+0x44>
 8003fb4:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003fb8:	42a8      	cmp	r0, r5
 8003fba:	d007      	beq.n	8003fcc <TIM_OC5_SetConfig+0x44>
 8003fbc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003fc0:	42a8      	cmp	r0, r5
 8003fc2:	d003      	beq.n	8003fcc <TIM_OC5_SetConfig+0x44>
 8003fc4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003fc8:	42a8      	cmp	r0, r5
 8003fca:	d104      	bne.n	8003fd6 <TIM_OC5_SetConfig+0x4e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003fcc:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003fd0:	694d      	ldr	r5, [r1, #20]
 8003fd2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fd6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003fd8:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003fda:	684a      	ldr	r2, [r1, #4]
 8003fdc:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fde:	6203      	str	r3, [r0, #32]
}
 8003fe0:	bc30      	pop	{r4, r5}
 8003fe2:	4770      	bx	lr
 8003fe4:	40012c00 	.word	0x40012c00

08003fe8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003fe8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003fea:	6a03      	ldr	r3, [r0, #32]
 8003fec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003ff0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff2:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ff4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003ff6:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ff8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ffc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004000:	680d      	ldr	r5, [r1, #0]
 8004002:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004006:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800400a:	688d      	ldr	r5, [r1, #8]
 800400c:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004010:	4d0d      	ldr	r5, [pc, #52]	; (8004048 <TIM_OC6_SetConfig+0x60>)
 8004012:	42a8      	cmp	r0, r5
 8004014:	d00b      	beq.n	800402e <TIM_OC6_SetConfig+0x46>
 8004016:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800401a:	42a8      	cmp	r0, r5
 800401c:	d007      	beq.n	800402e <TIM_OC6_SetConfig+0x46>
 800401e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004022:	42a8      	cmp	r0, r5
 8004024:	d003      	beq.n	800402e <TIM_OC6_SetConfig+0x46>
 8004026:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800402a:	42a8      	cmp	r0, r5
 800402c:	d104      	bne.n	8004038 <TIM_OC6_SetConfig+0x50>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800402e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004032:	694d      	ldr	r5, [r1, #20]
 8004034:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004038:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800403a:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800403c:	684b      	ldr	r3, [r1, #4]
 800403e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004040:	6202      	str	r2, [r0, #32]
}
 8004042:	bc30      	pop	{r4, r5}
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	40012c00 	.word	0x40012c00

0800404c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800404c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800404e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004050:	6a04      	ldr	r4, [r0, #32]
 8004052:	f024 0401 	bic.w	r4, r4, #1
 8004056:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004058:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800405a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800405e:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004062:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8004066:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004068:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800406a:	6203      	str	r3, [r0, #32]
}
 800406c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004070:	4770      	bx	lr

08004072 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004072:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004074:	6a03      	ldr	r3, [r0, #32]
 8004076:	f023 0310 	bic.w	r3, r3, #16
 800407a:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800407c:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800407e:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004080:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004084:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004088:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 800408c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004090:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004092:	6203      	str	r3, [r0, #32]
}
 8004094:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004098:	4770      	bx	lr

0800409a <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800409a:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800409c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040a0:	4319      	orrs	r1, r3
 80040a2:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040a6:	6081      	str	r1, [r0, #8]
}
 80040a8:	4770      	bx	lr
	...

080040ac <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 80040ac:	2302      	movs	r3, #2
 80040ae:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040b2:	6802      	ldr	r2, [r0, #0]
 80040b4:	6891      	ldr	r1, [r2, #8]
 80040b6:	4b08      	ldr	r3, [pc, #32]	; (80040d8 <HAL_TIM_Base_Start+0x2c>)
 80040b8:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040ba:	2b06      	cmp	r3, #6
 80040bc:	d006      	beq.n	80040cc <HAL_TIM_Base_Start+0x20>
 80040be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c2:	d003      	beq.n	80040cc <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 80040c4:	6813      	ldr	r3, [r2, #0]
 80040c6:	f043 0301 	orr.w	r3, r3, #1
 80040ca:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	2301      	movs	r3, #1
 80040ce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80040d2:	2000      	movs	r0, #0
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	00010007 	.word	0x00010007

080040dc <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 80040dc:	2302      	movs	r3, #2
 80040de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 80040e2:	6803      	ldr	r3, [r0, #0]
 80040e4:	6a19      	ldr	r1, [r3, #32]
 80040e6:	f241 1211 	movw	r2, #4369	; 0x1111
 80040ea:	4211      	tst	r1, r2
 80040ec:	d108      	bne.n	8004100 <HAL_TIM_Base_Stop+0x24>
 80040ee:	6a19      	ldr	r1, [r3, #32]
 80040f0:	f240 4244 	movw	r2, #1092	; 0x444
 80040f4:	4211      	tst	r1, r2
 80040f6:	d103      	bne.n	8004100 <HAL_TIM_Base_Stop+0x24>
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	f022 0201 	bic.w	r2, r2, #1
 80040fe:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004100:	2301      	movs	r3, #1
 8004102:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8004106:	2000      	movs	r0, #0
 8004108:	4770      	bx	lr
	...

0800410c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800410c:	6802      	ldr	r2, [r0, #0]
 800410e:	68d3      	ldr	r3, [r2, #12]
 8004110:	f043 0301 	orr.w	r3, r3, #1
 8004114:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004116:	6802      	ldr	r2, [r0, #0]
 8004118:	6891      	ldr	r1, [r2, #8]
 800411a:	4b06      	ldr	r3, [pc, #24]	; (8004134 <HAL_TIM_Base_Start_IT+0x28>)
 800411c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800411e:	2b06      	cmp	r3, #6
 8004120:	d006      	beq.n	8004130 <HAL_TIM_Base_Start_IT+0x24>
 8004122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004126:	d003      	beq.n	8004130 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8004128:	6813      	ldr	r3, [r2, #0]
 800412a:	f043 0301 	orr.w	r3, r3, #1
 800412e:	6013      	str	r3, [r2, #0]
}
 8004130:	2000      	movs	r0, #0
 8004132:	4770      	bx	lr
 8004134:	00010007 	.word	0x00010007

08004138 <HAL_TIM_OC_MspInit>:
}
 8004138:	4770      	bx	lr

0800413a <HAL_TIM_OC_DelayElapsedCallback>:
}
 800413a:	4770      	bx	lr

0800413c <HAL_TIM_IC_CaptureCallback>:
}
 800413c:	4770      	bx	lr

0800413e <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800413e:	4770      	bx	lr

08004140 <HAL_TIM_TriggerCallback>:
}
 8004140:	4770      	bx	lr

08004142 <HAL_TIM_IRQHandler>:
{
 8004142:	b510      	push	{r4, lr}
 8004144:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004146:	6803      	ldr	r3, [r0, #0]
 8004148:	691a      	ldr	r2, [r3, #16]
 800414a:	f012 0f02 	tst.w	r2, #2
 800414e:	d011      	beq.n	8004174 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004150:	68da      	ldr	r2, [r3, #12]
 8004152:	f012 0f02 	tst.w	r2, #2
 8004156:	d00d      	beq.n	8004174 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004158:	f06f 0202 	mvn.w	r2, #2
 800415c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800415e:	2301      	movs	r3, #1
 8004160:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004162:	6803      	ldr	r3, [r0, #0]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	f013 0f03 	tst.w	r3, #3
 800416a:	d079      	beq.n	8004260 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800416c:	f7ff ffe6 	bl	800413c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004170:	2300      	movs	r3, #0
 8004172:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004174:	6823      	ldr	r3, [r4, #0]
 8004176:	691a      	ldr	r2, [r3, #16]
 8004178:	f012 0f04 	tst.w	r2, #4
 800417c:	d012      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800417e:	68da      	ldr	r2, [r3, #12]
 8004180:	f012 0f04 	tst.w	r2, #4
 8004184:	d00e      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004186:	f06f 0204 	mvn.w	r2, #4
 800418a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800418c:	2302      	movs	r3, #2
 800418e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004190:	6823      	ldr	r3, [r4, #0]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	f413 7f40 	tst.w	r3, #768	; 0x300
 8004198:	d068      	beq.n	800426c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800419a:	4620      	mov	r0, r4
 800419c:	f7ff ffce 	bl	800413c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041a0:	2300      	movs	r3, #0
 80041a2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	691a      	ldr	r2, [r3, #16]
 80041a8:	f012 0f08 	tst.w	r2, #8
 80041ac:	d012      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	f012 0f08 	tst.w	r2, #8
 80041b4:	d00e      	beq.n	80041d4 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80041b6:	f06f 0208 	mvn.w	r2, #8
 80041ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041bc:	2304      	movs	r3, #4
 80041be:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80041c0:	6823      	ldr	r3, [r4, #0]
 80041c2:	69db      	ldr	r3, [r3, #28]
 80041c4:	f013 0f03 	tst.w	r3, #3
 80041c8:	d057      	beq.n	800427a <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 80041ca:	4620      	mov	r0, r4
 80041cc:	f7ff ffb6 	bl	800413c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041d0:	2300      	movs	r3, #0
 80041d2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80041d4:	6823      	ldr	r3, [r4, #0]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	f012 0f10 	tst.w	r2, #16
 80041dc:	d012      	beq.n	8004204 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	f012 0f10 	tst.w	r2, #16
 80041e4:	d00e      	beq.n	8004204 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80041e6:	f06f 0210 	mvn.w	r2, #16
 80041ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80041ec:	2308      	movs	r3, #8
 80041ee:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	69db      	ldr	r3, [r3, #28]
 80041f4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80041f8:	d046      	beq.n	8004288 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 80041fa:	4620      	mov	r0, r4
 80041fc:	f7ff ff9e 	bl	800413c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004200:	2300      	movs	r3, #0
 8004202:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004204:	6823      	ldr	r3, [r4, #0]
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	f012 0f01 	tst.w	r2, #1
 800420c:	d003      	beq.n	8004216 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	f012 0f01 	tst.w	r2, #1
 8004214:	d13f      	bne.n	8004296 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004216:	6823      	ldr	r3, [r4, #0]
 8004218:	691a      	ldr	r2, [r3, #16]
 800421a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800421e:	d003      	beq.n	8004228 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004220:	68da      	ldr	r2, [r3, #12]
 8004222:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004226:	d13d      	bne.n	80042a4 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004230:	d003      	beq.n	800423a <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004238:	d13b      	bne.n	80042b2 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800423a:	6823      	ldr	r3, [r4, #0]
 800423c:	691a      	ldr	r2, [r3, #16]
 800423e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004242:	d003      	beq.n	800424c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	f012 0f40 	tst.w	r2, #64	; 0x40
 800424a:	d139      	bne.n	80042c0 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800424c:	6823      	ldr	r3, [r4, #0]
 800424e:	691a      	ldr	r2, [r3, #16]
 8004250:	f012 0f20 	tst.w	r2, #32
 8004254:	d003      	beq.n	800425e <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004256:	68da      	ldr	r2, [r3, #12]
 8004258:	f012 0f20 	tst.w	r2, #32
 800425c:	d137      	bne.n	80042ce <HAL_TIM_IRQHandler+0x18c>
}
 800425e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004260:	f7ff ff6b 	bl	800413a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004264:	4620      	mov	r0, r4
 8004266:	f7ff ff6a 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
 800426a:	e781      	b.n	8004170 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426c:	4620      	mov	r0, r4
 800426e:	f7ff ff64 	bl	800413a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004272:	4620      	mov	r0, r4
 8004274:	f7ff ff63 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
 8004278:	e792      	b.n	80041a0 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800427a:	4620      	mov	r0, r4
 800427c:	f7ff ff5d 	bl	800413a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004280:	4620      	mov	r0, r4
 8004282:	f7ff ff5c 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
 8004286:	e7a3      	b.n	80041d0 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004288:	4620      	mov	r0, r4
 800428a:	f7ff ff56 	bl	800413a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428e:	4620      	mov	r0, r4
 8004290:	f7ff ff55 	bl	800413e <HAL_TIM_PWM_PulseFinishedCallback>
 8004294:	e7b4      	b.n	8004200 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004296:	f06f 0201 	mvn.w	r2, #1
 800429a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800429c:	4620      	mov	r0, r4
 800429e:	f7fc fb15 	bl	80008cc <HAL_TIM_PeriodElapsedCallback>
 80042a2:	e7b8      	b.n	8004216 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80042a8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80042aa:	4620      	mov	r0, r4
 80042ac:	f000 f9b7 	bl	800461e <HAL_TIMEx_BreakCallback>
 80042b0:	e7ba      	b.n	8004228 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80042b2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80042b6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80042b8:	4620      	mov	r0, r4
 80042ba:	f000 f9b1 	bl	8004620 <HAL_TIMEx_Break2Callback>
 80042be:	e7bc      	b.n	800423a <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80042c0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80042c4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80042c6:	4620      	mov	r0, r4
 80042c8:	f7ff ff3a 	bl	8004140 <HAL_TIM_TriggerCallback>
 80042cc:	e7be      	b.n	800424c <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80042ce:	f06f 0220 	mvn.w	r2, #32
 80042d2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80042d4:	4620      	mov	r0, r4
 80042d6:	f000 f9a1 	bl	800461c <HAL_TIMEx_CommutCallback>
}
 80042da:	e7c0      	b.n	800425e <HAL_TIM_IRQHandler+0x11c>

080042dc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80042dc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042de:	4a1e      	ldr	r2, [pc, #120]	; (8004358 <TIM_Base_SetConfig+0x7c>)
 80042e0:	4290      	cmp	r0, r2
 80042e2:	d002      	beq.n	80042ea <TIM_Base_SetConfig+0xe>
 80042e4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80042e8:	d103      	bne.n	80042f2 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80042ee:	684a      	ldr	r2, [r1, #4]
 80042f0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042f2:	4a19      	ldr	r2, [pc, #100]	; (8004358 <TIM_Base_SetConfig+0x7c>)
 80042f4:	4290      	cmp	r0, r2
 80042f6:	d00e      	beq.n	8004316 <TIM_Base_SetConfig+0x3a>
 80042f8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80042fc:	d00b      	beq.n	8004316 <TIM_Base_SetConfig+0x3a>
 80042fe:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 8004302:	4290      	cmp	r0, r2
 8004304:	d007      	beq.n	8004316 <TIM_Base_SetConfig+0x3a>
 8004306:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800430a:	4290      	cmp	r0, r2
 800430c:	d003      	beq.n	8004316 <TIM_Base_SetConfig+0x3a>
 800430e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004312:	4290      	cmp	r0, r2
 8004314:	d103      	bne.n	800431e <TIM_Base_SetConfig+0x42>
    tmpcr1 &= ~TIM_CR1_CKD;
 8004316:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800431a:	68ca      	ldr	r2, [r1, #12]
 800431c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800431e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004322:	694a      	ldr	r2, [r1, #20]
 8004324:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8004326:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004328:	688b      	ldr	r3, [r1, #8]
 800432a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800432c:	680b      	ldr	r3, [r1, #0]
 800432e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004330:	4b09      	ldr	r3, [pc, #36]	; (8004358 <TIM_Base_SetConfig+0x7c>)
 8004332:	4298      	cmp	r0, r3
 8004334:	d00b      	beq.n	800434e <TIM_Base_SetConfig+0x72>
 8004336:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800433a:	4298      	cmp	r0, r3
 800433c:	d007      	beq.n	800434e <TIM_Base_SetConfig+0x72>
 800433e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004342:	4298      	cmp	r0, r3
 8004344:	d003      	beq.n	800434e <TIM_Base_SetConfig+0x72>
 8004346:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800434a:	4298      	cmp	r0, r3
 800434c:	d101      	bne.n	8004352 <TIM_Base_SetConfig+0x76>
    TIMx->RCR = Structure->RepetitionCounter;
 800434e:	690b      	ldr	r3, [r1, #16]
 8004350:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004352:	2301      	movs	r3, #1
 8004354:	6143      	str	r3, [r0, #20]
}
 8004356:	4770      	bx	lr
 8004358:	40012c00 	.word	0x40012c00

0800435c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800435c:	b1a8      	cbz	r0, 800438a <HAL_TIM_Base_Init+0x2e>
{
 800435e:	b510      	push	{r4, lr}
 8004360:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004362:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004366:	b15b      	cbz	r3, 8004380 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8004368:	2302      	movs	r3, #2
 800436a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800436e:	1d21      	adds	r1, r4, #4
 8004370:	6820      	ldr	r0, [r4, #0]
 8004372:	f7ff ffb3 	bl	80042dc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004376:	2301      	movs	r3, #1
 8004378:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800437c:	2000      	movs	r0, #0
}
 800437e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004380:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004384:	f7fc feb4 	bl	80010f0 <HAL_TIM_Base_MspInit>
 8004388:	e7ee      	b.n	8004368 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800438a:	2001      	movs	r0, #1
}
 800438c:	4770      	bx	lr

0800438e <HAL_TIM_OC_Init>:
  if (htim == NULL)
 800438e:	b1a8      	cbz	r0, 80043bc <HAL_TIM_OC_Init+0x2e>
{
 8004390:	b510      	push	{r4, lr}
 8004392:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004394:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004398:	b15b      	cbz	r3, 80043b2 <HAL_TIM_OC_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 800439a:	2302      	movs	r3, #2
 800439c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80043a0:	1d21      	adds	r1, r4, #4
 80043a2:	6820      	ldr	r0, [r4, #0]
 80043a4:	f7ff ff9a 	bl	80042dc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80043a8:	2301      	movs	r3, #1
 80043aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80043ae:	2000      	movs	r0, #0
}
 80043b0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80043b2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 80043b6:	f7ff febf 	bl	8004138 <HAL_TIM_OC_MspInit>
 80043ba:	e7ee      	b.n	800439a <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 80043bc:	2001      	movs	r0, #1
}
 80043be:	4770      	bx	lr

080043c0 <TIM_OC2_SetConfig>:
{
 80043c0:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043c2:	6a03      	ldr	r3, [r0, #32]
 80043c4:	f023 0310 	bic.w	r3, r3, #16
 80043c8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80043ca:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80043cc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80043ce:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80043d0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80043d4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d8:	680d      	ldr	r5, [r1, #0]
 80043da:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80043de:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80043e2:	688d      	ldr	r5, [r1, #8]
 80043e4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80043e8:	4d14      	ldr	r5, [pc, #80]	; (800443c <TIM_OC2_SetConfig+0x7c>)
 80043ea:	42a8      	cmp	r0, r5
 80043ec:	d01d      	beq.n	800442a <TIM_OC2_SetConfig+0x6a>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ee:	4d13      	ldr	r5, [pc, #76]	; (800443c <TIM_OC2_SetConfig+0x7c>)
 80043f0:	42a8      	cmp	r0, r5
 80043f2:	d00b      	beq.n	800440c <TIM_OC2_SetConfig+0x4c>
 80043f4:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80043f8:	42a8      	cmp	r0, r5
 80043fa:	d007      	beq.n	800440c <TIM_OC2_SetConfig+0x4c>
 80043fc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004400:	42a8      	cmp	r0, r5
 8004402:	d003      	beq.n	800440c <TIM_OC2_SetConfig+0x4c>
 8004404:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004408:	42a8      	cmp	r0, r5
 800440a:	d107      	bne.n	800441c <TIM_OC2_SetConfig+0x5c>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800440c:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004410:	694d      	ldr	r5, [r1, #20]
 8004412:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004416:	698d      	ldr	r5, [r1, #24]
 8004418:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800441c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800441e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004420:	684a      	ldr	r2, [r1, #4]
 8004422:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004424:	6203      	str	r3, [r0, #32]
}
 8004426:	bc30      	pop	{r4, r5}
 8004428:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 800442a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800442e:	68cd      	ldr	r5, [r1, #12]
 8004430:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004434:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004438:	e7d9      	b.n	80043ee <TIM_OC2_SetConfig+0x2e>
 800443a:	bf00      	nop
 800443c:	40012c00 	.word	0x40012c00

08004440 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8004440:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004444:	2b01      	cmp	r3, #1
 8004446:	d034      	beq.n	80044b2 <HAL_TIM_OC_ConfigChannel+0x72>
{
 8004448:	b510      	push	{r4, lr}
 800444a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800444c:	2301      	movs	r3, #1
 800444e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004452:	2302      	movs	r3, #2
 8004454:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8004458:	2a14      	cmp	r2, #20
 800445a:	d80f      	bhi.n	800447c <HAL_TIM_OC_ConfigChannel+0x3c>
 800445c:	e8df f002 	tbb	[pc, r2]
 8004460:	0e0e0e0b 	.word	0x0e0e0e0b
 8004464:	0e0e0e15 	.word	0x0e0e0e15
 8004468:	0e0e0e19 	.word	0x0e0e0e19
 800446c:	0e0e0e1d 	.word	0x0e0e0e1d
 8004470:	0e0e0e21 	.word	0x0e0e0e21
 8004474:	25          	.byte	0x25
 8004475:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004476:	6800      	ldr	r0, [r0, #0]
 8004478:	f7ff fcd0 	bl	8003e1c <TIM_OC1_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800447c:	2301      	movs	r3, #1
 800447e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004482:	2000      	movs	r0, #0
 8004484:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004488:	bd10      	pop	{r4, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800448a:	6800      	ldr	r0, [r0, #0]
 800448c:	f7ff ff98 	bl	80043c0 <TIM_OC2_SetConfig>
      break;
 8004490:	e7f4      	b.n	800447c <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004492:	6800      	ldr	r0, [r0, #0]
 8004494:	f7ff fd08 	bl	8003ea8 <TIM_OC3_SetConfig>
      break;
 8004498:	e7f0      	b.n	800447c <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800449a:	6800      	ldr	r0, [r0, #0]
 800449c:	f7ff fd42 	bl	8003f24 <TIM_OC4_SetConfig>
      break;
 80044a0:	e7ec      	b.n	800447c <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80044a2:	6800      	ldr	r0, [r0, #0]
 80044a4:	f7ff fd70 	bl	8003f88 <TIM_OC5_SetConfig>
      break;
 80044a8:	e7e8      	b.n	800447c <HAL_TIM_OC_ConfigChannel+0x3c>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80044aa:	6800      	ldr	r0, [r0, #0]
 80044ac:	f7ff fd9c 	bl	8003fe8 <TIM_OC6_SetConfig>
      break;
 80044b0:	e7e4      	b.n	800447c <HAL_TIM_OC_ConfigChannel+0x3c>
  __HAL_LOCK(htim);
 80044b2:	2002      	movs	r0, #2
}
 80044b4:	4770      	bx	lr

080044b6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044b6:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044b8:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044ba:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044be:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80044c2:	430b      	orrs	r3, r1
 80044c4:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044c6:	6083      	str	r3, [r0, #8]
}
 80044c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044cc:	4770      	bx	lr
	...

080044d0 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80044d0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d064      	beq.n	80045a2 <HAL_TIM_ConfigClockSource+0xd2>
{
 80044d8:	b510      	push	{r4, lr}
 80044da:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80044dc:	2301      	movs	r3, #1
 80044de:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80044e2:	2302      	movs	r3, #2
 80044e4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 80044e8:	6802      	ldr	r2, [r0, #0]
 80044ea:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044ec:	4b2e      	ldr	r3, [pc, #184]	; (80045a8 <HAL_TIM_ConfigClockSource+0xd8>)
 80044ee:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80044f0:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80044f2:	680b      	ldr	r3, [r1, #0]
 80044f4:	2b40      	cmp	r3, #64	; 0x40
 80044f6:	d04a      	beq.n	800458e <HAL_TIM_ConfigClockSource+0xbe>
 80044f8:	d913      	bls.n	8004522 <HAL_TIM_ConfigClockSource+0x52>
 80044fa:	2b60      	cmp	r3, #96	; 0x60
 80044fc:	d03d      	beq.n	800457a <HAL_TIM_ConfigClockSource+0xaa>
 80044fe:	d91e      	bls.n	800453e <HAL_TIM_ConfigClockSource+0x6e>
 8004500:	2b70      	cmp	r3, #112	; 0x70
 8004502:	d028      	beq.n	8004556 <HAL_TIM_ConfigClockSource+0x86>
 8004504:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004508:	d130      	bne.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 800450a:	68cb      	ldr	r3, [r1, #12]
 800450c:	684a      	ldr	r2, [r1, #4]
 800450e:	6889      	ldr	r1, [r1, #8]
 8004510:	6820      	ldr	r0, [r4, #0]
 8004512:	f7ff ffd0 	bl	80044b6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004516:	6822      	ldr	r2, [r4, #0]
 8004518:	6893      	ldr	r3, [r2, #8]
 800451a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800451e:	6093      	str	r3, [r2, #8]
      break;
 8004520:	e024      	b.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004522:	2b10      	cmp	r3, #16
 8004524:	d006      	beq.n	8004534 <HAL_TIM_ConfigClockSource+0x64>
 8004526:	d904      	bls.n	8004532 <HAL_TIM_ConfigClockSource+0x62>
 8004528:	2b20      	cmp	r3, #32
 800452a:	d003      	beq.n	8004534 <HAL_TIM_ConfigClockSource+0x64>
 800452c:	2b30      	cmp	r3, #48	; 0x30
 800452e:	d001      	beq.n	8004534 <HAL_TIM_ConfigClockSource+0x64>
 8004530:	e01c      	b.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
 8004532:	b9db      	cbnz	r3, 800456c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004534:	4619      	mov	r1, r3
 8004536:	6820      	ldr	r0, [r4, #0]
 8004538:	f7ff fdaf 	bl	800409a <TIM_ITRx_SetConfig>
      break;
 800453c:	e016      	b.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 800453e:	2b50      	cmp	r3, #80	; 0x50
 8004540:	d114      	bne.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004542:	68ca      	ldr	r2, [r1, #12]
 8004544:	6849      	ldr	r1, [r1, #4]
 8004546:	6820      	ldr	r0, [r4, #0]
 8004548:	f7ff fd80 	bl	800404c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800454c:	2150      	movs	r1, #80	; 0x50
 800454e:	6820      	ldr	r0, [r4, #0]
 8004550:	f7ff fda3 	bl	800409a <TIM_ITRx_SetConfig>
      break;
 8004554:	e00a      	b.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8004556:	68cb      	ldr	r3, [r1, #12]
 8004558:	684a      	ldr	r2, [r1, #4]
 800455a:	6889      	ldr	r1, [r1, #8]
 800455c:	6820      	ldr	r0, [r4, #0]
 800455e:	f7ff ffaa 	bl	80044b6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004562:	6822      	ldr	r2, [r4, #0]
 8004564:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004566:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800456a:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 800456c:	2301      	movs	r3, #1
 800456e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004572:	2000      	movs	r0, #0
 8004574:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004578:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 800457a:	68ca      	ldr	r2, [r1, #12]
 800457c:	6849      	ldr	r1, [r1, #4]
 800457e:	6820      	ldr	r0, [r4, #0]
 8004580:	f7ff fd77 	bl	8004072 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004584:	2160      	movs	r1, #96	; 0x60
 8004586:	6820      	ldr	r0, [r4, #0]
 8004588:	f7ff fd87 	bl	800409a <TIM_ITRx_SetConfig>
      break;
 800458c:	e7ee      	b.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800458e:	68ca      	ldr	r2, [r1, #12]
 8004590:	6849      	ldr	r1, [r1, #4]
 8004592:	6820      	ldr	r0, [r4, #0]
 8004594:	f7ff fd5a 	bl	800404c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004598:	2140      	movs	r1, #64	; 0x40
 800459a:	6820      	ldr	r0, [r4, #0]
 800459c:	f7ff fd7d 	bl	800409a <TIM_ITRx_SetConfig>
      break;
 80045a0:	e7e4      	b.n	800456c <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 80045a2:	2002      	movs	r0, #2
}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	fffe0088 	.word	0xfffe0088

080045ac <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ac:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d02f      	beq.n	8004614 <HAL_TIMEx_MasterConfigSynchronization+0x68>
{
 80045b4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80045b6:	2301      	movs	r3, #1
 80045b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045bc:	2302      	movs	r3, #2
 80045be:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045c2:	6802      	ldr	r2, [r0, #0]
 80045c4:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045c6:	6895      	ldr	r5, [r2, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80045c8:	4c13      	ldr	r4, [pc, #76]	; (8004618 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 80045ca:	42a2      	cmp	r2, r4
 80045cc:	d01d      	beq.n	800460a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045d2:	680c      	ldr	r4, [r1, #0]
 80045d4:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045d6:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045d8:	6803      	ldr	r3, [r0, #0]
 80045da:	4a0f      	ldr	r2, [pc, #60]	; (8004618 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d006      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80045e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e4:	d003      	beq.n	80045ee <HAL_TIMEx_MasterConfigSynchronization+0x42>
 80045e6:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d104      	bne.n	80045f8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045ee:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045f2:	688a      	ldr	r2, [r1, #8]
 80045f4:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045f6:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045f8:	2301      	movs	r3, #1
 80045fa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045fe:	2300      	movs	r3, #0
 8004600:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004604:	4618      	mov	r0, r3
}
 8004606:	bc30      	pop	{r4, r5}
 8004608:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800460a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800460e:	684c      	ldr	r4, [r1, #4]
 8004610:	4323      	orrs	r3, r4
 8004612:	e7dc      	b.n	80045ce <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8004614:	2002      	movs	r0, #2
}
 8004616:	4770      	bx	lr
 8004618:	40012c00 	.word	0x40012c00

0800461c <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800461c:	4770      	bx	lr

0800461e <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800461e:	4770      	bx	lr

08004620 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004620:	4770      	bx	lr
	...

08004624 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004624:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8004628:	b99b      	cbnz	r3, 8004652 <osKernelInitialize+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800462a:	f3ef 8310 	mrs	r3, PRIMASK
 800462e:	b99b      	cbnz	r3, 8004658 <osKernelInitialize+0x34>
 8004630:	4b0c      	ldr	r3, [pc, #48]	; (8004664 <osKernelInitialize+0x40>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b02      	cmp	r3, #2
 8004636:	d005      	beq.n	8004644 <osKernelInitialize+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8004638:	b98b      	cbnz	r3, 800465e <osKernelInitialize+0x3a>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 800463a:	4b0a      	ldr	r3, [pc, #40]	; (8004664 <osKernelInitialize+0x40>)
 800463c:	2201      	movs	r2, #1
 800463e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004640:	2000      	movs	r0, #0
 8004642:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004644:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 8004648:	2a00      	cmp	r2, #0
 800464a:	d0f5      	beq.n	8004638 <osKernelInitialize+0x14>
    stat = osErrorISR;
 800464c:	f06f 0005 	mvn.w	r0, #5
 8004650:	4770      	bx	lr
 8004652:	f06f 0005 	mvn.w	r0, #5
 8004656:	4770      	bx	lr
 8004658:	f06f 0005 	mvn.w	r0, #5
 800465c:	4770      	bx	lr
    } else {
      stat = osError;
 800465e:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8004662:	4770      	bx	lr
 8004664:	200002b0 	.word	0x200002b0

08004668 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004668:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800466a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800466e:	b9b3      	cbnz	r3, 800469e <osKernelStart+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004670:	f3ef 8310 	mrs	r3, PRIMASK
 8004674:	b9b3      	cbnz	r3, 80046a4 <osKernelStart+0x3c>
 8004676:	4b0e      	ldr	r3, [pc, #56]	; (80046b0 <osKernelStart+0x48>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	2b02      	cmp	r3, #2
 800467c:	d008      	beq.n	8004690 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800467e:	2b01      	cmp	r3, #1
 8004680:	d113      	bne.n	80046aa <osKernelStart+0x42>
      KernelState = osKernelRunning;
 8004682:	4b0b      	ldr	r3, [pc, #44]	; (80046b0 <osKernelStart+0x48>)
 8004684:	2202      	movs	r2, #2
 8004686:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004688:	f001 f904 	bl	8005894 <vTaskStartScheduler>
      stat = osOK;
 800468c:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 800468e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004690:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 8004694:	2a00      	cmp	r2, #0
 8004696:	d0f2      	beq.n	800467e <osKernelStart+0x16>
    stat = osErrorISR;
 8004698:	f06f 0005 	mvn.w	r0, #5
 800469c:	e7f7      	b.n	800468e <osKernelStart+0x26>
 800469e:	f06f 0005 	mvn.w	r0, #5
 80046a2:	e7f4      	b.n	800468e <osKernelStart+0x26>
 80046a4:	f06f 0005 	mvn.w	r0, #5
 80046a8:	e7f1      	b.n	800468e <osKernelStart+0x26>
      stat = osError;
 80046aa:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 80046ae:	e7ee      	b.n	800468e <osKernelStart+0x26>
 80046b0:	200002b0 	.word	0x200002b0

080046b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80046b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046b6:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80046b8:	2400      	movs	r4, #0
 80046ba:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046bc:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 80046c0:	bb4c      	cbnz	r4, 8004716 <osThreadNew+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046c2:	f3ef 8310 	mrs	r3, PRIMASK
 80046c6:	bb33      	cbnz	r3, 8004716 <osThreadNew+0x62>
 80046c8:	4b33      	ldr	r3, [pc, #204]	; (8004798 <osThreadNew+0xe4>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d025      	beq.n	800471c <osThreadNew+0x68>
 80046d0:	b308      	cbz	r0, 8004716 <osThreadNew+0x62>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 80046d2:	2300      	movs	r3, #0
 80046d4:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 80046d8:	b392      	cbz	r2, 8004740 <osThreadNew+0x8c>
      if (attr->name != NULL) {
 80046da:	6816      	ldr	r6, [r2, #0]
 80046dc:	b31e      	cbz	r6, 8004726 <osThreadNew+0x72>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 80046de:	6994      	ldr	r4, [r2, #24]
 80046e0:	b904      	cbnz	r4, 80046e4 <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 80046e2:	2418      	movs	r4, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80046e4:	1e63      	subs	r3, r4, #1
 80046e6:	2b37      	cmp	r3, #55	; 0x37
 80046e8:	d852      	bhi.n	8004790 <osThreadNew+0xdc>
 80046ea:	6853      	ldr	r3, [r2, #4]
 80046ec:	f013 0f01 	tst.w	r3, #1
 80046f0:	d150      	bne.n	8004794 <osThreadNew+0xe0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80046f2:	6955      	ldr	r5, [r2, #20]
 80046f4:	b1d5      	cbz	r5, 800472c <osThreadNew+0x78>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80046f6:	ea4f 0c95 	mov.w	ip, r5, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046fa:	6893      	ldr	r3, [r2, #8]
 80046fc:	b12b      	cbz	r3, 800470a <osThreadNew+0x56>
 80046fe:	68d7      	ldr	r7, [r2, #12]
 8004700:	2f5b      	cmp	r7, #91	; 0x5b
 8004702:	d902      	bls.n	800470a <osThreadNew+0x56>
 8004704:	6917      	ldr	r7, [r2, #16]
 8004706:	b107      	cbz	r7, 800470a <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004708:	bb0d      	cbnz	r5, 800474e <osThreadNew+0x9a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800470a:	b193      	cbz	r3, 8004732 <osThreadNew+0x7e>
    mem   = -1;
 800470c:	f04f 35ff 	mov.w	r5, #4294967295
    }
    else {
      mem = 0;
    }

    if (mem == 1) {
 8004710:	2d01      	cmp	r5, #1
 8004712:	d023      	beq.n	800475c <osThreadNew+0xa8>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8004714:	b375      	cbz	r5, 8004774 <osThreadNew+0xc0>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004716:	9804      	ldr	r0, [sp, #16]
}
 8004718:	b007      	add	sp, #28
 800471a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800471c:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1f8      	bne.n	8004716 <osThreadNew+0x62>
 8004724:	e7d4      	b.n	80046d0 <osThreadNew+0x1c>
    name  = &empty;
 8004726:	f10d 0617 	add.w	r6, sp, #23
 800472a:	e7d8      	b.n	80046de <osThreadNew+0x2a>
    stack = configMINIMAL_STACK_SIZE;
 800472c:	f04f 0c80 	mov.w	ip, #128	; 0x80
 8004730:	e7e3      	b.n	80046fa <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004732:	68d3      	ldr	r3, [r2, #12]
 8004734:	b96b      	cbnz	r3, 8004752 <osThreadNew+0x9e>
 8004736:	6913      	ldr	r3, [r2, #16]
 8004738:	b173      	cbz	r3, 8004758 <osThreadNew+0xa4>
    mem   = -1;
 800473a:	f04f 35ff 	mov.w	r5, #4294967295
 800473e:	e7e7      	b.n	8004710 <osThreadNew+0x5c>
      mem = 0;
 8004740:	2500      	movs	r5, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8004742:	2418      	movs	r4, #24
    stack = configMINIMAL_STACK_SIZE;
 8004744:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 8004748:	f10d 0617 	add.w	r6, sp, #23
 800474c:	e7e0      	b.n	8004710 <osThreadNew+0x5c>
        mem = 1;
 800474e:	2501      	movs	r5, #1
 8004750:	e7de      	b.n	8004710 <osThreadNew+0x5c>
    mem   = -1;
 8004752:	f04f 35ff 	mov.w	r5, #4294967295
 8004756:	e7db      	b.n	8004710 <osThreadNew+0x5c>
          mem = 0;
 8004758:	2500      	movs	r5, #0
 800475a:	e7d9      	b.n	8004710 <osThreadNew+0x5c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800475c:	6913      	ldr	r3, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800475e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004760:	9202      	str	r2, [sp, #8]
 8004762:	9301      	str	r3, [sp, #4]
 8004764:	9400      	str	r4, [sp, #0]
 8004766:	460b      	mov	r3, r1
 8004768:	4662      	mov	r2, ip
 800476a:	4631      	mov	r1, r6
 800476c:	f001 f826 	bl	80057bc <xTaskCreateStatic>
 8004770:	9004      	str	r0, [sp, #16]
 8004772:	e7d0      	b.n	8004716 <osThreadNew+0x62>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004774:	aa04      	add	r2, sp, #16
 8004776:	9201      	str	r2, [sp, #4]
 8004778:	9400      	str	r4, [sp, #0]
 800477a:	460b      	mov	r3, r1
 800477c:	fa1f f28c 	uxth.w	r2, ip
 8004780:	4631      	mov	r1, r6
 8004782:	f001 f854 	bl	800582e <xTaskCreate>
 8004786:	2801      	cmp	r0, #1
 8004788:	d0c5      	beq.n	8004716 <osThreadNew+0x62>
          hTask = NULL;
 800478a:	2300      	movs	r3, #0
 800478c:	9304      	str	r3, [sp, #16]
 800478e:	e7c2      	b.n	8004716 <osThreadNew+0x62>
        return (NULL);
 8004790:	2000      	movs	r0, #0
 8004792:	e7c1      	b.n	8004718 <osThreadNew+0x64>
 8004794:	2000      	movs	r0, #0
 8004796:	e7bf      	b.n	8004718 <osThreadNew+0x64>
 8004798:	200002b0 	.word	0x200002b0

0800479c <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800479c:	b530      	push	{r4, r5, lr}
 800479e:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 80047a0:	b370      	cbz	r0, 8004800 <osThreadFlagsSet+0x64>
 80047a2:	4605      	mov	r5, r0
 80047a4:	2900      	cmp	r1, #0
 80047a6:	db2b      	blt.n	8004800 <osThreadFlagsSet+0x64>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 80047a8:	f04f 33ff 	mov.w	r3, #4294967295
 80047ac:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047ae:	f3ef 8305 	mrs	r3, IPSR

    if (IS_IRQ()) {
 80047b2:	b94b      	cbnz	r3, 80047c8 <osThreadFlagsSet+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047b4:	f3ef 8310 	mrs	r3, PRIMASK
 80047b8:	b933      	cbnz	r3, 80047c8 <osThreadFlagsSet+0x2c>
 80047ba:	4b1a      	ldr	r3, [pc, #104]	; (8004824 <osThreadFlagsSet+0x88>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d124      	bne.n	800480c <osThreadFlagsSet+0x70>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80047c2:	f3ef 8311 	mrs	r3, BASEPRI
 80047c6:	b30b      	cbz	r3, 800480c <osThreadFlagsSet+0x70>
      yield = pdFALSE;
 80047c8:	2400      	movs	r4, #0
 80047ca:	ab04      	add	r3, sp, #16
 80047cc:	f843 4d08 	str.w	r4, [r3, #-8]!

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 80047d0:	9300      	str	r3, [sp, #0]
 80047d2:	4623      	mov	r3, r4
 80047d4:	2201      	movs	r2, #1
 80047d6:	4628      	mov	r0, r5
 80047d8:	f001 fc12 	bl	8006000 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80047dc:	9400      	str	r4, [sp, #0]
 80047de:	ab03      	add	r3, sp, #12
 80047e0:	4622      	mov	r2, r4
 80047e2:	4621      	mov	r1, r4
 80047e4:	4628      	mov	r0, r5
 80047e6:	f001 fc0b 	bl	8006000 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80047ea:	9b02      	ldr	r3, [sp, #8]
 80047ec:	b15b      	cbz	r3, 8004806 <osThreadFlagsSet+0x6a>
 80047ee:	4b0e      	ldr	r3, [pc, #56]	; (8004828 <osThreadFlagsSet+0x8c>)
 80047f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047f4:	601a      	str	r2, [r3, #0]
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	f3bf 8f6f 	isb	sy
 80047fe:	e002      	b.n	8004806 <osThreadFlagsSet+0x6a>
    rflags = (uint32_t)osErrorParameter;
 8004800:	f06f 0303 	mvn.w	r3, #3
 8004804:	9303      	str	r3, [sp, #12]
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 8004806:	9803      	ldr	r0, [sp, #12]
 8004808:	b005      	add	sp, #20
 800480a:	bd30      	pop	{r4, r5, pc}
      (void)xTaskNotify (hTask, flags, eSetBits);
 800480c:	2300      	movs	r3, #0
 800480e:	2201      	movs	r2, #1
 8004810:	4628      	mov	r0, r5
 8004812:	f001 fb85 	bl	8005f20 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8004816:	ab03      	add	r3, sp, #12
 8004818:	2200      	movs	r2, #0
 800481a:	4611      	mov	r1, r2
 800481c:	4628      	mov	r0, r5
 800481e:	f001 fb7f 	bl	8005f20 <xTaskGenericNotify>
 8004822:	e7f0      	b.n	8004806 <osThreadFlagsSet+0x6a>
 8004824:	200002b0 	.word	0x200002b0
 8004828:	e000ed04 	.word	0xe000ed04

0800482c <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 800482c:	b570      	push	{r4, r5, r6, lr}
 800482e:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004830:	f3ef 8305 	mrs	r3, IPSR
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8004834:	bb5b      	cbnz	r3, 800488e <osThreadFlagsClear+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004836:	f3ef 8310 	mrs	r3, PRIMASK
 800483a:	bb6b      	cbnz	r3, 8004898 <osThreadFlagsClear+0x6c>
 800483c:	4b19      	ldr	r3, [pc, #100]	; (80048a4 <osThreadFlagsClear+0x78>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b02      	cmp	r3, #2
 8004842:	d00f      	beq.n	8004864 <osThreadFlagsClear+0x38>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8004844:	2800      	cmp	r0, #0
 8004846:	db2a      	blt.n	800489e <osThreadFlagsClear+0x72>
 8004848:	4604      	mov	r4, r0
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 800484a:	f001 fabf 	bl	8005dcc <xTaskGetCurrentTaskHandle>
 800484e:	4606      	mov	r6, r0

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8004850:	ab01      	add	r3, sp, #4
 8004852:	2200      	movs	r2, #0
 8004854:	4611      	mov	r1, r2
 8004856:	f001 fb63 	bl	8005f20 <xTaskGenericNotify>
 800485a:	2801      	cmp	r0, #1
 800485c:	d009      	beq.n	8004872 <osThreadFlagsClear+0x46>
      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
        rflags = (uint32_t)osError;
      }
    }
    else {
      rflags = (uint32_t)osError;
 800485e:	f04f 35ff 	mov.w	r5, #4294967295
 8004862:	e016      	b.n	8004892 <osThreadFlagsClear+0x66>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004864:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004868:	2b00      	cmp	r3, #0
 800486a:	d0eb      	beq.n	8004844 <osThreadFlagsClear+0x18>
    rflags = (uint32_t)osErrorISR;
 800486c:	f06f 0505 	mvn.w	r5, #5
 8004870:	e00f      	b.n	8004892 <osThreadFlagsClear+0x66>
      rflags = cflags;
 8004872:	9d01      	ldr	r5, [sp, #4]
      cflags &= ~flags;
 8004874:	ea25 0104 	bic.w	r1, r5, r4
 8004878:	9101      	str	r1, [sp, #4]
      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 800487a:	2300      	movs	r3, #0
 800487c:	2203      	movs	r2, #3
 800487e:	4630      	mov	r0, r6
 8004880:	f001 fb4e 	bl	8005f20 <xTaskGenericNotify>
 8004884:	2801      	cmp	r0, #1
 8004886:	d004      	beq.n	8004892 <osThreadFlagsClear+0x66>
        rflags = (uint32_t)osError;
 8004888:	f04f 35ff 	mov.w	r5, #4294967295
    }
  }

  /* Return flags before clearing */
  return (rflags);
 800488c:	e001      	b.n	8004892 <osThreadFlagsClear+0x66>
    rflags = (uint32_t)osErrorISR;
 800488e:	f06f 0505 	mvn.w	r5, #5
}
 8004892:	4628      	mov	r0, r5
 8004894:	b002      	add	sp, #8
 8004896:	bd70      	pop	{r4, r5, r6, pc}
    rflags = (uint32_t)osErrorISR;
 8004898:	f06f 0505 	mvn.w	r5, #5
 800489c:	e7f9      	b.n	8004892 <osThreadFlagsClear+0x66>
    rflags = (uint32_t)osErrorParameter;
 800489e:	f06f 0503 	mvn.w	r5, #3
 80048a2:	e7f6      	b.n	8004892 <osThreadFlagsClear+0x66>
 80048a4:	200002b0 	.word	0x200002b0

080048a8 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80048a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80048ac:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048ae:	f3ef 8305 	mrs	r3, IPSR
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d14d      	bne.n	8004952 <osThreadFlagsWait+0xaa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048b6:	f3ef 8710 	mrs	r7, PRIMASK
 80048ba:	463d      	mov	r5, r7
 80048bc:	2f00      	cmp	r7, #0
 80048be:	d14e      	bne.n	800495e <osThreadFlagsWait+0xb6>
 80048c0:	4b2b      	ldr	r3, [pc, #172]	; (8004970 <osThreadFlagsWait+0xc8>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d00d      	beq.n	80048e4 <osThreadFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 80048c8:	2800      	cmp	r0, #0
 80048ca:	db4b      	blt.n	8004964 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 80048cc:	f011 0f02 	tst.w	r1, #2
 80048d0:	d00f      	beq.n	80048f2 <osThreadFlagsWait+0x4a>
      clear = 0U;
 80048d2:	46b8      	mov	r8, r7
 80048d4:	4617      	mov	r7, r2
 80048d6:	468a      	mov	sl, r1
 80048d8:	4681      	mov	r9, r0
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 80048da:	f001 f82d 	bl	8005938 <xTaskGetTickCount>
 80048de:	4683      	mov	fp, r0
    tout   = timeout;
 80048e0:	463e      	mov	r6, r7
 80048e2:	e028      	b.n	8004936 <osThreadFlagsWait+0x8e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80048e4:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0ed      	beq.n	80048c8 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 80048ec:	f06f 0505 	mvn.w	r5, #5
 80048f0:	e031      	b.n	8004956 <osThreadFlagsWait+0xae>
      clear = flags;
 80048f2:	4680      	mov	r8, r0
 80048f4:	e7ee      	b.n	80048d4 <osThreadFlagsWait+0x2c>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 80048f6:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 80048fa:	9b01      	ldr	r3, [sp, #4]
 80048fc:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 80048fe:	f01a 0f01 	tst.w	sl, #1
 8004902:	d00b      	beq.n	800491c <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 8004904:	ea39 0305 	bics.w	r3, r9, r5
 8004908:	d025      	beq.n	8004956 <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 800490a:	b377      	cbz	r7, 800496a <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800490c:	f001 f814 	bl	8005938 <xTaskGetTickCount>
 8004910:	eba0 000b 	sub.w	r0, r0, fp

        if (td > tout) {
 8004914:	4286      	cmp	r6, r0
 8004916:	d309      	bcc.n	800492c <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 8004918:	1a36      	subs	r6, r6, r0
 800491a:	e00b      	b.n	8004934 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 800491c:	ea19 0f05 	tst.w	r9, r5
 8004920:	d119      	bne.n	8004956 <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 8004922:	2f00      	cmp	r7, #0
 8004924:	d1f2      	bne.n	800490c <osThreadFlagsWait+0x64>
              rflags = (uint32_t)osErrorResource;
 8004926:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 800492a:	e014      	b.n	8004956 <osThreadFlagsWait+0xae>
          tout  = 0;
 800492c:	2600      	movs	r6, #0
 800492e:	e001      	b.n	8004934 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 8004930:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 8004934:	b17c      	cbz	r4, 8004956 <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8004936:	4633      	mov	r3, r6
 8004938:	aa01      	add	r2, sp, #4
 800493a:	4641      	mov	r1, r8
 800493c:	2000      	movs	r0, #0
 800493e:	f001 faa3 	bl	8005e88 <xTaskNotifyWait>
 8004942:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 8004944:	2801      	cmp	r0, #1
 8004946:	d0d6      	beq.n	80048f6 <osThreadFlagsWait+0x4e>
        if (timeout == 0) {
 8004948:	2f00      	cmp	r7, #0
 800494a:	d1f1      	bne.n	8004930 <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 800494c:	f06f 0502 	mvn.w	r5, #2
 8004950:	e7f0      	b.n	8004934 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 8004952:	f06f 0505 	mvn.w	r5, #5
}
 8004956:	4628      	mov	r0, r5
 8004958:	b003      	add	sp, #12
 800495a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 800495e:	f06f 0505 	mvn.w	r5, #5
 8004962:	e7f8      	b.n	8004956 <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 8004964:	f06f 0503 	mvn.w	r5, #3
 8004968:	e7f5      	b.n	8004956 <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 800496a:	f06f 0502 	mvn.w	r5, #2
 800496e:	e7f2      	b.n	8004956 <osThreadFlagsWait+0xae>
 8004970:	200002b0 	.word	0x200002b0

08004974 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 8004974:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004976:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800497a:	b9a3      	cbnz	r3, 80049a6 <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800497c:	f3ef 8310 	mrs	r3, PRIMASK
 8004980:	b9a3      	cbnz	r3, 80049ac <osDelay+0x38>
 8004982:	4b0c      	ldr	r3, [pc, #48]	; (80049b4 <osDelay+0x40>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b02      	cmp	r3, #2
 8004988:	d002      	beq.n	8004990 <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 800498a:	b940      	cbnz	r0, 800499e <osDelay+0x2a>
    stat = osOK;
 800498c:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 800498e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004990:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004994:	2b00      	cmp	r3, #0
 8004996:	d0f8      	beq.n	800498a <osDelay+0x16>
    stat = osErrorISR;
 8004998:	f06f 0005 	mvn.w	r0, #5
 800499c:	e7f7      	b.n	800498e <osDelay+0x1a>
      vTaskDelay(ticks);
 800499e:	f001 f8d7 	bl	8005b50 <vTaskDelay>
    stat = osOK;
 80049a2:	2000      	movs	r0, #0
 80049a4:	e7f3      	b.n	800498e <osDelay+0x1a>
    stat = osErrorISR;
 80049a6:	f06f 0005 	mvn.w	r0, #5
 80049aa:	e7f0      	b.n	800498e <osDelay+0x1a>
 80049ac:	f06f 0005 	mvn.w	r0, #5
 80049b0:	e7ed      	b.n	800498e <osDelay+0x1a>
 80049b2:	bf00      	nop
 80049b4:	200002b0 	.word	0x200002b0

080049b8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80049b8:	b570      	push	{r4, r5, r6, lr}
 80049ba:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80049bc:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d14c      	bne.n	8004a5e <osMessageQueueNew+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049c4:	f3ef 8310 	mrs	r3, PRIMASK
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d14a      	bne.n	8004a62 <osMessageQueueNew+0xaa>
 80049cc:	4b29      	ldr	r3, [pc, #164]	; (8004a74 <osMessageQueueNew+0xbc>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d023      	beq.n	8004a1c <osMessageQueueNew+0x64>
 80049d4:	2800      	cmp	r0, #0
 80049d6:	d046      	beq.n	8004a66 <osMessageQueueNew+0xae>
 80049d8:	2900      	cmp	r1, #0
 80049da:	d046      	beq.n	8004a6a <osMessageQueueNew+0xb2>
 80049dc:	4614      	mov	r4, r2
    mem = -1;

    if (attr != NULL) {
 80049de:	2a00      	cmp	r2, #0
 80049e0:	d034      	beq.n	8004a4c <osMessageQueueNew+0x94>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80049e2:	6893      	ldr	r3, [r2, #8]
 80049e4:	b14b      	cbz	r3, 80049fa <osMessageQueueNew+0x42>
 80049e6:	68d2      	ldr	r2, [r2, #12]
 80049e8:	2a4f      	cmp	r2, #79	; 0x4f
 80049ea:	d906      	bls.n	80049fa <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80049ec:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80049ee:	b122      	cbz	r2, 80049fa <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80049f0:	6966      	ldr	r6, [r4, #20]
 80049f2:	fb01 f500 	mul.w	r5, r1, r0
 80049f6:	42ae      	cmp	r6, r5
 80049f8:	d222      	bcs.n	8004a40 <osMessageQueueNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80049fa:	b1ab      	cbz	r3, 8004a28 <osMessageQueueNew+0x70>
    mem = -1;
 80049fc:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 8004a00:	bbab      	cbnz	r3, 8004a6e <osMessageQueueNew+0xb6>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004a02:	2200      	movs	r2, #0
 8004a04:	f000 fab5 	bl	8004f72 <xQueueGenericCreate>
 8004a08:	4605      	mov	r5, r0
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004a0a:	b125      	cbz	r5, 8004a16 <osMessageQueueNew+0x5e>
      if (attr != NULL) {
 8004a0c:	b32c      	cbz	r4, 8004a5a <osMessageQueueNew+0xa2>
        name = attr->name;
 8004a0e:	6821      	ldr	r1, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 8004a10:	4628      	mov	r0, r5
 8004a12:	f000 fd19 	bl	8005448 <vQueueAddToRegistry>
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8004a16:	4628      	mov	r0, r5
 8004a18:	b002      	add	sp, #8
 8004a1a:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a1c:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d0d7      	beq.n	80049d4 <osMessageQueueNew+0x1c>
  hQueue = NULL;
 8004a24:	2500      	movs	r5, #0
 8004a26:	e7f6      	b.n	8004a16 <osMessageQueueNew+0x5e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004a28:	68e3      	ldr	r3, [r4, #12]
 8004a2a:	b98b      	cbnz	r3, 8004a50 <osMessageQueueNew+0x98>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004a2c:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004a2e:	b113      	cbz	r3, 8004a36 <osMessageQueueNew+0x7e>
    mem = -1;
 8004a30:	f04f 33ff 	mov.w	r3, #4294967295
 8004a34:	e7e4      	b.n	8004a00 <osMessageQueueNew+0x48>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004a36:	6963      	ldr	r3, [r4, #20]
 8004a38:	b16b      	cbz	r3, 8004a56 <osMessageQueueNew+0x9e>
    mem = -1;
 8004a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a3e:	e7df      	b.n	8004a00 <osMessageQueueNew+0x48>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004a40:	2500      	movs	r5, #0
 8004a42:	9500      	str	r5, [sp, #0]
 8004a44:	f000 fa4d 	bl	8004ee2 <xQueueGenericCreateStatic>
 8004a48:	4605      	mov	r5, r0
 8004a4a:	e7de      	b.n	8004a0a <osMessageQueueNew+0x52>
      mem = 0;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e7d7      	b.n	8004a00 <osMessageQueueNew+0x48>
    mem = -1;
 8004a50:	f04f 33ff 	mov.w	r3, #4294967295
 8004a54:	e7d4      	b.n	8004a00 <osMessageQueueNew+0x48>
          mem = 0;
 8004a56:	2300      	movs	r3, #0
 8004a58:	e7d2      	b.n	8004a00 <osMessageQueueNew+0x48>
        name = NULL;
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	e7d8      	b.n	8004a10 <osMessageQueueNew+0x58>
  hQueue = NULL;
 8004a5e:	2500      	movs	r5, #0
 8004a60:	e7d9      	b.n	8004a16 <osMessageQueueNew+0x5e>
 8004a62:	2500      	movs	r5, #0
 8004a64:	e7d7      	b.n	8004a16 <osMessageQueueNew+0x5e>
 8004a66:	2500      	movs	r5, #0
 8004a68:	e7d5      	b.n	8004a16 <osMessageQueueNew+0x5e>
 8004a6a:	2500      	movs	r5, #0
 8004a6c:	e7d3      	b.n	8004a16 <osMessageQueueNew+0x5e>
 8004a6e:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 8004a70:	e7d1      	b.n	8004a16 <osMessageQueueNew+0x5e>
 8004a72:	bf00      	nop
 8004a74:	200002b0 	.word	0x200002b0

08004a78 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004a78:	b510      	push	{r4, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a7e:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8004a82:	b9b3      	cbnz	r3, 8004ab2 <osMessageQueuePut+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a84:	f3ef 8310 	mrs	r3, PRIMASK
 8004a88:	b99b      	cbnz	r3, 8004ab2 <osMessageQueuePut+0x3a>
 8004a8a:	4b22      	ldr	r3, [pc, #136]	; (8004b14 <osMessageQueuePut+0x9c>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d00b      	beq.n	8004aaa <osMessageQueuePut+0x32>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004a92:	b3a0      	cbz	r0, 8004afe <osMessageQueuePut+0x86>
 8004a94:	b3b1      	cbz	r1, 8004b04 <osMessageQueuePut+0x8c>
      stat = osErrorParameter;
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004a96:	2300      	movs	r3, #0
 8004a98:	4622      	mov	r2, r4
 8004a9a:	f000 fa91 	bl	8004fc0 <xQueueGenericSend>
 8004a9e:	2801      	cmp	r0, #1
 8004aa0:	d033      	beq.n	8004b0a <osMessageQueuePut+0x92>
        if (timeout != 0U) {
 8004aa2:	b3a4      	cbz	r4, 8004b0e <osMessageQueuePut+0x96>
          stat = osErrorTimeout;
 8004aa4:	f06f 0001 	mvn.w	r0, #1
 8004aa8:	e027      	b.n	8004afa <osMessageQueuePut+0x82>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004aaa:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0ef      	beq.n	8004a92 <osMessageQueuePut+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004ab2:	b1a8      	cbz	r0, 8004ae0 <osMessageQueuePut+0x68>
 8004ab4:	b1b9      	cbz	r1, 8004ae6 <osMessageQueuePut+0x6e>
 8004ab6:	b9cc      	cbnz	r4, 8004aec <osMessageQueuePut+0x74>
      yield = pdFALSE;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	aa02      	add	r2, sp, #8
 8004abc:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004ac0:	f000 fb3c 	bl	800513c <xQueueGenericSendFromISR>
 8004ac4:	2801      	cmp	r0, #1
 8004ac6:	d114      	bne.n	8004af2 <osMessageQueuePut+0x7a>
        portYIELD_FROM_ISR (yield);
 8004ac8:	9b01      	ldr	r3, [sp, #4]
 8004aca:	b1ab      	cbz	r3, 8004af8 <osMessageQueuePut+0x80>
 8004acc:	4b12      	ldr	r3, [pc, #72]	; (8004b18 <osMessageQueuePut+0xa0>)
 8004ace:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ad2:	601a      	str	r2, [r3, #0]
 8004ad4:	f3bf 8f4f 	dsb	sy
 8004ad8:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8004adc:	2000      	movs	r0, #0
 8004ade:	e00c      	b.n	8004afa <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 8004ae0:	f06f 0003 	mvn.w	r0, #3
 8004ae4:	e009      	b.n	8004afa <osMessageQueuePut+0x82>
 8004ae6:	f06f 0003 	mvn.w	r0, #3
 8004aea:	e006      	b.n	8004afa <osMessageQueuePut+0x82>
 8004aec:	f06f 0003 	mvn.w	r0, #3
 8004af0:	e003      	b.n	8004afa <osMessageQueuePut+0x82>
        stat = osErrorResource;
 8004af2:	f06f 0002 	mvn.w	r0, #2
 8004af6:	e000      	b.n	8004afa <osMessageQueuePut+0x82>
  stat = osOK;
 8004af8:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8004afa:	b002      	add	sp, #8
 8004afc:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 8004afe:	f06f 0003 	mvn.w	r0, #3
 8004b02:	e7fa      	b.n	8004afa <osMessageQueuePut+0x82>
 8004b04:	f06f 0003 	mvn.w	r0, #3
 8004b08:	e7f7      	b.n	8004afa <osMessageQueuePut+0x82>
  stat = osOK;
 8004b0a:	2000      	movs	r0, #0
 8004b0c:	e7f5      	b.n	8004afa <osMessageQueuePut+0x82>
          stat = osErrorResource;
 8004b0e:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8004b12:	e7f2      	b.n	8004afa <osMessageQueuePut+0x82>
 8004b14:	200002b0 	.word	0x200002b0
 8004b18:	e000ed04 	.word	0xe000ed04

08004b1c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004b1c:	b510      	push	{r4, lr}
 8004b1e:	b082      	sub	sp, #8
 8004b20:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b22:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8004b26:	b9ab      	cbnz	r3, 8004b54 <osMessageQueueGet+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b28:	f3ef 8310 	mrs	r3, PRIMASK
 8004b2c:	b993      	cbnz	r3, 8004b54 <osMessageQueueGet+0x38>
 8004b2e:	4b22      	ldr	r3, [pc, #136]	; (8004bb8 <osMessageQueueGet+0x9c>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d00a      	beq.n	8004b4c <osMessageQueueGet+0x30>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004b36:	b398      	cbz	r0, 8004ba0 <osMessageQueueGet+0x84>
 8004b38:	b3a9      	cbz	r1, 8004ba6 <osMessageQueueGet+0x8a>
      stat = osErrorParameter;
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004b3a:	4622      	mov	r2, r4
 8004b3c:	f000 fb64 	bl	8005208 <xQueueReceive>
 8004b40:	2801      	cmp	r0, #1
 8004b42:	d033      	beq.n	8004bac <osMessageQueueGet+0x90>
        if (timeout != 0U) {
 8004b44:	b3a4      	cbz	r4, 8004bb0 <osMessageQueueGet+0x94>
          stat = osErrorTimeout;
 8004b46:	f06f 0001 	mvn.w	r0, #1
 8004b4a:	e027      	b.n	8004b9c <osMessageQueueGet+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b4c:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0f0      	beq.n	8004b36 <osMessageQueueGet+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b54:	b1a8      	cbz	r0, 8004b82 <osMessageQueueGet+0x66>
 8004b56:	b1b9      	cbz	r1, 8004b88 <osMessageQueueGet+0x6c>
 8004b58:	b9cc      	cbnz	r4, 8004b8e <osMessageQueueGet+0x72>
      yield = pdFALSE;
 8004b5a:	aa02      	add	r2, sp, #8
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004b62:	f000 fbfd 	bl	8005360 <xQueueReceiveFromISR>
 8004b66:	2801      	cmp	r0, #1
 8004b68:	d114      	bne.n	8004b94 <osMessageQueueGet+0x78>
        portYIELD_FROM_ISR (yield);
 8004b6a:	9b01      	ldr	r3, [sp, #4]
 8004b6c:	b1ab      	cbz	r3, 8004b9a <osMessageQueueGet+0x7e>
 8004b6e:	4b13      	ldr	r3, [pc, #76]	; (8004bbc <osMessageQueueGet+0xa0>)
 8004b70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b74:	601a      	str	r2, [r3, #0]
 8004b76:	f3bf 8f4f 	dsb	sy
 8004b7a:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8004b7e:	2000      	movs	r0, #0
 8004b80:	e00c      	b.n	8004b9c <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 8004b82:	f06f 0003 	mvn.w	r0, #3
 8004b86:	e009      	b.n	8004b9c <osMessageQueueGet+0x80>
 8004b88:	f06f 0003 	mvn.w	r0, #3
 8004b8c:	e006      	b.n	8004b9c <osMessageQueueGet+0x80>
 8004b8e:	f06f 0003 	mvn.w	r0, #3
 8004b92:	e003      	b.n	8004b9c <osMessageQueueGet+0x80>
        stat = osErrorResource;
 8004b94:	f06f 0002 	mvn.w	r0, #2
 8004b98:	e000      	b.n	8004b9c <osMessageQueueGet+0x80>
  stat = osOK;
 8004b9a:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8004b9c:	b002      	add	sp, #8
 8004b9e:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 8004ba0:	f06f 0003 	mvn.w	r0, #3
 8004ba4:	e7fa      	b.n	8004b9c <osMessageQueueGet+0x80>
 8004ba6:	f06f 0003 	mvn.w	r0, #3
 8004baa:	e7f7      	b.n	8004b9c <osMessageQueueGet+0x80>
  stat = osOK;
 8004bac:	2000      	movs	r0, #0
 8004bae:	e7f5      	b.n	8004b9c <osMessageQueueGet+0x80>
          stat = osErrorResource;
 8004bb0:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8004bb4:	e7f2      	b.n	8004b9c <osMessageQueueGet+0x80>
 8004bb6:	bf00      	nop
 8004bb8:	200002b0 	.word	0x200002b0
 8004bbc:	e000ed04 	.word	0xe000ed04

08004bc0 <osMessageQueueGetCount>:

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  UBaseType_t count;

  if (hQueue == NULL) {
 8004bc0:	b198      	cbz	r0, 8004bea <osMessageQueueGetCount+0x2a>
uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8004bc2:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bc4:	f3ef 8305 	mrs	r3, IPSR
    count = 0U;
  }
  else if (IS_IRQ()) {
 8004bc8:	b963      	cbnz	r3, 8004be4 <osMessageQueueGetCount+0x24>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bca:	f3ef 8310 	mrs	r3, PRIMASK
 8004bce:	b94b      	cbnz	r3, 8004be4 <osMessageQueueGetCount+0x24>
 8004bd0:	4b07      	ldr	r3, [pc, #28]	; (8004bf0 <osMessageQueueGetCount+0x30>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b02      	cmp	r3, #2
 8004bd6:	d102      	bne.n	8004bde <osMessageQueueGetCount+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004bd8:	f3ef 8311 	mrs	r3, BASEPRI
 8004bdc:	b913      	cbnz	r3, 8004be4 <osMessageQueueGetCount+0x24>
    count = uxQueueMessagesWaitingFromISR (hQueue);
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8004bde:	f000 fc14 	bl	800540a <uxQueueMessagesWaiting>
 8004be2:	e001      	b.n	8004be8 <osMessageQueueGetCount+0x28>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8004be4:	f000 fc24 	bl	8005430 <uxQueueMessagesWaitingFromISR>
  }

  return ((uint32_t)count);
}
 8004be8:	bd08      	pop	{r3, pc}
    count = 0U;
 8004bea:	2000      	movs	r0, #0
}
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	200002b0 	.word	0x200002b0

08004bf4 <osMessageQueueReset>:
  }

  return (space);
}

osStatus_t osMessageQueueReset (osMessageQueueId_t mq_id) {
 8004bf4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bf6:	f3ef 8305 	mrs	r3, IPSR
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  osStatus_t stat;

  if (IS_IRQ()) {
 8004bfa:	b99b      	cbnz	r3, 8004c24 <osMessageQueueReset+0x30>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004bfc:	f3ef 8310 	mrs	r3, PRIMASK
 8004c00:	b99b      	cbnz	r3, 8004c2a <osMessageQueueReset+0x36>
 8004c02:	4b0d      	ldr	r3, [pc, #52]	; (8004c38 <osMessageQueueReset+0x44>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2b02      	cmp	r3, #2
 8004c08:	d005      	beq.n	8004c16 <osMessageQueueReset+0x22>
    stat = osErrorISR;
  }
  else if (hQueue == NULL) {
 8004c0a:	b188      	cbz	r0, 8004c30 <osMessageQueueReset+0x3c>
    stat = osErrorParameter;
  }
  else {
    stat = osOK;
    (void)xQueueReset (hQueue);
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	f000 f915 	bl	8004e3c <xQueueGenericReset>
    stat = osOK;
 8004c12:	2000      	movs	r0, #0
  }

  return (stat);
}
 8004c14:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004c16:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d0f5      	beq.n	8004c0a <osMessageQueueReset+0x16>
    stat = osErrorISR;
 8004c1e:	f06f 0005 	mvn.w	r0, #5
 8004c22:	e7f7      	b.n	8004c14 <osMessageQueueReset+0x20>
 8004c24:	f06f 0005 	mvn.w	r0, #5
 8004c28:	e7f4      	b.n	8004c14 <osMessageQueueReset+0x20>
 8004c2a:	f06f 0005 	mvn.w	r0, #5
 8004c2e:	e7f1      	b.n	8004c14 <osMessageQueueReset+0x20>
    stat = osErrorParameter;
 8004c30:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8004c34:	e7ee      	b.n	8004c14 <osMessageQueueReset+0x20>
 8004c36:	bf00      	nop
 8004c38:	200002b0 	.word	0x200002b0

08004c3c <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c3c:	4b03      	ldr	r3, [pc, #12]	; (8004c4c <vApplicationGetIdleTaskMemory+0x10>)
 8004c3e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c40:	4b03      	ldr	r3, [pc, #12]	; (8004c50 <vApplicationGetIdleTaskMemory+0x14>)
 8004c42:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c44:	2380      	movs	r3, #128	; 0x80
 8004c46:	6013      	str	r3, [r2, #0]
}
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	20000254 	.word	0x20000254
 8004c50:	20000054 	.word	0x20000054

08004c54 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c54:	4b03      	ldr	r3, [pc, #12]	; (8004c64 <vApplicationGetTimerTaskMemory+0x10>)
 8004c56:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c58:	4b03      	ldr	r3, [pc, #12]	; (8004c68 <vApplicationGetTimerTaskMemory+0x14>)
 8004c5a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c60:	6013      	str	r3, [r2, #0]
}
 8004c62:	4770      	bx	lr
 8004c64:	200006b4 	.word	0x200006b4
 8004c68:	200002b4 	.word	0x200002b4

08004c6c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c6c:	f100 0308 	add.w	r3, r0, #8
 8004c70:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c72:	f04f 32ff 	mov.w	r2, #4294967295
 8004c76:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c78:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c7a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c80:	4770      	bx	lr

08004c82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c86:	4770      	bx	lr

08004c88 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c88:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c8a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c8c:	689a      	ldr	r2, [r3, #8]
 8004c8e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004c90:	689a      	ldr	r2, [r3, #8]
 8004c92:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004c94:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004c96:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8004c98:	6803      	ldr	r3, [r0, #0]
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	6003      	str	r3, [r0, #0]
}
 8004c9e:	4770      	bx	lr

08004ca0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ca0:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004ca2:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ca4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8004ca8:	d002      	beq.n	8004cb0 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004caa:	f100 0208 	add.w	r2, r0, #8
 8004cae:	e002      	b.n	8004cb6 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 8004cb0:	6902      	ldr	r2, [r0, #16]
 8004cb2:	e004      	b.n	8004cbe <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	6853      	ldr	r3, [r2, #4]
 8004cb8:	681c      	ldr	r4, [r3, #0]
 8004cba:	42ac      	cmp	r4, r5
 8004cbc:	d9fa      	bls.n	8004cb4 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004cbe:	6853      	ldr	r3, [r2, #4]
 8004cc0:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004cc2:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004cc4:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8004cc6:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004cc8:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8004cca:	6803      	ldr	r3, [r0, #0]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	6003      	str	r3, [r0, #0]
}
 8004cd0:	bc30      	pop	{r4, r5}
 8004cd2:	4770      	bx	lr

08004cd4 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004cd4:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004cd6:	6842      	ldr	r2, [r0, #4]
 8004cd8:	6881      	ldr	r1, [r0, #8]
 8004cda:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004cdc:	6882      	ldr	r2, [r0, #8]
 8004cde:	6841      	ldr	r1, [r0, #4]
 8004ce0:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	4282      	cmp	r2, r0
 8004ce6:	d006      	beq.n	8004cf6 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004ce8:	2200      	movs	r2, #0
 8004cea:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	3a01      	subs	r2, #1
 8004cf0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004cf2:	6818      	ldr	r0, [r3, #0]
}
 8004cf4:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004cf6:	6882      	ldr	r2, [r0, #8]
 8004cf8:	605a      	str	r2, [r3, #4]
 8004cfa:	e7f5      	b.n	8004ce8 <uxListRemove+0x14>

08004cfc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004cfc:	b510      	push	{r4, lr}
 8004cfe:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d00:	f001 fc90 	bl	8006624 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d04:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004d06:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d004      	beq.n	8004d16 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 8004d0c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8004d0e:	f001 fcab 	bl	8006668 <vPortExitCritical>

	return xReturn;
}
 8004d12:	4620      	mov	r0, r4
 8004d14:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8004d16:	2401      	movs	r4, #1
 8004d18:	e7f9      	b.n	8004d0e <prvIsQueueFull+0x12>

08004d1a <prvIsQueueEmpty>:
{
 8004d1a:	b510      	push	{r4, lr}
 8004d1c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8004d1e:	f001 fc81 	bl	8006624 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004d24:	b123      	cbz	r3, 8004d30 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 8004d26:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8004d28:	f001 fc9e 	bl	8006668 <vPortExitCritical>
}
 8004d2c:	4620      	mov	r0, r4
 8004d2e:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8004d30:	2401      	movs	r4, #1
 8004d32:	e7f9      	b.n	8004d28 <prvIsQueueEmpty+0xe>

08004d34 <prvCopyDataToQueue>:
{
 8004d34:	b570      	push	{r4, r5, r6, lr}
 8004d36:	4604      	mov	r4, r0
 8004d38:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004d3a:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004d3c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004d3e:	b95a      	cbnz	r2, 8004d58 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d40:	6803      	ldr	r3, [r0, #0]
 8004d42:	b11b      	cbz	r3, 8004d4c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8004d44:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d46:	3501      	adds	r5, #1
 8004d48:	63a5      	str	r5, [r4, #56]	; 0x38
}
 8004d4a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004d4c:	6840      	ldr	r0, [r0, #4]
 8004d4e:	f001 f853 	bl	8005df8 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8004d52:	2300      	movs	r3, #0
 8004d54:	6063      	str	r3, [r4, #4]
 8004d56:	e7f6      	b.n	8004d46 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 8004d58:	b96e      	cbnz	r6, 8004d76 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004d5a:	6880      	ldr	r0, [r0, #8]
 8004d5c:	f001 fefa 	bl	8006b54 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004d60:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004d62:	68a3      	ldr	r3, [r4, #8]
 8004d64:	4413      	add	r3, r2
 8004d66:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d68:	6862      	ldr	r2, [r4, #4]
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d319      	bcc.n	8004da2 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d6e:	6823      	ldr	r3, [r4, #0]
 8004d70:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8004d72:	2000      	movs	r0, #0
 8004d74:	e7e7      	b.n	8004d46 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d76:	68c0      	ldr	r0, [r0, #12]
 8004d78:	f001 feec 	bl	8006b54 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004d7c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004d7e:	4252      	negs	r2, r2
 8004d80:	68e3      	ldr	r3, [r4, #12]
 8004d82:	4413      	add	r3, r2
 8004d84:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d86:	6821      	ldr	r1, [r4, #0]
 8004d88:	428b      	cmp	r3, r1
 8004d8a:	d202      	bcs.n	8004d92 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004d8c:	6863      	ldr	r3, [r4, #4]
 8004d8e:	441a      	add	r2, r3
 8004d90:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004d92:	2e02      	cmp	r6, #2
 8004d94:	d001      	beq.n	8004d9a <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8004d96:	2000      	movs	r0, #0
 8004d98:	e7d5      	b.n	8004d46 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d9a:	b125      	cbz	r5, 8004da6 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8004d9c:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 8004d9e:	2000      	movs	r0, #0
 8004da0:	e7d1      	b.n	8004d46 <prvCopyDataToQueue+0x12>
 8004da2:	2000      	movs	r0, #0
 8004da4:	e7cf      	b.n	8004d46 <prvCopyDataToQueue+0x12>
 8004da6:	2000      	movs	r0, #0
 8004da8:	e7cd      	b.n	8004d46 <prvCopyDataToQueue+0x12>

08004daa <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004daa:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004dac:	b172      	cbz	r2, 8004dcc <prvCopyDataFromQueue+0x22>
{
 8004dae:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004db0:	68c3      	ldr	r3, [r0, #12]
 8004db2:	4413      	add	r3, r2
 8004db4:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004db6:	6844      	ldr	r4, [r0, #4]
 8004db8:	42a3      	cmp	r3, r4
 8004dba:	d301      	bcc.n	8004dc0 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004dbc:	6803      	ldr	r3, [r0, #0]
 8004dbe:	60c3      	str	r3, [r0, #12]
 8004dc0:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004dc2:	68c1      	ldr	r1, [r0, #12]
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	f001 fec5 	bl	8006b54 <memcpy>
}
 8004dca:	bd10      	pop	{r4, pc}
 8004dcc:	4770      	bx	lr

08004dce <prvUnlockQueue>:
{
 8004dce:	b538      	push	{r3, r4, r5, lr}
 8004dd0:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 8004dd2:	f001 fc27 	bl	8006624 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8004dd6:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8004dda:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004ddc:	e003      	b.n	8004de6 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 8004dde:	f000 ffef 	bl	8005dc0 <vTaskMissedYield>
			--cTxLock;
 8004de2:	3c01      	subs	r4, #1
 8004de4:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004de6:	2c00      	cmp	r4, #0
 8004de8:	dd08      	ble.n	8004dfc <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004dea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004dec:	b133      	cbz	r3, 8004dfc <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004dee:	f105 0024 	add.w	r0, r5, #36	; 0x24
 8004df2:	f000 ff53 	bl	8005c9c <xTaskRemoveFromEventList>
 8004df6:	2800      	cmp	r0, #0
 8004df8:	d0f3      	beq.n	8004de2 <prvUnlockQueue+0x14>
 8004dfa:	e7f0      	b.n	8004dde <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 8004dfc:	23ff      	movs	r3, #255	; 0xff
 8004dfe:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8004e02:	f001 fc31 	bl	8006668 <vPortExitCritical>
	taskENTER_CRITICAL();
 8004e06:	f001 fc0d 	bl	8006624 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8004e0a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8004e0e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e10:	e003      	b.n	8004e1a <prvUnlockQueue+0x4c>
					vTaskMissedYield();
 8004e12:	f000 ffd5 	bl	8005dc0 <vTaskMissedYield>
				--cRxLock;
 8004e16:	3c01      	subs	r4, #1
 8004e18:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e1a:	2c00      	cmp	r4, #0
 8004e1c:	dd08      	ble.n	8004e30 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e1e:	692b      	ldr	r3, [r5, #16]
 8004e20:	b133      	cbz	r3, 8004e30 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e22:	f105 0010 	add.w	r0, r5, #16
 8004e26:	f000 ff39 	bl	8005c9c <xTaskRemoveFromEventList>
 8004e2a:	2800      	cmp	r0, #0
 8004e2c:	d0f3      	beq.n	8004e16 <prvUnlockQueue+0x48>
 8004e2e:	e7f0      	b.n	8004e12 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8004e30:	23ff      	movs	r3, #255	; 0xff
 8004e32:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8004e36:	f001 fc17 	bl	8006668 <vPortExitCritical>
}
 8004e3a:	bd38      	pop	{r3, r4, r5, pc}

08004e3c <xQueueGenericReset>:
{
 8004e3c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8004e3e:	b940      	cbnz	r0, 8004e52 <xQueueGenericReset+0x16>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	e7fe      	b.n	8004e50 <xQueueGenericReset+0x14>
 8004e52:	4604      	mov	r4, r0
 8004e54:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 8004e56:	f001 fbe5 	bl	8006624 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004e5a:	6821      	ldr	r1, [r4, #0]
 8004e5c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004e5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e60:	fb03 1002 	mla	r0, r3, r2, r1
 8004e64:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e66:	2000      	movs	r0, #0
 8004e68:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e6a:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004e6c:	3a01      	subs	r2, #1
 8004e6e:	fb02 1303 	mla	r3, r2, r3, r1
 8004e72:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e74:	23ff      	movs	r3, #255	; 0xff
 8004e76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8004e7e:	b9a5      	cbnz	r5, 8004eaa <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e80:	6923      	ldr	r3, [r4, #16]
 8004e82:	b91b      	cbnz	r3, 8004e8c <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8004e84:	f001 fbf0 	bl	8006668 <vPortExitCritical>
}
 8004e88:	2001      	movs	r0, #1
 8004e8a:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e8c:	f104 0010 	add.w	r0, r4, #16
 8004e90:	f000 ff04 	bl	8005c9c <xTaskRemoveFromEventList>
 8004e94:	2800      	cmp	r0, #0
 8004e96:	d0f5      	beq.n	8004e84 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
 8004e98:	4b08      	ldr	r3, [pc, #32]	; (8004ebc <xQueueGenericReset+0x80>)
 8004e9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	f3bf 8f4f 	dsb	sy
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	e7ec      	b.n	8004e84 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004eaa:	f104 0010 	add.w	r0, r4, #16
 8004eae:	f7ff fedd 	bl	8004c6c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004eb2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8004eb6:	f7ff fed9 	bl	8004c6c <vListInitialise>
 8004eba:	e7e3      	b.n	8004e84 <xQueueGenericReset+0x48>
 8004ebc:	e000ed04 	.word	0xe000ed04

08004ec0 <prvInitialiseNewQueue>:
{
 8004ec0:	b538      	push	{r3, r4, r5, lr}
 8004ec2:	461d      	mov	r5, r3
 8004ec4:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	b149      	cbz	r1, 8004ede <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004eca:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 8004ecc:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004ece:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004ed0:	2101      	movs	r1, #1
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	f7ff ffb2 	bl	8004e3c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004ed8:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8004edc:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004ede:	6024      	str	r4, [r4, #0]
 8004ee0:	e7f4      	b.n	8004ecc <prvInitialiseNewQueue+0xc>

08004ee2 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ee2:	b940      	cbnz	r0, 8004ef6 <xQueueGenericCreateStatic+0x14>
 8004ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee8:	f383 8811 	msr	BASEPRI, r3
 8004eec:	f3bf 8f6f 	isb	sy
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	e7fe      	b.n	8004ef4 <xQueueGenericCreateStatic+0x12>
	{
 8004ef6:	b510      	push	{r4, lr}
 8004ef8:	b084      	sub	sp, #16
 8004efa:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 8004efc:	b153      	cbz	r3, 8004f14 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004efe:	b192      	cbz	r2, 8004f26 <xQueueGenericCreateStatic+0x44>
 8004f00:	b989      	cbnz	r1, 8004f26 <xQueueGenericCreateStatic+0x44>
 8004f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f06:	f383 8811 	msr	BASEPRI, r3
 8004f0a:	f3bf 8f6f 	isb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	e7fe      	b.n	8004f12 <xQueueGenericCreateStatic+0x30>
 8004f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f18:	f383 8811 	msr	BASEPRI, r3
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f3bf 8f4f 	dsb	sy
 8004f24:	e7fe      	b.n	8004f24 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f26:	b94a      	cbnz	r2, 8004f3c <xQueueGenericCreateStatic+0x5a>
 8004f28:	b141      	cbz	r1, 8004f3c <xQueueGenericCreateStatic+0x5a>
 8004f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f2e:	f383 8811 	msr	BASEPRI, r3
 8004f32:	f3bf 8f6f 	isb	sy
 8004f36:	f3bf 8f4f 	dsb	sy
 8004f3a:	e7fe      	b.n	8004f3a <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f3c:	2050      	movs	r0, #80	; 0x50
 8004f3e:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f40:	9803      	ldr	r0, [sp, #12]
 8004f42:	2850      	cmp	r0, #80	; 0x50
 8004f44:	d008      	beq.n	8004f58 <xQueueGenericCreateStatic+0x76>
 8004f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f4a:	f383 8811 	msr	BASEPRI, r3
 8004f4e:	f3bf 8f6f 	isb	sy
 8004f52:	f3bf 8f4f 	dsb	sy
 8004f56:	e7fe      	b.n	8004f56 <xQueueGenericCreateStatic+0x74>
 8004f58:	4620      	mov	r0, r4
 8004f5a:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f62:	9400      	str	r4, [sp, #0]
 8004f64:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004f68:	f7ff ffaa 	bl	8004ec0 <prvInitialiseNewQueue>
	}
 8004f6c:	4620      	mov	r0, r4
 8004f6e:	b004      	add	sp, #16
 8004f70:	bd10      	pop	{r4, pc}

08004f72 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f72:	b940      	cbnz	r0, 8004f86 <xQueueGenericCreate+0x14>
 8004f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	e7fe      	b.n	8004f84 <xQueueGenericCreate+0x12>
	{
 8004f86:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f88:	b083      	sub	sp, #12
 8004f8a:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8004f8c:	b111      	cbz	r1, 8004f94 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f8e:	fb01 f000 	mul.w	r0, r1, r0
 8004f92:	e000      	b.n	8004f96 <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 8004f94:	2000      	movs	r0, #0
 8004f96:	4617      	mov	r7, r2
 8004f98:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004f9a:	3050      	adds	r0, #80	; 0x50
 8004f9c:	f001 fcfa 	bl	8006994 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8004fa0:	4605      	mov	r5, r0
 8004fa2:	b150      	cbz	r0, 8004fba <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004faa:	9000      	str	r0, [sp, #0]
 8004fac:	463b      	mov	r3, r7
 8004fae:	f100 0250 	add.w	r2, r0, #80	; 0x50
 8004fb2:	4621      	mov	r1, r4
 8004fb4:	4630      	mov	r0, r6
 8004fb6:	f7ff ff83 	bl	8004ec0 <prvInitialiseNewQueue>
	}
 8004fba:	4628      	mov	r0, r5
 8004fbc:	b003      	add	sp, #12
 8004fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004fc0 <xQueueGenericSend>:
{
 8004fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004fc6:	b160      	cbz	r0, 8004fe2 <xQueueGenericSend+0x22>
 8004fc8:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fca:	b999      	cbnz	r1, 8004ff4 <xQueueGenericSend+0x34>
 8004fcc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8004fce:	b18a      	cbz	r2, 8004ff4 <xQueueGenericSend+0x34>
 8004fd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd4:	f383 8811 	msr	BASEPRI, r3
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	e7fe      	b.n	8004fe0 <xQueueGenericSend+0x20>
 8004fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe6:	f383 8811 	msr	BASEPRI, r3
 8004fea:	f3bf 8f6f 	isb	sy
 8004fee:	f3bf 8f4f 	dsb	sy
 8004ff2:	e7fe      	b.n	8004ff2 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ff4:	2b02      	cmp	r3, #2
 8004ff6:	d10b      	bne.n	8005010 <xQueueGenericSend+0x50>
 8004ff8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004ffa:	2a01      	cmp	r2, #1
 8004ffc:	d008      	beq.n	8005010 <xQueueGenericSend+0x50>
 8004ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005002:	f383 8811 	msr	BASEPRI, r3
 8005006:	f3bf 8f6f 	isb	sy
 800500a:	f3bf 8f4f 	dsb	sy
 800500e:	e7fe      	b.n	800500e <xQueueGenericSend+0x4e>
 8005010:	461e      	mov	r6, r3
 8005012:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005014:	f000 fee0 	bl	8005dd8 <xTaskGetSchedulerState>
 8005018:	b950      	cbnz	r0, 8005030 <xQueueGenericSend+0x70>
 800501a:	9b01      	ldr	r3, [sp, #4]
 800501c:	b153      	cbz	r3, 8005034 <xQueueGenericSend+0x74>
 800501e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005022:	f383 8811 	msr	BASEPRI, r3
 8005026:	f3bf 8f6f 	isb	sy
 800502a:	f3bf 8f4f 	dsb	sy
 800502e:	e7fe      	b.n	800502e <xQueueGenericSend+0x6e>
 8005030:	2500      	movs	r5, #0
 8005032:	e03a      	b.n	80050aa <xQueueGenericSend+0xea>
 8005034:	2500      	movs	r5, #0
 8005036:	e038      	b.n	80050aa <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005038:	4632      	mov	r2, r6
 800503a:	4639      	mov	r1, r7
 800503c:	4620      	mov	r0, r4
 800503e:	f7ff fe79 	bl	8004d34 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005042:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005044:	b94b      	cbnz	r3, 800505a <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
 8005046:	b1a8      	cbz	r0, 8005074 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
 8005048:	4b3b      	ldr	r3, [pc, #236]	; (8005138 <xQueueGenericSend+0x178>)
 800504a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800504e:	601a      	str	r2, [r3, #0]
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	e00c      	b.n	8005074 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800505a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800505e:	f000 fe1d 	bl	8005c9c <xTaskRemoveFromEventList>
 8005062:	b138      	cbz	r0, 8005074 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
 8005064:	4b34      	ldr	r3, [pc, #208]	; (8005138 <xQueueGenericSend+0x178>)
 8005066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800506a:	601a      	str	r2, [r3, #0]
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8005074:	f001 faf8 	bl	8006668 <vPortExitCritical>
				return pdPASS;
 8005078:	2001      	movs	r0, #1
}
 800507a:	b005      	add	sp, #20
 800507c:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 800507e:	f001 faf3 	bl	8006668 <vPortExitCritical>
					return errQUEUE_FULL;
 8005082:	2000      	movs	r0, #0
 8005084:	e7f9      	b.n	800507a <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005086:	a802      	add	r0, sp, #8
 8005088:	f000 fe4e 	bl	8005d28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800508c:	2501      	movs	r5, #1
 800508e:	e019      	b.n	80050c4 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
 8005090:	2300      	movs	r3, #0
 8005092:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005096:	e021      	b.n	80050dc <xQueueGenericSend+0x11c>
 8005098:	2300      	movs	r3, #0
 800509a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800509e:	e023      	b.n	80050e8 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
 80050a0:	4620      	mov	r0, r4
 80050a2:	f7ff fe94 	bl	8004dce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80050a6:	f000 fcd9 	bl	8005a5c <xTaskResumeAll>
		taskENTER_CRITICAL();
 80050aa:	f001 fabb 	bl	8006624 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80050b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050b2:	429a      	cmp	r2, r3
 80050b4:	d3c0      	bcc.n	8005038 <xQueueGenericSend+0x78>
 80050b6:	2e02      	cmp	r6, #2
 80050b8:	d0be      	beq.n	8005038 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
 80050ba:	9b01      	ldr	r3, [sp, #4]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d0de      	beq.n	800507e <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
 80050c0:	2d00      	cmp	r5, #0
 80050c2:	d0e0      	beq.n	8005086 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
 80050c4:	f001 fad0 	bl	8006668 <vPortExitCritical>
		vTaskSuspendAll();
 80050c8:	f000 fc2e 	bl	8005928 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050cc:	f001 faaa 	bl	8006624 <vPortEnterCritical>
 80050d0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80050d4:	b25b      	sxtb	r3, r3
 80050d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050da:	d0d9      	beq.n	8005090 <xQueueGenericSend+0xd0>
 80050dc:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80050e0:	b25b      	sxtb	r3, r3
 80050e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050e6:	d0d7      	beq.n	8005098 <xQueueGenericSend+0xd8>
 80050e8:	f001 fabe 	bl	8006668 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050ec:	a901      	add	r1, sp, #4
 80050ee:	a802      	add	r0, sp, #8
 80050f0:	f000 fe26 	bl	8005d40 <xTaskCheckForTimeOut>
 80050f4:	b9c8      	cbnz	r0, 800512a <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80050f6:	4620      	mov	r0, r4
 80050f8:	f7ff fe00 	bl	8004cfc <prvIsQueueFull>
 80050fc:	2800      	cmp	r0, #0
 80050fe:	d0cf      	beq.n	80050a0 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005100:	9901      	ldr	r1, [sp, #4]
 8005102:	f104 0010 	add.w	r0, r4, #16
 8005106:	f000 fd95 	bl	8005c34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800510a:	4620      	mov	r0, r4
 800510c:	f7ff fe5f 	bl	8004dce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005110:	f000 fca4 	bl	8005a5c <xTaskResumeAll>
 8005114:	2800      	cmp	r0, #0
 8005116:	d1c8      	bne.n	80050aa <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 8005118:	4b07      	ldr	r3, [pc, #28]	; (8005138 <xQueueGenericSend+0x178>)
 800511a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800511e:	601a      	str	r2, [r3, #0]
 8005120:	f3bf 8f4f 	dsb	sy
 8005124:	f3bf 8f6f 	isb	sy
 8005128:	e7bf      	b.n	80050aa <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 800512a:	4620      	mov	r0, r4
 800512c:	f7ff fe4f 	bl	8004dce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005130:	f000 fc94 	bl	8005a5c <xTaskResumeAll>
			return errQUEUE_FULL;
 8005134:	2000      	movs	r0, #0
 8005136:	e7a0      	b.n	800507a <xQueueGenericSend+0xba>
 8005138:	e000ed04 	.word	0xe000ed04

0800513c <xQueueGenericSendFromISR>:
{
 800513c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005140:	b160      	cbz	r0, 800515c <xQueueGenericSendFromISR+0x20>
 8005142:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005144:	b999      	cbnz	r1, 800516e <xQueueGenericSendFromISR+0x32>
 8005146:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8005148:	b188      	cbz	r0, 800516e <xQueueGenericSendFromISR+0x32>
 800514a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800514e:	f383 8811 	msr	BASEPRI, r3
 8005152:	f3bf 8f6f 	isb	sy
 8005156:	f3bf 8f4f 	dsb	sy
 800515a:	e7fe      	b.n	800515a <xQueueGenericSendFromISR+0x1e>
 800515c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	e7fe      	b.n	800516c <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800516e:	2b02      	cmp	r3, #2
 8005170:	d10b      	bne.n	800518a <xQueueGenericSendFromISR+0x4e>
 8005172:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005174:	2801      	cmp	r0, #1
 8005176:	d008      	beq.n	800518a <xQueueGenericSendFromISR+0x4e>
 8005178:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517c:	f383 8811 	msr	BASEPRI, r3
 8005180:	f3bf 8f6f 	isb	sy
 8005184:	f3bf 8f4f 	dsb	sy
 8005188:	e7fe      	b.n	8005188 <xQueueGenericSendFromISR+0x4c>
 800518a:	461f      	mov	r7, r3
 800518c:	4690      	mov	r8, r2
 800518e:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005190:	f001 fb72 	bl	8006878 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005194:	f3ef 8611 	mrs	r6, BASEPRI
 8005198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519c:	f383 8811 	msr	BASEPRI, r3
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051a8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80051aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d303      	bcc.n	80051b8 <xQueueGenericSendFromISR+0x7c>
 80051b0:	2f02      	cmp	r7, #2
 80051b2:	d001      	beq.n	80051b8 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
 80051b4:	2000      	movs	r0, #0
 80051b6:	e00f      	b.n	80051d8 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
 80051b8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80051bc:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051be:	463a      	mov	r2, r7
 80051c0:	4649      	mov	r1, r9
 80051c2:	4620      	mov	r0, r4
 80051c4:	f7ff fdb6 	bl	8004d34 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80051c8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80051cc:	d008      	beq.n	80051e0 <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80051ce:	1c6b      	adds	r3, r5, #1
 80051d0:	b25b      	sxtb	r3, r3
 80051d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 80051d6:	2001      	movs	r0, #1
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80051d8:	f386 8811 	msr	BASEPRI, r6
}
 80051dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80051e2:	b15b      	cbz	r3, 80051fc <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80051e8:	f000 fd58 	bl	8005c9c <xTaskRemoveFromEventList>
 80051ec:	b140      	cbz	r0, 8005200 <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 80051ee:	f1b8 0f00 	cmp.w	r8, #0
 80051f2:	d007      	beq.n	8005204 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 80051f4:	2001      	movs	r0, #1
 80051f6:	f8c8 0000 	str.w	r0, [r8]
 80051fa:	e7ed      	b.n	80051d8 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
 80051fc:	2001      	movs	r0, #1
 80051fe:	e7eb      	b.n	80051d8 <xQueueGenericSendFromISR+0x9c>
 8005200:	2001      	movs	r0, #1
 8005202:	e7e9      	b.n	80051d8 <xQueueGenericSendFromISR+0x9c>
 8005204:	2001      	movs	r0, #1
 8005206:	e7e7      	b.n	80051d8 <xQueueGenericSendFromISR+0x9c>

08005208 <xQueueReceive>:
{
 8005208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800520a:	b085      	sub	sp, #20
 800520c:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 800520e:	b160      	cbz	r0, 800522a <xQueueReceive+0x22>
 8005210:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005212:	b999      	cbnz	r1, 800523c <xQueueReceive+0x34>
 8005214:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8005216:	b18b      	cbz	r3, 800523c <xQueueReceive+0x34>
	__asm volatile
 8005218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521c:	f383 8811 	msr	BASEPRI, r3
 8005220:	f3bf 8f6f 	isb	sy
 8005224:	f3bf 8f4f 	dsb	sy
 8005228:	e7fe      	b.n	8005228 <xQueueReceive+0x20>
 800522a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800522e:	f383 8811 	msr	BASEPRI, r3
 8005232:	f3bf 8f6f 	isb	sy
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	e7fe      	b.n	800523a <xQueueReceive+0x32>
 800523c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800523e:	f000 fdcb 	bl	8005dd8 <xTaskGetSchedulerState>
 8005242:	b950      	cbnz	r0, 800525a <xQueueReceive+0x52>
 8005244:	9b01      	ldr	r3, [sp, #4]
 8005246:	b153      	cbz	r3, 800525e <xQueueReceive+0x56>
 8005248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524c:	f383 8811 	msr	BASEPRI, r3
 8005250:	f3bf 8f6f 	isb	sy
 8005254:	f3bf 8f4f 	dsb	sy
 8005258:	e7fe      	b.n	8005258 <xQueueReceive+0x50>
 800525a:	2600      	movs	r6, #0
 800525c:	e03e      	b.n	80052dc <xQueueReceive+0xd4>
 800525e:	2600      	movs	r6, #0
 8005260:	e03c      	b.n	80052dc <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005262:	4639      	mov	r1, r7
 8005264:	4620      	mov	r0, r4
 8005266:	f7ff fda0 	bl	8004daa <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800526a:	3d01      	subs	r5, #1
 800526c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800526e:	6923      	ldr	r3, [r4, #16]
 8005270:	b923      	cbnz	r3, 800527c <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
 8005272:	f001 f9f9 	bl	8006668 <vPortExitCritical>
				return pdPASS;
 8005276:	2001      	movs	r0, #1
}
 8005278:	b005      	add	sp, #20
 800527a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800527c:	f104 0010 	add.w	r0, r4, #16
 8005280:	f000 fd0c 	bl	8005c9c <xTaskRemoveFromEventList>
 8005284:	2800      	cmp	r0, #0
 8005286:	d0f4      	beq.n	8005272 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
 8005288:	4b34      	ldr	r3, [pc, #208]	; (800535c <xQueueReceive+0x154>)
 800528a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800528e:	601a      	str	r2, [r3, #0]
 8005290:	f3bf 8f4f 	dsb	sy
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	e7eb      	b.n	8005272 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
 800529a:	f001 f9e5 	bl	8006668 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800529e:	2000      	movs	r0, #0
 80052a0:	e7ea      	b.n	8005278 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80052a2:	a802      	add	r0, sp, #8
 80052a4:	f000 fd40 	bl	8005d28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80052a8:	2601      	movs	r6, #1
 80052aa:	e021      	b.n	80052f0 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
 80052ac:	2300      	movs	r3, #0
 80052ae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80052b2:	e029      	b.n	8005308 <xQueueReceive+0x100>
 80052b4:	2300      	movs	r3, #0
 80052b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80052ba:	e02b      	b.n	8005314 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
 80052bc:	4620      	mov	r0, r4
 80052be:	f7ff fd86 	bl	8004dce <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052c2:	f000 fbcb 	bl	8005a5c <xTaskResumeAll>
 80052c6:	e009      	b.n	80052dc <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
 80052c8:	4620      	mov	r0, r4
 80052ca:	f7ff fd80 	bl	8004dce <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052ce:	f000 fbc5 	bl	8005a5c <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80052d2:	4620      	mov	r0, r4
 80052d4:	f7ff fd21 	bl	8004d1a <prvIsQueueEmpty>
 80052d8:	2800      	cmp	r0, #0
 80052da:	d13d      	bne.n	8005358 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
 80052dc:	f001 f9a2 	bl	8006624 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80052e0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80052e2:	2d00      	cmp	r5, #0
 80052e4:	d1bd      	bne.n	8005262 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80052e6:	9b01      	ldr	r3, [sp, #4]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d0d6      	beq.n	800529a <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
 80052ec:	2e00      	cmp	r6, #0
 80052ee:	d0d8      	beq.n	80052a2 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
 80052f0:	f001 f9ba 	bl	8006668 <vPortExitCritical>
		vTaskSuspendAll();
 80052f4:	f000 fb18 	bl	8005928 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80052f8:	f001 f994 	bl	8006624 <vPortEnterCritical>
 80052fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005300:	b25b      	sxtb	r3, r3
 8005302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005306:	d0d1      	beq.n	80052ac <xQueueReceive+0xa4>
 8005308:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800530c:	b25b      	sxtb	r3, r3
 800530e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005312:	d0cf      	beq.n	80052b4 <xQueueReceive+0xac>
 8005314:	f001 f9a8 	bl	8006668 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005318:	a901      	add	r1, sp, #4
 800531a:	a802      	add	r0, sp, #8
 800531c:	f000 fd10 	bl	8005d40 <xTaskCheckForTimeOut>
 8005320:	2800      	cmp	r0, #0
 8005322:	d1d1      	bne.n	80052c8 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005324:	4620      	mov	r0, r4
 8005326:	f7ff fcf8 	bl	8004d1a <prvIsQueueEmpty>
 800532a:	2800      	cmp	r0, #0
 800532c:	d0c6      	beq.n	80052bc <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800532e:	9901      	ldr	r1, [sp, #4]
 8005330:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005334:	f000 fc7e 	bl	8005c34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005338:	4620      	mov	r0, r4
 800533a:	f7ff fd48 	bl	8004dce <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800533e:	f000 fb8d 	bl	8005a5c <xTaskResumeAll>
 8005342:	2800      	cmp	r0, #0
 8005344:	d1ca      	bne.n	80052dc <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
 8005346:	4b05      	ldr	r3, [pc, #20]	; (800535c <xQueueReceive+0x154>)
 8005348:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	f3bf 8f4f 	dsb	sy
 8005352:	f3bf 8f6f 	isb	sy
 8005356:	e7c1      	b.n	80052dc <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
 8005358:	2000      	movs	r0, #0
 800535a:	e78d      	b.n	8005278 <xQueueReceive+0x70>
 800535c:	e000ed04 	.word	0xe000ed04

08005360 <xQueueReceiveFromISR>:
{
 8005360:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8005364:	b160      	cbz	r0, 8005380 <xQueueReceiveFromISR+0x20>
 8005366:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005368:	b999      	cbnz	r1, 8005392 <xQueueReceiveFromISR+0x32>
 800536a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800536c:	b18b      	cbz	r3, 8005392 <xQueueReceiveFromISR+0x32>
 800536e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	f3bf 8f4f 	dsb	sy
 800537e:	e7fe      	b.n	800537e <xQueueReceiveFromISR+0x1e>
 8005380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005384:	f383 8811 	msr	BASEPRI, r3
 8005388:	f3bf 8f6f 	isb	sy
 800538c:	f3bf 8f4f 	dsb	sy
 8005390:	e7fe      	b.n	8005390 <xQueueReceiveFromISR+0x30>
 8005392:	4617      	mov	r7, r2
 8005394:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005396:	f001 fa6f 	bl	8006878 <vPortValidateInterruptPriority>
	__asm volatile
 800539a:	f3ef 8611 	mrs	r6, BASEPRI
 800539e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053a2:	f383 8811 	msr	BASEPRI, r3
 80053a6:	f3bf 8f6f 	isb	sy
 80053aa:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053ae:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053b2:	f1b8 0f00 	cmp.w	r8, #0
 80053b6:	d01d      	beq.n	80053f4 <xQueueReceiveFromISR+0x94>
			const int8_t cRxLock = pxQueue->cRxLock;
 80053b8:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80053bc:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80053be:	4649      	mov	r1, r9
 80053c0:	4620      	mov	r0, r4
 80053c2:	f7ff fcf2 	bl	8004daa <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80053c6:	f108 33ff 	add.w	r3, r8, #4294967295
 80053ca:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80053cc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80053d0:	d005      	beq.n	80053de <xQueueReceiveFromISR+0x7e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80053d2:	1c6b      	adds	r3, r5, #1
 80053d4:	b25b      	sxtb	r3, r3
 80053d6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
 80053da:	2001      	movs	r0, #1
 80053dc:	e00b      	b.n	80053f6 <xQueueReceiveFromISR+0x96>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053de:	6923      	ldr	r3, [r4, #16]
 80053e0:	b16b      	cbz	r3, 80053fe <xQueueReceiveFromISR+0x9e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053e2:	f104 0010 	add.w	r0, r4, #16
 80053e6:	f000 fc59 	bl	8005c9c <xTaskRemoveFromEventList>
 80053ea:	b150      	cbz	r0, 8005402 <xQueueReceiveFromISR+0xa2>
						if( pxHigherPriorityTaskWoken != NULL )
 80053ec:	b15f      	cbz	r7, 8005406 <xQueueReceiveFromISR+0xa6>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80053ee:	2001      	movs	r0, #1
 80053f0:	6038      	str	r0, [r7, #0]
 80053f2:	e000      	b.n	80053f6 <xQueueReceiveFromISR+0x96>
			xReturn = pdFAIL;
 80053f4:	2000      	movs	r0, #0
	__asm volatile
 80053f6:	f386 8811 	msr	BASEPRI, r6
}
 80053fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			xReturn = pdPASS;
 80053fe:	2001      	movs	r0, #1
 8005400:	e7f9      	b.n	80053f6 <xQueueReceiveFromISR+0x96>
 8005402:	2001      	movs	r0, #1
 8005404:	e7f7      	b.n	80053f6 <xQueueReceiveFromISR+0x96>
 8005406:	2001      	movs	r0, #1
 8005408:	e7f5      	b.n	80053f6 <xQueueReceiveFromISR+0x96>

0800540a <uxQueueMessagesWaiting>:
	configASSERT( xQueue );
 800540a:	b940      	cbnz	r0, 800541e <uxQueueMessagesWaiting+0x14>
	__asm volatile
 800540c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005410:	f383 8811 	msr	BASEPRI, r3
 8005414:	f3bf 8f6f 	isb	sy
 8005418:	f3bf 8f4f 	dsb	sy
 800541c:	e7fe      	b.n	800541c <uxQueueMessagesWaiting+0x12>
{
 800541e:	b510      	push	{r4, lr}
 8005420:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8005422:	f001 f8ff 	bl	8006624 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005426:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 8005428:	f001 f91e 	bl	8006668 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800542c:	4620      	mov	r0, r4
 800542e:	bd10      	pop	{r4, pc}

08005430 <uxQueueMessagesWaitingFromISR>:
	configASSERT( xQueue );
 8005430:	b108      	cbz	r0, 8005436 <uxQueueMessagesWaitingFromISR+0x6>
	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005432:	6b80      	ldr	r0, [r0, #56]	; 0x38
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005434:	4770      	bx	lr
 8005436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800543a:	f383 8811 	msr	BASEPRI, r3
 800543e:	f3bf 8f6f 	isb	sy
 8005442:	f3bf 8f4f 	dsb	sy
 8005446:	e7fe      	b.n	8005446 <uxQueueMessagesWaitingFromISR+0x16>

08005448 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005448:	2300      	movs	r3, #0
 800544a:	2b07      	cmp	r3, #7
 800544c:	d80c      	bhi.n	8005468 <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800544e:	4a07      	ldr	r2, [pc, #28]	; (800546c <vQueueAddToRegistry+0x24>)
 8005450:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005454:	b10a      	cbz	r2, 800545a <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005456:	3301      	adds	r3, #1
 8005458:	e7f7      	b.n	800544a <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800545a:	4a04      	ldr	r2, [pc, #16]	; (800546c <vQueueAddToRegistry+0x24>)
 800545c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005460:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005464:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005466:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	200024b4 	.word	0x200024b4

08005470 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005470:	b570      	push	{r4, r5, r6, lr}
 8005472:	4604      	mov	r4, r0
 8005474:	460d      	mov	r5, r1
 8005476:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005478:	f001 f8d4 	bl	8006624 <vPortEnterCritical>
 800547c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005480:	b25b      	sxtb	r3, r3
 8005482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005486:	d00d      	beq.n	80054a4 <vQueueWaitForMessageRestricted+0x34>
 8005488:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800548c:	b25b      	sxtb	r3, r3
 800548e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005492:	d00b      	beq.n	80054ac <vQueueWaitForMessageRestricted+0x3c>
 8005494:	f001 f8e8 	bl	8006668 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005498:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800549a:	b15b      	cbz	r3, 80054b4 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800549c:	4620      	mov	r0, r4
 800549e:	f7ff fc96 	bl	8004dce <prvUnlockQueue>
	}
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 80054a4:	2300      	movs	r3, #0
 80054a6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80054aa:	e7ed      	b.n	8005488 <vQueueWaitForMessageRestricted+0x18>
 80054ac:	2300      	movs	r3, #0
 80054ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054b2:	e7ef      	b.n	8005494 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80054b4:	4632      	mov	r2, r6
 80054b6:	4629      	mov	r1, r5
 80054b8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80054bc:	f000 fbd2 	bl	8005c64 <vTaskPlaceOnEventListRestricted>
 80054c0:	e7ec      	b.n	800549c <vQueueWaitForMessageRestricted+0x2c>
	...

080054c4 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054c4:	4b08      	ldr	r3, [pc, #32]	; (80054e8 <prvResetNextTaskUnblockTime+0x24>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	b13b      	cbz	r3, 80054dc <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80054cc:	4b06      	ldr	r3, [pc, #24]	; (80054e8 <prvResetNextTaskUnblockTime+0x24>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80054d4:	685a      	ldr	r2, [r3, #4]
 80054d6:	4b05      	ldr	r3, [pc, #20]	; (80054ec <prvResetNextTaskUnblockTime+0x28>)
 80054d8:	601a      	str	r2, [r3, #0]
	}
}
 80054da:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
 80054dc:	4b03      	ldr	r3, [pc, #12]	; (80054ec <prvResetNextTaskUnblockTime+0x28>)
 80054de:	f04f 32ff 	mov.w	r2, #4294967295
 80054e2:	601a      	str	r2, [r3, #0]
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	20000714 	.word	0x20000714
 80054ec:	20000bbc 	.word	0x20000bbc

080054f0 <prvInitialiseNewTask>:
{
 80054f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054f4:	4681      	mov	r9, r0
 80054f6:	460d      	mov	r5, r1
 80054f8:	4617      	mov	r7, r2
 80054fa:	469a      	mov	sl, r3
 80054fc:	9e08      	ldr	r6, [sp, #32]
 80054fe:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8005502:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005504:	0092      	lsls	r2, r2, #2
 8005506:	21a5      	movs	r1, #165	; 0xa5
 8005508:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800550a:	f001 fb2e 	bl	8006b6a <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800550e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005510:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 8005514:	3a01      	subs	r2, #1
 8005516:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800551a:	f027 0707 	bic.w	r7, r7, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800551e:	2300      	movs	r3, #0
 8005520:	2b0f      	cmp	r3, #15
 8005522:	d807      	bhi.n	8005534 <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005524:	5ce9      	ldrb	r1, [r5, r3]
 8005526:	18e2      	adds	r2, r4, r3
 8005528:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 800552c:	5cea      	ldrb	r2, [r5, r3]
 800552e:	b10a      	cbz	r2, 8005534 <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005530:	3301      	adds	r3, #1
 8005532:	e7f5      	b.n	8005520 <prvInitialiseNewTask+0x30>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005534:	2300      	movs	r3, #0
 8005536:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800553a:	2e37      	cmp	r6, #55	; 0x37
 800553c:	d900      	bls.n	8005540 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800553e:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8005540:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005542:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005544:	2500      	movs	r5, #0
 8005546:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005548:	1d20      	adds	r0, r4, #4
 800554a:	f7ff fb9a 	bl	8004c82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800554e:	f104 0018 	add.w	r0, r4, #24
 8005552:	f7ff fb96 	bl	8004c82 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005556:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005558:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 800555c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800555e:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8005560:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005562:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005566:	4652      	mov	r2, sl
 8005568:	4649      	mov	r1, r9
 800556a:	4638      	mov	r0, r7
 800556c:	f001 f830 	bl	80065d0 <pxPortInitialiseStack>
 8005570:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8005572:	f1b8 0f00 	cmp.w	r8, #0
 8005576:	d001      	beq.n	800557c <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005578:	f8c8 4000 	str.w	r4, [r8]
}
 800557c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005580 <prvInitialiseTaskLists>:
{
 8005580:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005582:	2400      	movs	r4, #0
 8005584:	e007      	b.n	8005596 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005586:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800558a:	0093      	lsls	r3, r2, #2
 800558c:	480e      	ldr	r0, [pc, #56]	; (80055c8 <prvInitialiseTaskLists+0x48>)
 800558e:	4418      	add	r0, r3
 8005590:	f7ff fb6c 	bl	8004c6c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005594:	3401      	adds	r4, #1
 8005596:	2c37      	cmp	r4, #55	; 0x37
 8005598:	d9f5      	bls.n	8005586 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800559a:	4d0c      	ldr	r5, [pc, #48]	; (80055cc <prvInitialiseTaskLists+0x4c>)
 800559c:	4628      	mov	r0, r5
 800559e:	f7ff fb65 	bl	8004c6c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80055a2:	4c0b      	ldr	r4, [pc, #44]	; (80055d0 <prvInitialiseTaskLists+0x50>)
 80055a4:	4620      	mov	r0, r4
 80055a6:	f7ff fb61 	bl	8004c6c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80055aa:	480a      	ldr	r0, [pc, #40]	; (80055d4 <prvInitialiseTaskLists+0x54>)
 80055ac:	f7ff fb5e 	bl	8004c6c <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80055b0:	4809      	ldr	r0, [pc, #36]	; (80055d8 <prvInitialiseTaskLists+0x58>)
 80055b2:	f7ff fb5b 	bl	8004c6c <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80055b6:	4809      	ldr	r0, [pc, #36]	; (80055dc <prvInitialiseTaskLists+0x5c>)
 80055b8:	f7ff fb58 	bl	8004c6c <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80055bc:	4b08      	ldr	r3, [pc, #32]	; (80055e0 <prvInitialiseTaskLists+0x60>)
 80055be:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80055c0:	4b08      	ldr	r3, [pc, #32]	; (80055e4 <prvInitialiseTaskLists+0x64>)
 80055c2:	601c      	str	r4, [r3, #0]
}
 80055c4:	bd38      	pop	{r3, r4, r5, pc}
 80055c6:	bf00      	nop
 80055c8:	2000071c 	.word	0x2000071c
 80055cc:	20000b94 	.word	0x20000b94
 80055d0:	20000ba8 	.word	0x20000ba8
 80055d4:	20000bc4 	.word	0x20000bc4
 80055d8:	20000bf0 	.word	0x20000bf0
 80055dc:	20000bdc 	.word	0x20000bdc
 80055e0:	20000714 	.word	0x20000714
 80055e4:	20000718 	.word	0x20000718

080055e8 <prvAddNewTaskToReadyList>:
{
 80055e8:	b510      	push	{r4, lr}
 80055ea:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80055ec:	f001 f81a 	bl	8006624 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 80055f0:	4a21      	ldr	r2, [pc, #132]	; (8005678 <prvAddNewTaskToReadyList+0x90>)
 80055f2:	6813      	ldr	r3, [r2, #0]
 80055f4:	3301      	adds	r3, #1
 80055f6:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80055f8:	4b20      	ldr	r3, [pc, #128]	; (800567c <prvAddNewTaskToReadyList+0x94>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	b15b      	cbz	r3, 8005616 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 80055fe:	4b20      	ldr	r3, [pc, #128]	; (8005680 <prvAddNewTaskToReadyList+0x98>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	b96b      	cbnz	r3, 8005620 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005604:	4b1d      	ldr	r3, [pc, #116]	; (800567c <prvAddNewTaskToReadyList+0x94>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800560a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800560c:	429a      	cmp	r2, r3
 800560e:	d807      	bhi.n	8005620 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8005610:	4b1a      	ldr	r3, [pc, #104]	; (800567c <prvAddNewTaskToReadyList+0x94>)
 8005612:	601c      	str	r4, [r3, #0]
 8005614:	e004      	b.n	8005620 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8005616:	4b19      	ldr	r3, [pc, #100]	; (800567c <prvAddNewTaskToReadyList+0x94>)
 8005618:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800561a:	6813      	ldr	r3, [r2, #0]
 800561c:	2b01      	cmp	r3, #1
 800561e:	d027      	beq.n	8005670 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
 8005620:	4a18      	ldr	r2, [pc, #96]	; (8005684 <prvAddNewTaskToReadyList+0x9c>)
 8005622:	6813      	ldr	r3, [r2, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005628:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800562a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800562c:	4a16      	ldr	r2, [pc, #88]	; (8005688 <prvAddNewTaskToReadyList+0xa0>)
 800562e:	6812      	ldr	r2, [r2, #0]
 8005630:	4293      	cmp	r3, r2
 8005632:	d901      	bls.n	8005638 <prvAddNewTaskToReadyList+0x50>
 8005634:	4a14      	ldr	r2, [pc, #80]	; (8005688 <prvAddNewTaskToReadyList+0xa0>)
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800563c:	009a      	lsls	r2, r3, #2
 800563e:	1d21      	adds	r1, r4, #4
 8005640:	4812      	ldr	r0, [pc, #72]	; (800568c <prvAddNewTaskToReadyList+0xa4>)
 8005642:	4410      	add	r0, r2
 8005644:	f7ff fb20 	bl	8004c88 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8005648:	f001 f80e 	bl	8006668 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800564c:	4b0c      	ldr	r3, [pc, #48]	; (8005680 <prvAddNewTaskToReadyList+0x98>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	b16b      	cbz	r3, 800566e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005652:	4b0a      	ldr	r3, [pc, #40]	; (800567c <prvAddNewTaskToReadyList+0x94>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005658:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800565a:	429a      	cmp	r2, r3
 800565c:	d207      	bcs.n	800566e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
 800565e:	4b0c      	ldr	r3, [pc, #48]	; (8005690 <prvAddNewTaskToReadyList+0xa8>)
 8005660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005664:	601a      	str	r2, [r3, #0]
 8005666:	f3bf 8f4f 	dsb	sy
 800566a:	f3bf 8f6f 	isb	sy
}
 800566e:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8005670:	f7ff ff86 	bl	8005580 <prvInitialiseTaskLists>
 8005674:	e7d4      	b.n	8005620 <prvAddNewTaskToReadyList+0x38>
 8005676:	bf00      	nop
 8005678:	20000b7c 	.word	0x20000b7c
 800567c:	20000710 	.word	0x20000710
 8005680:	20000bd8 	.word	0x20000bd8
 8005684:	20000b8c 	.word	0x20000b8c
 8005688:	20000b90 	.word	0x20000b90
 800568c:	2000071c 	.word	0x2000071c
 8005690:	e000ed04 	.word	0xe000ed04

08005694 <prvDeleteTCB>:
	{
 8005694:	b510      	push	{r4, lr}
 8005696:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005698:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 800569c:	b933      	cbnz	r3, 80056ac <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
 800569e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 80056a0:	f001 f9fc 	bl	8006a9c <vPortFree>
				vPortFree( pxTCB );
 80056a4:	4620      	mov	r0, r4
 80056a6:	f001 f9f9 	bl	8006a9c <vPortFree>
	}
 80056aa:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d00a      	beq.n	80056c6 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d0fa      	beq.n	80056aa <prvDeleteTCB+0x16>
 80056b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b8:	f383 8811 	msr	BASEPRI, r3
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	e7fe      	b.n	80056c4 <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
 80056c6:	f001 f9e9 	bl	8006a9c <vPortFree>
 80056ca:	e7ee      	b.n	80056aa <prvDeleteTCB+0x16>

080056cc <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056cc:	4b0f      	ldr	r3, [pc, #60]	; (800570c <prvCheckTasksWaitingTermination+0x40>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	b1d3      	cbz	r3, 8005708 <prvCheckTasksWaitingTermination+0x3c>
{
 80056d2:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 80056d4:	f000 ffa6 	bl	8006624 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80056d8:	4b0d      	ldr	r3, [pc, #52]	; (8005710 <prvCheckTasksWaitingTermination+0x44>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056de:	1d20      	adds	r0, r4, #4
 80056e0:	f7ff faf8 	bl	8004cd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80056e4:	4a0b      	ldr	r2, [pc, #44]	; (8005714 <prvCheckTasksWaitingTermination+0x48>)
 80056e6:	6813      	ldr	r3, [r2, #0]
 80056e8:	3b01      	subs	r3, #1
 80056ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80056ec:	4a07      	ldr	r2, [pc, #28]	; (800570c <prvCheckTasksWaitingTermination+0x40>)
 80056ee:	6813      	ldr	r3, [r2, #0]
 80056f0:	3b01      	subs	r3, #1
 80056f2:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 80056f4:	f000 ffb8 	bl	8006668 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 80056f8:	4620      	mov	r0, r4
 80056fa:	f7ff ffcb 	bl	8005694 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056fe:	4b03      	ldr	r3, [pc, #12]	; (800570c <prvCheckTasksWaitingTermination+0x40>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e6      	bne.n	80056d4 <prvCheckTasksWaitingTermination+0x8>
}
 8005706:	bd10      	pop	{r4, pc}
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	20000b80 	.word	0x20000b80
 8005710:	20000bf0 	.word	0x20000bf0
 8005714:	20000b7c 	.word	0x20000b7c

08005718 <prvIdleTask>:
{
 8005718:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
 800571a:	f7ff ffd7 	bl	80056cc <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800571e:	4b06      	ldr	r3, [pc, #24]	; (8005738 <prvIdleTask+0x20>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d9f9      	bls.n	800571a <prvIdleTask+0x2>
				taskYIELD();
 8005726:	4b05      	ldr	r3, [pc, #20]	; (800573c <prvIdleTask+0x24>)
 8005728:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800572c:	601a      	str	r2, [r3, #0]
 800572e:	f3bf 8f4f 	dsb	sy
 8005732:	f3bf 8f6f 	isb	sy
 8005736:	e7f0      	b.n	800571a <prvIdleTask+0x2>
 8005738:	2000071c 	.word	0x2000071c
 800573c:	e000ed04 	.word	0xe000ed04

08005740 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005740:	b570      	push	{r4, r5, r6, lr}
 8005742:	4604      	mov	r4, r0
 8005744:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005746:	4b17      	ldr	r3, [pc, #92]	; (80057a4 <prvAddCurrentTaskToDelayedList+0x64>)
 8005748:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800574a:	4b17      	ldr	r3, [pc, #92]	; (80057a8 <prvAddCurrentTaskToDelayedList+0x68>)
 800574c:	6818      	ldr	r0, [r3, #0]
 800574e:	3004      	adds	r0, #4
 8005750:	f7ff fac0 	bl	8004cd4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005754:	f1b4 3fff 	cmp.w	r4, #4294967295
 8005758:	d013      	beq.n	8005782 <prvAddCurrentTaskToDelayedList+0x42>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 800575a:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800575c:	4b12      	ldr	r3, [pc, #72]	; (80057a8 <prvAddCurrentTaskToDelayedList+0x68>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8005762:	42a5      	cmp	r5, r4
 8005764:	d816      	bhi.n	8005794 <prvAddCurrentTaskToDelayedList+0x54>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005766:	4b11      	ldr	r3, [pc, #68]	; (80057ac <prvAddCurrentTaskToDelayedList+0x6c>)
 8005768:	6818      	ldr	r0, [r3, #0]
 800576a:	4b0f      	ldr	r3, [pc, #60]	; (80057a8 <prvAddCurrentTaskToDelayedList+0x68>)
 800576c:	6819      	ldr	r1, [r3, #0]
 800576e:	3104      	adds	r1, #4
 8005770:	f7ff fa96 	bl	8004ca0 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8005774:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <prvAddCurrentTaskToDelayedList+0x70>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	42a3      	cmp	r3, r4
 800577a:	d912      	bls.n	80057a2 <prvAddCurrentTaskToDelayedList+0x62>
				{
					xNextTaskUnblockTime = xTimeToWake;
 800577c:	4b0c      	ldr	r3, [pc, #48]	; (80057b0 <prvAddCurrentTaskToDelayedList+0x70>)
 800577e:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005780:	e00f      	b.n	80057a2 <prvAddCurrentTaskToDelayedList+0x62>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005782:	2e00      	cmp	r6, #0
 8005784:	d0e9      	beq.n	800575a <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005786:	4b08      	ldr	r3, [pc, #32]	; (80057a8 <prvAddCurrentTaskToDelayedList+0x68>)
 8005788:	6819      	ldr	r1, [r3, #0]
 800578a:	3104      	adds	r1, #4
 800578c:	4809      	ldr	r0, [pc, #36]	; (80057b4 <prvAddCurrentTaskToDelayedList+0x74>)
 800578e:	f7ff fa7b 	bl	8004c88 <vListInsertEnd>
 8005792:	e006      	b.n	80057a2 <prvAddCurrentTaskToDelayedList+0x62>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005794:	4b08      	ldr	r3, [pc, #32]	; (80057b8 <prvAddCurrentTaskToDelayedList+0x78>)
 8005796:	6818      	ldr	r0, [r3, #0]
 8005798:	4b03      	ldr	r3, [pc, #12]	; (80057a8 <prvAddCurrentTaskToDelayedList+0x68>)
 800579a:	6819      	ldr	r1, [r3, #0]
 800579c:	3104      	adds	r1, #4
 800579e:	f7ff fa7f 	bl	8004ca0 <vListInsert>
}
 80057a2:	bd70      	pop	{r4, r5, r6, pc}
 80057a4:	20000c04 	.word	0x20000c04
 80057a8:	20000710 	.word	0x20000710
 80057ac:	20000714 	.word	0x20000714
 80057b0:	20000bbc 	.word	0x20000bbc
 80057b4:	20000bdc 	.word	0x20000bdc
 80057b8:	20000718 	.word	0x20000718

080057bc <xTaskCreateStatic>:
	{
 80057bc:	b570      	push	{r4, r5, r6, lr}
 80057be:	b086      	sub	sp, #24
 80057c0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80057c2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 80057c4:	b945      	cbnz	r5, 80057d8 <xTaskCreateStatic+0x1c>
 80057c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ca:	f383 8811 	msr	BASEPRI, r3
 80057ce:	f3bf 8f6f 	isb	sy
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	e7fe      	b.n	80057d6 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 80057d8:	b944      	cbnz	r4, 80057ec <xTaskCreateStatic+0x30>
 80057da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057de:	f383 8811 	msr	BASEPRI, r3
 80057e2:	f3bf 8f6f 	isb	sy
 80057e6:	f3bf 8f4f 	dsb	sy
 80057ea:	e7fe      	b.n	80057ea <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 80057ec:	265c      	movs	r6, #92	; 0x5c
 80057ee:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80057f0:	9e04      	ldr	r6, [sp, #16]
 80057f2:	2e5c      	cmp	r6, #92	; 0x5c
 80057f4:	d008      	beq.n	8005808 <xTaskCreateStatic+0x4c>
 80057f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	e7fe      	b.n	8005806 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005808:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800580a:	2502      	movs	r5, #2
 800580c:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005810:	2500      	movs	r5, #0
 8005812:	9503      	str	r5, [sp, #12]
 8005814:	9402      	str	r4, [sp, #8]
 8005816:	ad05      	add	r5, sp, #20
 8005818:	9501      	str	r5, [sp, #4]
 800581a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800581c:	9500      	str	r5, [sp, #0]
 800581e:	f7ff fe67 	bl	80054f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005822:	4620      	mov	r0, r4
 8005824:	f7ff fee0 	bl	80055e8 <prvAddNewTaskToReadyList>
	}
 8005828:	9805      	ldr	r0, [sp, #20]
 800582a:	b006      	add	sp, #24
 800582c:	bd70      	pop	{r4, r5, r6, pc}

0800582e <xTaskCreate>:
	{
 800582e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005832:	b085      	sub	sp, #20
 8005834:	4607      	mov	r7, r0
 8005836:	4688      	mov	r8, r1
 8005838:	4615      	mov	r5, r2
 800583a:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800583c:	0090      	lsls	r0, r2, #2
 800583e:	f001 f8a9 	bl	8006994 <pvPortMalloc>
			if( pxStack != NULL )
 8005842:	b308      	cbz	r0, 8005888 <xTaskCreate+0x5a>
 8005844:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005846:	205c      	movs	r0, #92	; 0x5c
 8005848:	f001 f8a4 	bl	8006994 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800584c:	4604      	mov	r4, r0
 800584e:	b1b8      	cbz	r0, 8005880 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
 8005850:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8005852:	b1e4      	cbz	r4, 800588e <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005854:	2300      	movs	r3, #0
 8005856:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800585a:	9303      	str	r3, [sp, #12]
 800585c:	9402      	str	r4, [sp, #8]
 800585e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005860:	9301      	str	r3, [sp, #4]
 8005862:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005864:	9300      	str	r3, [sp, #0]
 8005866:	464b      	mov	r3, r9
 8005868:	462a      	mov	r2, r5
 800586a:	4641      	mov	r1, r8
 800586c:	4638      	mov	r0, r7
 800586e:	f7ff fe3f 	bl	80054f0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005872:	4620      	mov	r0, r4
 8005874:	f7ff feb8 	bl	80055e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005878:	2001      	movs	r0, #1
	}
 800587a:	b005      	add	sp, #20
 800587c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8005880:	4630      	mov	r0, r6
 8005882:	f001 f90b 	bl	8006a9c <vPortFree>
 8005886:	e7e4      	b.n	8005852 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005888:	f04f 30ff 	mov.w	r0, #4294967295
 800588c:	e7f5      	b.n	800587a <xTaskCreate+0x4c>
 800588e:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8005892:	e7f2      	b.n	800587a <xTaskCreate+0x4c>

08005894 <vTaskStartScheduler>:
{
 8005894:	b510      	push	{r4, lr}
 8005896:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005898:	2400      	movs	r4, #0
 800589a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800589c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800589e:	aa07      	add	r2, sp, #28
 80058a0:	a906      	add	r1, sp, #24
 80058a2:	a805      	add	r0, sp, #20
 80058a4:	f7ff f9ca 	bl	8004c3c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80058a8:	9b05      	ldr	r3, [sp, #20]
 80058aa:	9302      	str	r3, [sp, #8]
 80058ac:	9b06      	ldr	r3, [sp, #24]
 80058ae:	9301      	str	r3, [sp, #4]
 80058b0:	9400      	str	r4, [sp, #0]
 80058b2:	4623      	mov	r3, r4
 80058b4:	9a07      	ldr	r2, [sp, #28]
 80058b6:	4917      	ldr	r1, [pc, #92]	; (8005914 <vTaskStartScheduler+0x80>)
 80058b8:	4817      	ldr	r0, [pc, #92]	; (8005918 <vTaskStartScheduler+0x84>)
 80058ba:	f7ff ff7f 	bl	80057bc <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80058be:	b140      	cbz	r0, 80058d2 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
 80058c0:	f000 fc9a 	bl	80061f8 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80058c4:	2801      	cmp	r0, #1
 80058c6:	d006      	beq.n	80058d6 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80058c8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80058cc:	d018      	beq.n	8005900 <vTaskStartScheduler+0x6c>
}
 80058ce:	b008      	add	sp, #32
 80058d0:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 80058d2:	2000      	movs	r0, #0
 80058d4:	e7f6      	b.n	80058c4 <vTaskStartScheduler+0x30>
 80058d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058da:	f383 8811 	msr	BASEPRI, r3
 80058de:	f3bf 8f6f 	isb	sy
 80058e2:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80058e6:	4b0d      	ldr	r3, [pc, #52]	; (800591c <vTaskStartScheduler+0x88>)
 80058e8:	f04f 32ff 	mov.w	r2, #4294967295
 80058ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80058ee:	4b0c      	ldr	r3, [pc, #48]	; (8005920 <vTaskStartScheduler+0x8c>)
 80058f0:	2201      	movs	r2, #1
 80058f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80058f4:	4b0b      	ldr	r3, [pc, #44]	; (8005924 <vTaskStartScheduler+0x90>)
 80058f6:	2200      	movs	r2, #0
 80058f8:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80058fa:	f000 ff35 	bl	8006768 <xPortStartScheduler>
 80058fe:	e7e6      	b.n	80058ce <vTaskStartScheduler+0x3a>
 8005900:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005904:	f383 8811 	msr	BASEPRI, r3
 8005908:	f3bf 8f6f 	isb	sy
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	e7fe      	b.n	8005910 <vTaskStartScheduler+0x7c>
 8005912:	bf00      	nop
 8005914:	08006c34 	.word	0x08006c34
 8005918:	08005719 	.word	0x08005719
 800591c:	20000bbc 	.word	0x20000bbc
 8005920:	20000bd8 	.word	0x20000bd8
 8005924:	20000c04 	.word	0x20000c04

08005928 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005928:	4a02      	ldr	r2, [pc, #8]	; (8005934 <vTaskSuspendAll+0xc>)
 800592a:	6813      	ldr	r3, [r2, #0]
 800592c:	3301      	adds	r3, #1
 800592e:	6013      	str	r3, [r2, #0]
}
 8005930:	4770      	bx	lr
 8005932:	bf00      	nop
 8005934:	20000b88 	.word	0x20000b88

08005938 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8005938:	4b01      	ldr	r3, [pc, #4]	; (8005940 <xTaskGetTickCount+0x8>)
 800593a:	6818      	ldr	r0, [r3, #0]
}
 800593c:	4770      	bx	lr
 800593e:	bf00      	nop
 8005940:	20000c04 	.word	0x20000c04

08005944 <xTaskIncrementTick>:
{
 8005944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005946:	4b3a      	ldr	r3, [pc, #232]	; (8005a30 <xTaskIncrementTick+0xec>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d164      	bne.n	8005a18 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800594e:	4b39      	ldr	r3, [pc, #228]	; (8005a34 <xTaskIncrementTick+0xf0>)
 8005950:	681d      	ldr	r5, [r3, #0]
 8005952:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8005954:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005956:	b9c5      	cbnz	r5, 800598a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8005958:	4b37      	ldr	r3, [pc, #220]	; (8005a38 <xTaskIncrementTick+0xf4>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	b143      	cbz	r3, 8005972 <xTaskIncrementTick+0x2e>
 8005960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005964:	f383 8811 	msr	BASEPRI, r3
 8005968:	f3bf 8f6f 	isb	sy
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	e7fe      	b.n	8005970 <xTaskIncrementTick+0x2c>
 8005972:	4a31      	ldr	r2, [pc, #196]	; (8005a38 <xTaskIncrementTick+0xf4>)
 8005974:	6811      	ldr	r1, [r2, #0]
 8005976:	4b31      	ldr	r3, [pc, #196]	; (8005a3c <xTaskIncrementTick+0xf8>)
 8005978:	6818      	ldr	r0, [r3, #0]
 800597a:	6010      	str	r0, [r2, #0]
 800597c:	6019      	str	r1, [r3, #0]
 800597e:	4a30      	ldr	r2, [pc, #192]	; (8005a40 <xTaskIncrementTick+0xfc>)
 8005980:	6813      	ldr	r3, [r2, #0]
 8005982:	3301      	adds	r3, #1
 8005984:	6013      	str	r3, [r2, #0]
 8005986:	f7ff fd9d 	bl	80054c4 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800598a:	4b2e      	ldr	r3, [pc, #184]	; (8005a44 <xTaskIncrementTick+0x100>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	42ab      	cmp	r3, r5
 8005990:	d938      	bls.n	8005a04 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
 8005992:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005994:	4b2c      	ldr	r3, [pc, #176]	; (8005a48 <xTaskIncrementTick+0x104>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800599e:	009a      	lsls	r2, r3, #2
 80059a0:	4b2a      	ldr	r3, [pc, #168]	; (8005a4c <xTaskIncrementTick+0x108>)
 80059a2:	589b      	ldr	r3, [r3, r2]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d93c      	bls.n	8005a22 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
 80059a8:	2401      	movs	r4, #1
 80059aa:	e03a      	b.n	8005a22 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
 80059ac:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80059ae:	4b22      	ldr	r3, [pc, #136]	; (8005a38 <xTaskIncrementTick+0xf4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	b343      	cbz	r3, 8005a08 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80059b6:	4b20      	ldr	r3, [pc, #128]	; (8005a38 <xTaskIncrementTick+0xf4>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80059be:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 80059c0:	429d      	cmp	r5, r3
 80059c2:	d326      	bcc.n	8005a12 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059c4:	1d37      	adds	r7, r6, #4
 80059c6:	4638      	mov	r0, r7
 80059c8:	f7ff f984 	bl	8004cd4 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80059cc:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80059ce:	b11b      	cbz	r3, 80059d8 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80059d0:	f106 0018 	add.w	r0, r6, #24
 80059d4:	f7ff f97e 	bl	8004cd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80059d8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80059da:	4a1d      	ldr	r2, [pc, #116]	; (8005a50 <xTaskIncrementTick+0x10c>)
 80059dc:	6812      	ldr	r2, [r2, #0]
 80059de:	4293      	cmp	r3, r2
 80059e0:	d901      	bls.n	80059e6 <xTaskIncrementTick+0xa2>
 80059e2:	4a1b      	ldr	r2, [pc, #108]	; (8005a50 <xTaskIncrementTick+0x10c>)
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80059ea:	009a      	lsls	r2, r3, #2
 80059ec:	4639      	mov	r1, r7
 80059ee:	4817      	ldr	r0, [pc, #92]	; (8005a4c <xTaskIncrementTick+0x108>)
 80059f0:	4410      	add	r0, r2
 80059f2:	f7ff f949 	bl	8004c88 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80059f6:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 80059f8:	4b13      	ldr	r3, [pc, #76]	; (8005a48 <xTaskIncrementTick+0x104>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d2d4      	bcs.n	80059ac <xTaskIncrementTick+0x68>
 8005a02:	e7d4      	b.n	80059ae <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 8005a04:	2400      	movs	r4, #0
 8005a06:	e7d2      	b.n	80059ae <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a08:	4b0e      	ldr	r3, [pc, #56]	; (8005a44 <xTaskIncrementTick+0x100>)
 8005a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a0e:	601a      	str	r2, [r3, #0]
					break;
 8005a10:	e7c0      	b.n	8005994 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8005a12:	4a0c      	ldr	r2, [pc, #48]	; (8005a44 <xTaskIncrementTick+0x100>)
 8005a14:	6013      	str	r3, [r2, #0]
						break;
 8005a16:	e7bd      	b.n	8005994 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 8005a18:	4a0e      	ldr	r2, [pc, #56]	; (8005a54 <xTaskIncrementTick+0x110>)
 8005a1a:	6813      	ldr	r3, [r2, #0]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005a20:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8005a22:	4b0d      	ldr	r3, [pc, #52]	; (8005a58 <xTaskIncrementTick+0x114>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	b103      	cbz	r3, 8005a2a <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
 8005a28:	2401      	movs	r4, #1
}
 8005a2a:	4620      	mov	r0, r4
 8005a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a2e:	bf00      	nop
 8005a30:	20000b88 	.word	0x20000b88
 8005a34:	20000c04 	.word	0x20000c04
 8005a38:	20000714 	.word	0x20000714
 8005a3c:	20000718 	.word	0x20000718
 8005a40:	20000bc0 	.word	0x20000bc0
 8005a44:	20000bbc 	.word	0x20000bbc
 8005a48:	20000710 	.word	0x20000710
 8005a4c:	2000071c 	.word	0x2000071c
 8005a50:	20000b90 	.word	0x20000b90
 8005a54:	20000b84 	.word	0x20000b84
 8005a58:	20000c08 	.word	0x20000c08

08005a5c <xTaskResumeAll>:
{
 8005a5c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8005a5e:	4b33      	ldr	r3, [pc, #204]	; (8005b2c <xTaskResumeAll+0xd0>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	b943      	cbnz	r3, 8005a76 <xTaskResumeAll+0x1a>
 8005a64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	e7fe      	b.n	8005a74 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8005a76:	f000 fdd5 	bl	8006624 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8005a7a:	4b2c      	ldr	r3, [pc, #176]	; (8005b2c <xTaskResumeAll+0xd0>)
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	3a01      	subs	r2, #1
 8005a80:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d14d      	bne.n	8005b24 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005a88:	4b29      	ldr	r3, [pc, #164]	; (8005b30 <xTaskResumeAll+0xd4>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	b923      	cbnz	r3, 8005a98 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 8005a8e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005a90:	f000 fdea 	bl	8006668 <vPortExitCritical>
}
 8005a94:	4620      	mov	r0, r4
 8005a96:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
 8005a98:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005a9a:	4b26      	ldr	r3, [pc, #152]	; (8005b34 <xTaskResumeAll+0xd8>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	b31b      	cbz	r3, 8005ae8 <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005aa0:	4b24      	ldr	r3, [pc, #144]	; (8005b34 <xTaskResumeAll+0xd8>)
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005aa6:	f104 0018 	add.w	r0, r4, #24
 8005aaa:	f7ff f913 	bl	8004cd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005aae:	1d25      	adds	r5, r4, #4
 8005ab0:	4628      	mov	r0, r5
 8005ab2:	f7ff f90f 	bl	8004cd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005ab6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005ab8:	4a1f      	ldr	r2, [pc, #124]	; (8005b38 <xTaskResumeAll+0xdc>)
 8005aba:	6812      	ldr	r2, [r2, #0]
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d901      	bls.n	8005ac4 <xTaskResumeAll+0x68>
 8005ac0:	4a1d      	ldr	r2, [pc, #116]	; (8005b38 <xTaskResumeAll+0xdc>)
 8005ac2:	6013      	str	r3, [r2, #0]
 8005ac4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005ac8:	009a      	lsls	r2, r3, #2
 8005aca:	4629      	mov	r1, r5
 8005acc:	481b      	ldr	r0, [pc, #108]	; (8005b3c <xTaskResumeAll+0xe0>)
 8005ace:	4410      	add	r0, r2
 8005ad0:	f7ff f8da 	bl	8004c88 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ad4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005ad6:	4b1a      	ldr	r3, [pc, #104]	; (8005b40 <xTaskResumeAll+0xe4>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d3dc      	bcc.n	8005a9a <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 8005ae0:	4b18      	ldr	r3, [pc, #96]	; (8005b44 <xTaskResumeAll+0xe8>)
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	e7d8      	b.n	8005a9a <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 8005ae8:	b10c      	cbz	r4, 8005aee <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 8005aea:	f7ff fceb 	bl	80054c4 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005aee:	4b16      	ldr	r3, [pc, #88]	; (8005b48 <xTaskResumeAll+0xec>)
 8005af0:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005af2:	b154      	cbz	r4, 8005b0a <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
 8005af4:	f7ff ff26 	bl	8005944 <xTaskIncrementTick>
 8005af8:	b110      	cbz	r0, 8005b00 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 8005afa:	4b12      	ldr	r3, [pc, #72]	; (8005b44 <xTaskResumeAll+0xe8>)
 8005afc:	2201      	movs	r2, #1
 8005afe:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005b00:	3c01      	subs	r4, #1
 8005b02:	d1f7      	bne.n	8005af4 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 8005b04:	4b10      	ldr	r3, [pc, #64]	; (8005b48 <xTaskResumeAll+0xec>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 8005b0a:	4b0e      	ldr	r3, [pc, #56]	; (8005b44 <xTaskResumeAll+0xe8>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	b15b      	cbz	r3, 8005b28 <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 8005b10:	4b0e      	ldr	r3, [pc, #56]	; (8005b4c <xTaskResumeAll+0xf0>)
 8005b12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	f3bf 8f4f 	dsb	sy
 8005b1c:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8005b20:	2401      	movs	r4, #1
 8005b22:	e7b5      	b.n	8005a90 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
 8005b24:	2400      	movs	r4, #0
 8005b26:	e7b3      	b.n	8005a90 <xTaskResumeAll+0x34>
 8005b28:	2400      	movs	r4, #0
 8005b2a:	e7b1      	b.n	8005a90 <xTaskResumeAll+0x34>
 8005b2c:	20000b88 	.word	0x20000b88
 8005b30:	20000b7c 	.word	0x20000b7c
 8005b34:	20000bc4 	.word	0x20000bc4
 8005b38:	20000b90 	.word	0x20000b90
 8005b3c:	2000071c 	.word	0x2000071c
 8005b40:	20000710 	.word	0x20000710
 8005b44:	20000c08 	.word	0x20000c08
 8005b48:	20000b84 	.word	0x20000b84
 8005b4c:	e000ed04 	.word	0xe000ed04

08005b50 <vTaskDelay>:
	{
 8005b50:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b52:	b1a8      	cbz	r0, 8005b80 <vTaskDelay+0x30>
 8005b54:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8005b56:	4b0f      	ldr	r3, [pc, #60]	; (8005b94 <vTaskDelay+0x44>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	b143      	cbz	r3, 8005b6e <vTaskDelay+0x1e>
 8005b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b60:	f383 8811 	msr	BASEPRI, r3
 8005b64:	f3bf 8f6f 	isb	sy
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	e7fe      	b.n	8005b6c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8005b6e:	f7ff fedb 	bl	8005928 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b72:	2100      	movs	r1, #0
 8005b74:	4620      	mov	r0, r4
 8005b76:	f7ff fde3 	bl	8005740 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005b7a:	f7ff ff6f 	bl	8005a5c <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005b7e:	b938      	cbnz	r0, 8005b90 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8005b80:	4b05      	ldr	r3, [pc, #20]	; (8005b98 <vTaskDelay+0x48>)
 8005b82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b86:	601a      	str	r2, [r3, #0]
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	f3bf 8f6f 	isb	sy
	}
 8005b90:	bd10      	pop	{r4, pc}
 8005b92:	bf00      	nop
 8005b94:	20000b88 	.word	0x20000b88
 8005b98:	e000ed04 	.word	0xe000ed04

08005b9c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005b9c:	4b20      	ldr	r3, [pc, #128]	; (8005c20 <vTaskSwitchContext+0x84>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	b11b      	cbz	r3, 8005baa <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8005ba2:	4b20      	ldr	r3, [pc, #128]	; (8005c24 <vTaskSwitchContext+0x88>)
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	601a      	str	r2, [r3, #0]
 8005ba8:	4770      	bx	lr
		xYieldPending = pdFALSE;
 8005baa:	4b1e      	ldr	r3, [pc, #120]	; (8005c24 <vTaskSwitchContext+0x88>)
 8005bac:	2200      	movs	r2, #0
 8005bae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005bb0:	4b1d      	ldr	r3, [pc, #116]	; (8005c28 <vTaskSwitchContext+0x8c>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005bb8:	008a      	lsls	r2, r1, #2
 8005bba:	491c      	ldr	r1, [pc, #112]	; (8005c2c <vTaskSwitchContext+0x90>)
 8005bbc:	588a      	ldr	r2, [r1, r2]
 8005bbe:	b95a      	cbnz	r2, 8005bd8 <vTaskSwitchContext+0x3c>
 8005bc0:	b10b      	cbz	r3, 8005bc6 <vTaskSwitchContext+0x2a>
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	e7f6      	b.n	8005bb4 <vTaskSwitchContext+0x18>
 8005bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bca:	f383 8811 	msr	BASEPRI, r3
 8005bce:	f3bf 8f6f 	isb	sy
 8005bd2:	f3bf 8f4f 	dsb	sy
 8005bd6:	e7fe      	b.n	8005bd6 <vTaskSwitchContext+0x3a>
{
 8005bd8:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005bda:	4608      	mov	r0, r1
 8005bdc:	009a      	lsls	r2, r3, #2
 8005bde:	18d4      	adds	r4, r2, r3
 8005be0:	00a1      	lsls	r1, r4, #2
 8005be2:	4401      	add	r1, r0
 8005be4:	684c      	ldr	r4, [r1, #4]
 8005be6:	6864      	ldr	r4, [r4, #4]
 8005be8:	604c      	str	r4, [r1, #4]
 8005bea:	441a      	add	r2, r3
 8005bec:	0091      	lsls	r1, r2, #2
 8005bee:	3108      	adds	r1, #8
 8005bf0:	4408      	add	r0, r1
 8005bf2:	4284      	cmp	r4, r0
 8005bf4:	d00d      	beq.n	8005c12 <vTaskSwitchContext+0x76>
 8005bf6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8005bfa:	0091      	lsls	r1, r2, #2
 8005bfc:	4a0b      	ldr	r2, [pc, #44]	; (8005c2c <vTaskSwitchContext+0x90>)
 8005bfe:	440a      	add	r2, r1
 8005c00:	6852      	ldr	r2, [r2, #4]
 8005c02:	68d1      	ldr	r1, [r2, #12]
 8005c04:	4a0a      	ldr	r2, [pc, #40]	; (8005c30 <vTaskSwitchContext+0x94>)
 8005c06:	6011      	str	r1, [r2, #0]
 8005c08:	4a07      	ldr	r2, [pc, #28]	; (8005c28 <vTaskSwitchContext+0x8c>)
 8005c0a:	6013      	str	r3, [r2, #0]
}
 8005c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c10:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005c12:	6861      	ldr	r1, [r4, #4]
 8005c14:	4805      	ldr	r0, [pc, #20]	; (8005c2c <vTaskSwitchContext+0x90>)
 8005c16:	2214      	movs	r2, #20
 8005c18:	fb02 0203 	mla	r2, r2, r3, r0
 8005c1c:	6051      	str	r1, [r2, #4]
 8005c1e:	e7ea      	b.n	8005bf6 <vTaskSwitchContext+0x5a>
 8005c20:	20000b88 	.word	0x20000b88
 8005c24:	20000c08 	.word	0x20000c08
 8005c28:	20000b90 	.word	0x20000b90
 8005c2c:	2000071c 	.word	0x2000071c
 8005c30:	20000710 	.word	0x20000710

08005c34 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8005c34:	b940      	cbnz	r0, 8005c48 <vTaskPlaceOnEventList+0x14>
 8005c36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3a:	f383 8811 	msr	BASEPRI, r3
 8005c3e:	f3bf 8f6f 	isb	sy
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	e7fe      	b.n	8005c46 <vTaskPlaceOnEventList+0x12>
{
 8005c48:	b510      	push	{r4, lr}
 8005c4a:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c4c:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <vTaskPlaceOnEventList+0x2c>)
 8005c4e:	6819      	ldr	r1, [r3, #0]
 8005c50:	3118      	adds	r1, #24
 8005c52:	f7ff f825 	bl	8004ca0 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c56:	2101      	movs	r1, #1
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f7ff fd71 	bl	8005740 <prvAddCurrentTaskToDelayedList>
}
 8005c5e:	bd10      	pop	{r4, pc}
 8005c60:	20000710 	.word	0x20000710

08005c64 <vTaskPlaceOnEventListRestricted>:
	{
 8005c64:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8005c66:	b940      	cbnz	r0, 8005c7a <vTaskPlaceOnEventListRestricted+0x16>
 8005c68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c6c:	f383 8811 	msr	BASEPRI, r3
 8005c70:	f3bf 8f6f 	isb	sy
 8005c74:	f3bf 8f4f 	dsb	sy
 8005c78:	e7fe      	b.n	8005c78 <vTaskPlaceOnEventListRestricted+0x14>
 8005c7a:	460c      	mov	r4, r1
 8005c7c:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c7e:	4a06      	ldr	r2, [pc, #24]	; (8005c98 <vTaskPlaceOnEventListRestricted+0x34>)
 8005c80:	6811      	ldr	r1, [r2, #0]
 8005c82:	3118      	adds	r1, #24
 8005c84:	f7ff f800 	bl	8004c88 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 8005c88:	b10d      	cbz	r5, 8005c8e <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
 8005c8a:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005c8e:	4629      	mov	r1, r5
 8005c90:	4620      	mov	r0, r4
 8005c92:	f7ff fd55 	bl	8005740 <prvAddCurrentTaskToDelayedList>
	}
 8005c96:	bd38      	pop	{r3, r4, r5, pc}
 8005c98:	20000710 	.word	0x20000710

08005c9c <xTaskRemoveFromEventList>:
{
 8005c9c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8005c9e:	68c3      	ldr	r3, [r0, #12]
 8005ca0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005ca2:	b944      	cbnz	r4, 8005cb6 <xTaskRemoveFromEventList+0x1a>
 8005ca4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	e7fe      	b.n	8005cb4 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005cb6:	f104 0518 	add.w	r5, r4, #24
 8005cba:	4628      	mov	r0, r5
 8005cbc:	f7ff f80a 	bl	8004cd4 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cc0:	4b13      	ldr	r3, [pc, #76]	; (8005d10 <xTaskRemoveFromEventList+0x74>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	b9e3      	cbnz	r3, 8005d00 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005cc6:	1d25      	adds	r5, r4, #4
 8005cc8:	4628      	mov	r0, r5
 8005cca:	f7ff f803 	bl	8004cd4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005cce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005cd0:	4a10      	ldr	r2, [pc, #64]	; (8005d14 <xTaskRemoveFromEventList+0x78>)
 8005cd2:	6812      	ldr	r2, [r2, #0]
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d901      	bls.n	8005cdc <xTaskRemoveFromEventList+0x40>
 8005cd8:	4a0e      	ldr	r2, [pc, #56]	; (8005d14 <xTaskRemoveFromEventList+0x78>)
 8005cda:	6013      	str	r3, [r2, #0]
 8005cdc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005ce0:	009a      	lsls	r2, r3, #2
 8005ce2:	4629      	mov	r1, r5
 8005ce4:	480c      	ldr	r0, [pc, #48]	; (8005d18 <xTaskRemoveFromEventList+0x7c>)
 8005ce6:	4410      	add	r0, r2
 8005ce8:	f7fe ffce 	bl	8004c88 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005cec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005cee:	4b0b      	ldr	r3, [pc, #44]	; (8005d1c <xTaskRemoveFromEventList+0x80>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	d908      	bls.n	8005d0a <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
 8005cf8:	2001      	movs	r0, #1
 8005cfa:	4b09      	ldr	r3, [pc, #36]	; (8005d20 <xTaskRemoveFromEventList+0x84>)
 8005cfc:	6018      	str	r0, [r3, #0]
}
 8005cfe:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d00:	4629      	mov	r1, r5
 8005d02:	4808      	ldr	r0, [pc, #32]	; (8005d24 <xTaskRemoveFromEventList+0x88>)
 8005d04:	f7fe ffc0 	bl	8004c88 <vListInsertEnd>
 8005d08:	e7f0      	b.n	8005cec <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
 8005d0a:	2000      	movs	r0, #0
	return xReturn;
 8005d0c:	e7f7      	b.n	8005cfe <xTaskRemoveFromEventList+0x62>
 8005d0e:	bf00      	nop
 8005d10:	20000b88 	.word	0x20000b88
 8005d14:	20000b90 	.word	0x20000b90
 8005d18:	2000071c 	.word	0x2000071c
 8005d1c:	20000710 	.word	0x20000710
 8005d20:	20000c08 	.word	0x20000c08
 8005d24:	20000bc4 	.word	0x20000bc4

08005d28 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005d28:	4b03      	ldr	r3, [pc, #12]	; (8005d38 <vTaskInternalSetTimeOutState+0x10>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005d2e:	4b03      	ldr	r3, [pc, #12]	; (8005d3c <vTaskInternalSetTimeOutState+0x14>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	6043      	str	r3, [r0, #4]
}
 8005d34:	4770      	bx	lr
 8005d36:	bf00      	nop
 8005d38:	20000bc0 	.word	0x20000bc0
 8005d3c:	20000c04 	.word	0x20000c04

08005d40 <xTaskCheckForTimeOut>:
{
 8005d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8005d42:	b150      	cbz	r0, 8005d5a <xTaskCheckForTimeOut+0x1a>
 8005d44:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8005d46:	b989      	cbnz	r1, 8005d6c <xTaskCheckForTimeOut+0x2c>
 8005d48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d4c:	f383 8811 	msr	BASEPRI, r3
 8005d50:	f3bf 8f6f 	isb	sy
 8005d54:	f3bf 8f4f 	dsb	sy
 8005d58:	e7fe      	b.n	8005d58 <xTaskCheckForTimeOut+0x18>
 8005d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5e:	f383 8811 	msr	BASEPRI, r3
 8005d62:	f3bf 8f6f 	isb	sy
 8005d66:	f3bf 8f4f 	dsb	sy
 8005d6a:	e7fe      	b.n	8005d6a <xTaskCheckForTimeOut+0x2a>
 8005d6c:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 8005d6e:	f000 fc59 	bl	8006624 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8005d72:	4b11      	ldr	r3, [pc, #68]	; (8005db8 <xTaskCheckForTimeOut+0x78>)
 8005d74:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005d76:	6868      	ldr	r0, [r5, #4]
 8005d78:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d80:	d016      	beq.n	8005db0 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005d82:	682f      	ldr	r7, [r5, #0]
 8005d84:	4e0d      	ldr	r6, [pc, #52]	; (8005dbc <xTaskCheckForTimeOut+0x7c>)
 8005d86:	6836      	ldr	r6, [r6, #0]
 8005d88:	42b7      	cmp	r7, r6
 8005d8a:	d001      	beq.n	8005d90 <xTaskCheckForTimeOut+0x50>
 8005d8c:	4288      	cmp	r0, r1
 8005d8e:	d911      	bls.n	8005db4 <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d803      	bhi.n	8005d9c <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 8005d94:	2300      	movs	r3, #0
 8005d96:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8005d98:	2401      	movs	r4, #1
 8005d9a:	e005      	b.n	8005da8 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8005d9c:	1a9b      	subs	r3, r3, r2
 8005d9e:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005da0:	4628      	mov	r0, r5
 8005da2:	f7ff ffc1 	bl	8005d28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005da6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005da8:	f000 fc5e 	bl	8006668 <vPortExitCritical>
}
 8005dac:	4620      	mov	r0, r4
 8005dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
 8005db0:	2400      	movs	r4, #0
 8005db2:	e7f9      	b.n	8005da8 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 8005db4:	2401      	movs	r4, #1
 8005db6:	e7f7      	b.n	8005da8 <xTaskCheckForTimeOut+0x68>
 8005db8:	20000c04 	.word	0x20000c04
 8005dbc:	20000bc0 	.word	0x20000bc0

08005dc0 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8005dc0:	4b01      	ldr	r3, [pc, #4]	; (8005dc8 <vTaskMissedYield+0x8>)
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
}
 8005dc6:	4770      	bx	lr
 8005dc8:	20000c08 	.word	0x20000c08

08005dcc <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8005dcc:	4b01      	ldr	r3, [pc, #4]	; (8005dd4 <xTaskGetCurrentTaskHandle+0x8>)
 8005dce:	6818      	ldr	r0, [r3, #0]
	}
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop
 8005dd4:	20000710 	.word	0x20000710

08005dd8 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005dd8:	4b05      	ldr	r3, [pc, #20]	; (8005df0 <xTaskGetSchedulerState+0x18>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	b133      	cbz	r3, 8005dec <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dde:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <xTaskGetSchedulerState+0x1c>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	b10b      	cbz	r3, 8005de8 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 8005de4:	2000      	movs	r0, #0
	}
 8005de6:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 8005de8:	2002      	movs	r0, #2
 8005dea:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005dec:	2001      	movs	r0, #1
 8005dee:	4770      	bx	lr
 8005df0:	20000bd8 	.word	0x20000bd8
 8005df4:	20000b88 	.word	0x20000b88

08005df8 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	d038      	beq.n	8005e6e <xTaskPriorityDisinherit+0x76>
	{
 8005dfc:	b538      	push	{r3, r4, r5, lr}
 8005dfe:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8005e00:	4a1e      	ldr	r2, [pc, #120]	; (8005e7c <xTaskPriorityDisinherit+0x84>)
 8005e02:	6812      	ldr	r2, [r2, #0]
 8005e04:	4282      	cmp	r2, r0
 8005e06:	d008      	beq.n	8005e1a <xTaskPriorityDisinherit+0x22>
 8005e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	e7fe      	b.n	8005e18 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8005e1a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8005e1c:	b942      	cbnz	r2, 8005e30 <xTaskPriorityDisinherit+0x38>
 8005e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e22:	f383 8811 	msr	BASEPRI, r3
 8005e26:	f3bf 8f6f 	isb	sy
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	e7fe      	b.n	8005e2e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 8005e30:	3a01      	subs	r2, #1
 8005e32:	6502      	str	r2, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005e34:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8005e36:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8005e38:	4288      	cmp	r0, r1
 8005e3a:	d01a      	beq.n	8005e72 <xTaskPriorityDisinherit+0x7a>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005e3c:	b9da      	cbnz	r2, 8005e76 <xTaskPriorityDisinherit+0x7e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e3e:	1d25      	adds	r5, r4, #4
 8005e40:	4628      	mov	r0, r5
 8005e42:	f7fe ff47 	bl	8004cd4 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e46:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005e48:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e4a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005e4e:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8005e50:	4a0b      	ldr	r2, [pc, #44]	; (8005e80 <xTaskPriorityDisinherit+0x88>)
 8005e52:	6812      	ldr	r2, [r2, #0]
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d901      	bls.n	8005e5c <xTaskPriorityDisinherit+0x64>
 8005e58:	4a09      	ldr	r2, [pc, #36]	; (8005e80 <xTaskPriorityDisinherit+0x88>)
 8005e5a:	6013      	str	r3, [r2, #0]
 8005e5c:	4629      	mov	r1, r5
 8005e5e:	4a09      	ldr	r2, [pc, #36]	; (8005e84 <xTaskPriorityDisinherit+0x8c>)
 8005e60:	2014      	movs	r0, #20
 8005e62:	fb00 2003 	mla	r0, r0, r3, r2
 8005e66:	f7fe ff0f 	bl	8004c88 <vListInsertEnd>
					xReturn = pdTRUE;
 8005e6a:	2001      	movs	r0, #1
	}
 8005e6c:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8005e6e:	2000      	movs	r0, #0
	}
 8005e70:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 8005e72:	2000      	movs	r0, #0
 8005e74:	e7fa      	b.n	8005e6c <xTaskPriorityDisinherit+0x74>
 8005e76:	2000      	movs	r0, #0
		return xReturn;
 8005e78:	e7f8      	b.n	8005e6c <xTaskPriorityDisinherit+0x74>
 8005e7a:	bf00      	nop
 8005e7c:	20000710 	.word	0x20000710
 8005e80:	20000b90 	.word	0x20000b90
 8005e84:	2000071c 	.word	0x2000071c

08005e88 <xTaskNotifyWait>:
	{
 8005e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e8a:	4607      	mov	r7, r0
 8005e8c:	460d      	mov	r5, r1
 8005e8e:	4614      	mov	r4, r2
 8005e90:	461e      	mov	r6, r3
		taskENTER_CRITICAL();
 8005e92:	f000 fbc7 	bl	8006624 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005e96:	4b20      	ldr	r3, [pc, #128]	; (8005f18 <xTaskNotifyWait+0x90>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d00a      	beq.n	8005eba <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8005ea4:	4b1c      	ldr	r3, [pc, #112]	; (8005f18 <xTaskNotifyWait+0x90>)
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	6d50      	ldr	r0, [r2, #84]	; 0x54
 8005eaa:	ea20 0007 	bic.w	r0, r0, r7
 8005eae:	6550      	str	r0, [r2, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 8005eb8:	b9ce      	cbnz	r6, 8005eee <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
 8005eba:	f000 fbd5 	bl	8006668 <vPortExitCritical>
		taskENTER_CRITICAL();
 8005ebe:	f000 fbb1 	bl	8006624 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 8005ec2:	b11c      	cbz	r4, 8005ecc <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8005ec4:	4b14      	ldr	r3, [pc, #80]	; (8005f18 <xTaskNotifyWait+0x90>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eca:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8005ecc:	4b12      	ldr	r3, [pc, #72]	; (8005f18 <xTaskNotifyWait+0x90>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8005ed4:	b2db      	uxtb	r3, r3
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d016      	beq.n	8005f08 <xTaskNotifyWait+0x80>
				xReturn = pdFALSE;
 8005eda:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005edc:	4b0e      	ldr	r3, [pc, #56]	; (8005f18 <xTaskNotifyWait+0x90>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 8005ee6:	f000 fbbf 	bl	8006668 <vPortExitCritical>
	}
 8005eea:	4620      	mov	r0, r4
 8005eec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005eee:	4611      	mov	r1, r2
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	f7ff fc25 	bl	8005740 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 8005ef6:	4b09      	ldr	r3, [pc, #36]	; (8005f1c <xTaskNotifyWait+0x94>)
 8005ef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	f3bf 8f6f 	isb	sy
 8005f06:	e7d8      	b.n	8005eba <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8005f08:	4b03      	ldr	r3, [pc, #12]	; (8005f18 <xTaskNotifyWait+0x90>)
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8005f0e:	ea23 0505 	bic.w	r5, r3, r5
 8005f12:	6555      	str	r5, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 8005f14:	2401      	movs	r4, #1
 8005f16:	e7e1      	b.n	8005edc <xTaskNotifyWait+0x54>
 8005f18:	20000710 	.word	0x20000710
 8005f1c:	e000ed04 	.word	0xe000ed04

08005f20 <xTaskGenericNotify>:
	{
 8005f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 8005f22:	b940      	cbnz	r0, 8005f36 <xTaskGenericNotify+0x16>
 8005f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f28:	f383 8811 	msr	BASEPRI, r3
 8005f2c:	f3bf 8f6f 	isb	sy
 8005f30:	f3bf 8f4f 	dsb	sy
 8005f34:	e7fe      	b.n	8005f34 <xTaskGenericNotify+0x14>
 8005f36:	4604      	mov	r4, r0
 8005f38:	461f      	mov	r7, r3
 8005f3a:	4615      	mov	r5, r2
 8005f3c:	460e      	mov	r6, r1
		taskENTER_CRITICAL();
 8005f3e:	f000 fb71 	bl	8006624 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8005f42:	b10f      	cbz	r7, 8005f48 <xTaskGenericNotify+0x28>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005f44:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005f46:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005f48:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005f4c:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005f4e:	2202      	movs	r2, #2
 8005f50:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 8005f54:	1e6a      	subs	r2, r5, #1
 8005f56:	2a03      	cmp	r2, #3
 8005f58:	d81a      	bhi.n	8005f90 <xTaskGenericNotify+0x70>
 8005f5a:	e8df f002 	tbb	[pc, r2]
 8005f5e:	0c02      	.short	0x0c02
 8005f60:	1411      	.short	0x1411
					pxTCB->ulNotifiedValue |= ulValue;
 8005f62:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005f64:	4316      	orrs	r6, r2
 8005f66:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005f68:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005f6a:	2b01      	cmp	r3, #1
 8005f6c:	d014      	beq.n	8005f98 <xTaskGenericNotify+0x78>
		taskEXIT_CRITICAL();
 8005f6e:	f000 fb7b 	bl	8006668 <vPortExitCritical>
	}
 8005f72:	4628      	mov	r0, r5
 8005f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					( pxTCB->ulNotifiedValue )++;
 8005f76:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005f78:	3201      	adds	r2, #1
 8005f7a:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005f7c:	2501      	movs	r5, #1
					break;
 8005f7e:	e7f4      	b.n	8005f6a <xTaskGenericNotify+0x4a>
					pxTCB->ulNotifiedValue = ulValue;
 8005f80:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005f82:	2501      	movs	r5, #1
					break;
 8005f84:	e7f1      	b.n	8005f6a <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005f86:	2b02      	cmp	r3, #2
 8005f88:	d004      	beq.n	8005f94 <xTaskGenericNotify+0x74>
						pxTCB->ulNotifiedValue = ulValue;
 8005f8a:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8005f8c:	2501      	movs	r5, #1
 8005f8e:	e7ec      	b.n	8005f6a <xTaskGenericNotify+0x4a>
 8005f90:	2501      	movs	r5, #1
 8005f92:	e7ea      	b.n	8005f6a <xTaskGenericNotify+0x4a>
						xReturn = pdFAIL;
 8005f94:	2500      	movs	r5, #0
 8005f96:	e7e8      	b.n	8005f6a <xTaskGenericNotify+0x4a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f98:	1d26      	adds	r6, r4, #4
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	f7fe fe9a 	bl	8004cd4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005fa0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005fa2:	4a13      	ldr	r2, [pc, #76]	; (8005ff0 <xTaskGenericNotify+0xd0>)
 8005fa4:	6812      	ldr	r2, [r2, #0]
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d901      	bls.n	8005fae <xTaskGenericNotify+0x8e>
 8005faa:	4a11      	ldr	r2, [pc, #68]	; (8005ff0 <xTaskGenericNotify+0xd0>)
 8005fac:	6013      	str	r3, [r2, #0]
 8005fae:	4631      	mov	r1, r6
 8005fb0:	4a10      	ldr	r2, [pc, #64]	; (8005ff4 <xTaskGenericNotify+0xd4>)
 8005fb2:	2014      	movs	r0, #20
 8005fb4:	fb00 2003 	mla	r0, r0, r3, r2
 8005fb8:	f7fe fe66 	bl	8004c88 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005fbc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005fbe:	b143      	cbz	r3, 8005fd2 <xTaskGenericNotify+0xb2>
 8005fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	f3bf 8f6f 	isb	sy
 8005fcc:	f3bf 8f4f 	dsb	sy
 8005fd0:	e7fe      	b.n	8005fd0 <xTaskGenericNotify+0xb0>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005fd2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005fd4:	4b08      	ldr	r3, [pc, #32]	; (8005ff8 <xTaskGenericNotify+0xd8>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d9c7      	bls.n	8005f6e <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 8005fde:	4b07      	ldr	r3, [pc, #28]	; (8005ffc <xTaskGenericNotify+0xdc>)
 8005fe0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fe4:	601a      	str	r2, [r3, #0]
 8005fe6:	f3bf 8f4f 	dsb	sy
 8005fea:	f3bf 8f6f 	isb	sy
 8005fee:	e7be      	b.n	8005f6e <xTaskGenericNotify+0x4e>
 8005ff0:	20000b90 	.word	0x20000b90
 8005ff4:	2000071c 	.word	0x2000071c
 8005ff8:	20000710 	.word	0x20000710
 8005ffc:	e000ed04 	.word	0xe000ed04

08006000 <xTaskGenericNotifyFromISR>:
	{
 8006000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006004:	9e08      	ldr	r6, [sp, #32]
		configASSERT( xTaskToNotify );
 8006006:	b940      	cbnz	r0, 800601a <xTaskGenericNotifyFromISR+0x1a>
 8006008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800600c:	f383 8811 	msr	BASEPRI, r3
 8006010:	f3bf 8f6f 	isb	sy
 8006014:	f3bf 8f4f 	dsb	sy
 8006018:	e7fe      	b.n	8006018 <xTaskGenericNotifyFromISR+0x18>
 800601a:	4604      	mov	r4, r0
 800601c:	4699      	mov	r9, r3
 800601e:	4615      	mov	r5, r2
 8006020:	4688      	mov	r8, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006022:	f000 fc29 	bl	8006878 <vPortValidateInterruptPriority>
	__asm volatile
 8006026:	f3ef 8711 	mrs	r7, BASEPRI
 800602a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800602e:	f383 8811 	msr	BASEPRI, r3
 8006032:	f3bf 8f6f 	isb	sy
 8006036:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 800603a:	f1b9 0f00 	cmp.w	r9, #0
 800603e:	d002      	beq.n	8006046 <xTaskGenericNotifyFromISR+0x46>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006040:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006042:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006046:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 800604a:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800604c:	2202      	movs	r2, #2
 800604e:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 8006052:	1e6a      	subs	r2, r5, #1
 8006054:	2a03      	cmp	r2, #3
 8006056:	d81e      	bhi.n	8006096 <xTaskGenericNotifyFromISR+0x96>
 8006058:	e8df f002 	tbb	[pc, r2]
 800605c:	17130e02 	.word	0x17130e02
					pxTCB->ulNotifiedValue |= ulValue;
 8006060:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006062:	ea42 0208 	orr.w	r2, r2, r8
 8006066:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8006068:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800606a:	2b01      	cmp	r3, #1
 800606c:	d017      	beq.n	800609e <xTaskGenericNotifyFromISR+0x9e>
	__asm volatile
 800606e:	f387 8811 	msr	BASEPRI, r7
	}
 8006072:	4628      	mov	r0, r5
 8006074:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					( pxTCB->ulNotifiedValue )++;
 8006078:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800607a:	3201      	adds	r2, #1
 800607c:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800607e:	2501      	movs	r5, #1
					break;
 8006080:	e7f3      	b.n	800606a <xTaskGenericNotifyFromISR+0x6a>
					pxTCB->ulNotifiedValue = ulValue;
 8006082:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8006086:	2501      	movs	r5, #1
					break;
 8006088:	e7ef      	b.n	800606a <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800608a:	2b02      	cmp	r3, #2
 800608c:	d005      	beq.n	800609a <xTaskGenericNotifyFromISR+0x9a>
						pxTCB->ulNotifiedValue = ulValue;
 800608e:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8006092:	2501      	movs	r5, #1
 8006094:	e7e9      	b.n	800606a <xTaskGenericNotifyFromISR+0x6a>
 8006096:	2501      	movs	r5, #1
 8006098:	e7e7      	b.n	800606a <xTaskGenericNotifyFromISR+0x6a>
						xReturn = pdFAIL;
 800609a:	2500      	movs	r5, #0
 800609c:	e7e5      	b.n	800606a <xTaskGenericNotifyFromISR+0x6a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800609e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80060a0:	b143      	cbz	r3, 80060b4 <xTaskGenericNotifyFromISR+0xb4>
	__asm volatile
 80060a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060a6:	f383 8811 	msr	BASEPRI, r3
 80060aa:	f3bf 8f6f 	isb	sy
 80060ae:	f3bf 8f4f 	dsb	sy
 80060b2:	e7fe      	b.n	80060b2 <xTaskGenericNotifyFromISR+0xb2>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060b4:	4b14      	ldr	r3, [pc, #80]	; (8006108 <xTaskGenericNotifyFromISR+0x108>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	b9e3      	cbnz	r3, 80060f4 <xTaskGenericNotifyFromISR+0xf4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060ba:	f104 0804 	add.w	r8, r4, #4
 80060be:	4640      	mov	r0, r8
 80060c0:	f7fe fe08 	bl	8004cd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060c4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80060c6:	4a11      	ldr	r2, [pc, #68]	; (800610c <xTaskGenericNotifyFromISR+0x10c>)
 80060c8:	6812      	ldr	r2, [r2, #0]
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d901      	bls.n	80060d2 <xTaskGenericNotifyFromISR+0xd2>
 80060ce:	4a0f      	ldr	r2, [pc, #60]	; (800610c <xTaskGenericNotifyFromISR+0x10c>)
 80060d0:	6013      	str	r3, [r2, #0]
 80060d2:	4641      	mov	r1, r8
 80060d4:	4a0e      	ldr	r2, [pc, #56]	; (8006110 <xTaskGenericNotifyFromISR+0x110>)
 80060d6:	2014      	movs	r0, #20
 80060d8:	fb00 2003 	mla	r0, r0, r3, r2
 80060dc:	f7fe fdd4 	bl	8004c88 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80060e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80060e2:	4b0c      	ldr	r3, [pc, #48]	; (8006114 <xTaskGenericNotifyFromISR+0x114>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d9c0      	bls.n	800606e <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 80060ec:	b146      	cbz	r6, 8006100 <xTaskGenericNotifyFromISR+0x100>
						*pxHigherPriorityTaskWoken = pdTRUE;
 80060ee:	2301      	movs	r3, #1
 80060f0:	6033      	str	r3, [r6, #0]
 80060f2:	e7bc      	b.n	800606e <xTaskGenericNotifyFromISR+0x6e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80060f4:	f104 0118 	add.w	r1, r4, #24
 80060f8:	4807      	ldr	r0, [pc, #28]	; (8006118 <xTaskGenericNotifyFromISR+0x118>)
 80060fa:	f7fe fdc5 	bl	8004c88 <vListInsertEnd>
 80060fe:	e7ef      	b.n	80060e0 <xTaskGenericNotifyFromISR+0xe0>
						xYieldPending = pdTRUE;
 8006100:	4b06      	ldr	r3, [pc, #24]	; (800611c <xTaskGenericNotifyFromISR+0x11c>)
 8006102:	2201      	movs	r2, #1
 8006104:	601a      	str	r2, [r3, #0]
 8006106:	e7b2      	b.n	800606e <xTaskGenericNotifyFromISR+0x6e>
 8006108:	20000b88 	.word	0x20000b88
 800610c:	20000b90 	.word	0x20000b90
 8006110:	2000071c 	.word	0x2000071c
 8006114:	20000710 	.word	0x20000710
 8006118:	20000bc4 	.word	0x20000bc4
 800611c:	20000c08 	.word	0x20000c08

08006120 <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006120:	4b06      	ldr	r3, [pc, #24]	; (800613c <prvGetNextExpireTime+0x1c>)
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	6813      	ldr	r3, [r2, #0]
 8006126:	fab3 f383 	clz	r3, r3
 800612a:	095b      	lsrs	r3, r3, #5
 800612c:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 800612e:	b913      	cbnz	r3, 8006136 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006130:	68d3      	ldr	r3, [r2, #12]
 8006132:	6818      	ldr	r0, [r3, #0]
 8006134:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006136:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	20000c0c 	.word	0x20000c0c

08006140 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006140:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006142:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006144:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006146:	4291      	cmp	r1, r2
 8006148:	d80c      	bhi.n	8006164 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800614a:	1ad2      	subs	r2, r2, r3
 800614c:	6983      	ldr	r3, [r0, #24]
 800614e:	429a      	cmp	r2, r3
 8006150:	d301      	bcc.n	8006156 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006152:	2001      	movs	r0, #1
 8006154:	e010      	b.n	8006178 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006156:	1d01      	adds	r1, r0, #4
 8006158:	4b09      	ldr	r3, [pc, #36]	; (8006180 <prvInsertTimerInActiveList+0x40>)
 800615a:	6818      	ldr	r0, [r3, #0]
 800615c:	f7fe fda0 	bl	8004ca0 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006160:	2000      	movs	r0, #0
 8006162:	e009      	b.n	8006178 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006164:	429a      	cmp	r2, r3
 8006166:	d201      	bcs.n	800616c <prvInsertTimerInActiveList+0x2c>
 8006168:	4299      	cmp	r1, r3
 800616a:	d206      	bcs.n	800617a <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800616c:	1d01      	adds	r1, r0, #4
 800616e:	4b05      	ldr	r3, [pc, #20]	; (8006184 <prvInsertTimerInActiveList+0x44>)
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	f7fe fd95 	bl	8004ca0 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8006176:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 8006178:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 800617a:	2001      	movs	r0, #1
	return xProcessTimerNow;
 800617c:	e7fc      	b.n	8006178 <prvInsertTimerInActiveList+0x38>
 800617e:	bf00      	nop
 8006180:	20000c10 	.word	0x20000c10
 8006184:	20000c0c 	.word	0x20000c0c

08006188 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006188:	b530      	push	{r4, r5, lr}
 800618a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800618c:	f000 fa4a 	bl	8006624 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006190:	4b11      	ldr	r3, [pc, #68]	; (80061d8 <prvCheckForValidListAndQueue+0x50>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	b11b      	cbz	r3, 800619e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006196:	f000 fa67 	bl	8006668 <vPortExitCritical>
}
 800619a:	b003      	add	sp, #12
 800619c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 800619e:	4d0f      	ldr	r5, [pc, #60]	; (80061dc <prvCheckForValidListAndQueue+0x54>)
 80061a0:	4628      	mov	r0, r5
 80061a2:	f7fe fd63 	bl	8004c6c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80061a6:	4c0e      	ldr	r4, [pc, #56]	; (80061e0 <prvCheckForValidListAndQueue+0x58>)
 80061a8:	4620      	mov	r0, r4
 80061aa:	f7fe fd5f 	bl	8004c6c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80061ae:	4b0d      	ldr	r3, [pc, #52]	; (80061e4 <prvCheckForValidListAndQueue+0x5c>)
 80061b0:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80061b2:	4b0d      	ldr	r3, [pc, #52]	; (80061e8 <prvCheckForValidListAndQueue+0x60>)
 80061b4:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061b6:	2300      	movs	r3, #0
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	4b0c      	ldr	r3, [pc, #48]	; (80061ec <prvCheckForValidListAndQueue+0x64>)
 80061bc:	4a0c      	ldr	r2, [pc, #48]	; (80061f0 <prvCheckForValidListAndQueue+0x68>)
 80061be:	2110      	movs	r1, #16
 80061c0:	200a      	movs	r0, #10
 80061c2:	f7fe fe8e 	bl	8004ee2 <xQueueGenericCreateStatic>
 80061c6:	4b04      	ldr	r3, [pc, #16]	; (80061d8 <prvCheckForValidListAndQueue+0x50>)
 80061c8:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 80061ca:	2800      	cmp	r0, #0
 80061cc:	d0e3      	beq.n	8006196 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061ce:	4909      	ldr	r1, [pc, #36]	; (80061f4 <prvCheckForValidListAndQueue+0x6c>)
 80061d0:	f7ff f93a 	bl	8005448 <vQueueAddToRegistry>
 80061d4:	e7df      	b.n	8006196 <prvCheckForValidListAndQueue+0xe>
 80061d6:	bf00      	nop
 80061d8:	20000d30 	.word	0x20000d30
 80061dc:	20000cb4 	.word	0x20000cb4
 80061e0:	20000cc8 	.word	0x20000cc8
 80061e4:	20000c0c 	.word	0x20000c0c
 80061e8:	20000c10 	.word	0x20000c10
 80061ec:	20000ce0 	.word	0x20000ce0
 80061f0:	20000c14 	.word	0x20000c14
 80061f4:	08006c3c 	.word	0x08006c3c

080061f8 <xTimerCreateTimerTask>:
{
 80061f8:	b510      	push	{r4, lr}
 80061fa:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 80061fc:	f7ff ffc4 	bl	8006188 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8006200:	4b12      	ldr	r3, [pc, #72]	; (800624c <xTimerCreateTimerTask+0x54>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	b1cb      	cbz	r3, 800623a <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006206:	2400      	movs	r4, #0
 8006208:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800620a:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800620c:	aa07      	add	r2, sp, #28
 800620e:	a906      	add	r1, sp, #24
 8006210:	a805      	add	r0, sp, #20
 8006212:	f7fe fd1f 	bl	8004c54 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006216:	9b05      	ldr	r3, [sp, #20]
 8006218:	9302      	str	r3, [sp, #8]
 800621a:	9b06      	ldr	r3, [sp, #24]
 800621c:	9301      	str	r3, [sp, #4]
 800621e:	2302      	movs	r3, #2
 8006220:	9300      	str	r3, [sp, #0]
 8006222:	4623      	mov	r3, r4
 8006224:	9a07      	ldr	r2, [sp, #28]
 8006226:	490a      	ldr	r1, [pc, #40]	; (8006250 <xTimerCreateTimerTask+0x58>)
 8006228:	480a      	ldr	r0, [pc, #40]	; (8006254 <xTimerCreateTimerTask+0x5c>)
 800622a:	f7ff fac7 	bl	80057bc <xTaskCreateStatic>
 800622e:	4b0a      	ldr	r3, [pc, #40]	; (8006258 <xTimerCreateTimerTask+0x60>)
 8006230:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8006232:	b110      	cbz	r0, 800623a <xTimerCreateTimerTask+0x42>
}
 8006234:	2001      	movs	r0, #1
 8006236:	b008      	add	sp, #32
 8006238:	bd10      	pop	{r4, pc}
 800623a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800623e:	f383 8811 	msr	BASEPRI, r3
 8006242:	f3bf 8f6f 	isb	sy
 8006246:	f3bf 8f4f 	dsb	sy
 800624a:	e7fe      	b.n	800624a <xTimerCreateTimerTask+0x52>
 800624c:	20000d30 	.word	0x20000d30
 8006250:	08006c44 	.word	0x08006c44
 8006254:	0800653d 	.word	0x0800653d
 8006258:	20000d34 	.word	0x20000d34

0800625c <xTimerGenericCommand>:
	configASSERT( xTimer );
 800625c:	b1c8      	cbz	r0, 8006292 <xTimerGenericCommand+0x36>
{
 800625e:	b530      	push	{r4, r5, lr}
 8006260:	b085      	sub	sp, #20
 8006262:	4615      	mov	r5, r2
 8006264:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 8006266:	4a17      	ldr	r2, [pc, #92]	; (80062c4 <xTimerGenericCommand+0x68>)
 8006268:	6810      	ldr	r0, [r2, #0]
 800626a:	b340      	cbz	r0, 80062be <xTimerGenericCommand+0x62>
 800626c:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 800626e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006270:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006272:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006274:	2905      	cmp	r1, #5
 8006276:	dc1d      	bgt.n	80062b4 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006278:	f7ff fdae 	bl	8005dd8 <xTaskGetSchedulerState>
 800627c:	2802      	cmp	r0, #2
 800627e:	d011      	beq.n	80062a4 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006280:	2300      	movs	r3, #0
 8006282:	461a      	mov	r2, r3
 8006284:	4669      	mov	r1, sp
 8006286:	480f      	ldr	r0, [pc, #60]	; (80062c4 <xTimerGenericCommand+0x68>)
 8006288:	6800      	ldr	r0, [r0, #0]
 800628a:	f7fe fe99 	bl	8004fc0 <xQueueGenericSend>
}
 800628e:	b005      	add	sp, #20
 8006290:	bd30      	pop	{r4, r5, pc}
 8006292:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006296:	f383 8811 	msr	BASEPRI, r3
 800629a:	f3bf 8f6f 	isb	sy
 800629e:	f3bf 8f4f 	dsb	sy
 80062a2:	e7fe      	b.n	80062a2 <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80062a4:	2300      	movs	r3, #0
 80062a6:	9a08      	ldr	r2, [sp, #32]
 80062a8:	4669      	mov	r1, sp
 80062aa:	4806      	ldr	r0, [pc, #24]	; (80062c4 <xTimerGenericCommand+0x68>)
 80062ac:	6800      	ldr	r0, [r0, #0]
 80062ae:	f7fe fe87 	bl	8004fc0 <xQueueGenericSend>
 80062b2:	e7ec      	b.n	800628e <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80062b4:	2300      	movs	r3, #0
 80062b6:	4669      	mov	r1, sp
 80062b8:	f7fe ff40 	bl	800513c <xQueueGenericSendFromISR>
 80062bc:	e7e7      	b.n	800628e <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
 80062be:	2000      	movs	r0, #0
	return xReturn;
 80062c0:	e7e5      	b.n	800628e <xTimerGenericCommand+0x32>
 80062c2:	bf00      	nop
 80062c4:	20000d30 	.word	0x20000d30

080062c8 <prvSwitchTimerLists>:
{
 80062c8:	b570      	push	{r4, r5, r6, lr}
 80062ca:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80062cc:	4b1a      	ldr	r3, [pc, #104]	; (8006338 <prvSwitchTimerLists+0x70>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	b352      	cbz	r2, 800632a <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80062d8:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062da:	1d25      	adds	r5, r4, #4
 80062dc:	4628      	mov	r0, r5
 80062de:	f7fe fcf9 	bl	8004cd4 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80062e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062e4:	4620      	mov	r0, r4
 80062e6:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80062e8:	69e3      	ldr	r3, [r4, #28]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d1ee      	bne.n	80062cc <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80062ee:	69a3      	ldr	r3, [r4, #24]
 80062f0:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 80062f2:	429e      	cmp	r6, r3
 80062f4:	d207      	bcs.n	8006306 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80062f6:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80062f8:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80062fa:	4629      	mov	r1, r5
 80062fc:	4b0e      	ldr	r3, [pc, #56]	; (8006338 <prvSwitchTimerLists+0x70>)
 80062fe:	6818      	ldr	r0, [r3, #0]
 8006300:	f7fe fcce 	bl	8004ca0 <vListInsert>
 8006304:	e7e2      	b.n	80062cc <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006306:	2100      	movs	r1, #0
 8006308:	9100      	str	r1, [sp, #0]
 800630a:	460b      	mov	r3, r1
 800630c:	4632      	mov	r2, r6
 800630e:	4620      	mov	r0, r4
 8006310:	f7ff ffa4 	bl	800625c <xTimerGenericCommand>
				configASSERT( xResult );
 8006314:	2800      	cmp	r0, #0
 8006316:	d1d9      	bne.n	80062cc <prvSwitchTimerLists+0x4>
 8006318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800631c:	f383 8811 	msr	BASEPRI, r3
 8006320:	f3bf 8f6f 	isb	sy
 8006324:	f3bf 8f4f 	dsb	sy
 8006328:	e7fe      	b.n	8006328 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 800632a:	4a04      	ldr	r2, [pc, #16]	; (800633c <prvSwitchTimerLists+0x74>)
 800632c:	6810      	ldr	r0, [r2, #0]
 800632e:	4902      	ldr	r1, [pc, #8]	; (8006338 <prvSwitchTimerLists+0x70>)
 8006330:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8006332:	6013      	str	r3, [r2, #0]
}
 8006334:	b002      	add	sp, #8
 8006336:	bd70      	pop	{r4, r5, r6, pc}
 8006338:	20000c0c 	.word	0x20000c0c
 800633c:	20000c10 	.word	0x20000c10

08006340 <prvSampleTimeNow>:
{
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8006344:	f7ff faf8 	bl	8005938 <xTaskGetTickCount>
 8006348:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 800634a:	4b07      	ldr	r3, [pc, #28]	; (8006368 <prvSampleTimeNow+0x28>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4283      	cmp	r3, r0
 8006350:	d805      	bhi.n	800635e <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8006352:	2300      	movs	r3, #0
 8006354:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8006356:	4b04      	ldr	r3, [pc, #16]	; (8006368 <prvSampleTimeNow+0x28>)
 8006358:	601c      	str	r4, [r3, #0]
}
 800635a:	4620      	mov	r0, r4
 800635c:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 800635e:	f7ff ffb3 	bl	80062c8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006362:	2301      	movs	r3, #1
 8006364:	602b      	str	r3, [r5, #0]
 8006366:	e7f6      	b.n	8006356 <prvSampleTimeNow+0x16>
 8006368:	20000cdc 	.word	0x20000cdc

0800636c <prvProcessExpiredTimer>:
{
 800636c:	b570      	push	{r4, r5, r6, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	4605      	mov	r5, r0
 8006372:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006374:	4b14      	ldr	r3, [pc, #80]	; (80063c8 <prvProcessExpiredTimer+0x5c>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800637c:	1d20      	adds	r0, r4, #4
 800637e:	f7fe fca9 	bl	8004cd4 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006382:	69e3      	ldr	r3, [r4, #28]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d004      	beq.n	8006392 <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006388:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800638a:	4620      	mov	r0, r4
 800638c:	4798      	blx	r3
}
 800638e:	b002      	add	sp, #8
 8006390:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006392:	69a1      	ldr	r1, [r4, #24]
 8006394:	462b      	mov	r3, r5
 8006396:	4632      	mov	r2, r6
 8006398:	4429      	add	r1, r5
 800639a:	4620      	mov	r0, r4
 800639c:	f7ff fed0 	bl	8006140 <prvInsertTimerInActiveList>
 80063a0:	2800      	cmp	r0, #0
 80063a2:	d0f1      	beq.n	8006388 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80063a4:	2100      	movs	r1, #0
 80063a6:	9100      	str	r1, [sp, #0]
 80063a8:	460b      	mov	r3, r1
 80063aa:	462a      	mov	r2, r5
 80063ac:	4620      	mov	r0, r4
 80063ae:	f7ff ff55 	bl	800625c <xTimerGenericCommand>
			configASSERT( xResult );
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d1e8      	bne.n	8006388 <prvProcessExpiredTimer+0x1c>
 80063b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ba:	f383 8811 	msr	BASEPRI, r3
 80063be:	f3bf 8f6f 	isb	sy
 80063c2:	f3bf 8f4f 	dsb	sy
 80063c6:	e7fe      	b.n	80063c6 <prvProcessExpiredTimer+0x5a>
 80063c8:	20000c0c 	.word	0x20000c0c

080063cc <prvProcessTimerOrBlockTask>:
{
 80063cc:	b570      	push	{r4, r5, r6, lr}
 80063ce:	b082      	sub	sp, #8
 80063d0:	4606      	mov	r6, r0
 80063d2:	460c      	mov	r4, r1
	vTaskSuspendAll();
 80063d4:	f7ff faa8 	bl	8005928 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063d8:	a801      	add	r0, sp, #4
 80063da:	f7ff ffb1 	bl	8006340 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 80063de:	9b01      	ldr	r3, [sp, #4]
 80063e0:	bb1b      	cbnz	r3, 800642a <prvProcessTimerOrBlockTask+0x5e>
 80063e2:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80063e4:	b90c      	cbnz	r4, 80063ea <prvProcessTimerOrBlockTask+0x1e>
 80063e6:	42b0      	cmp	r0, r6
 80063e8:	d218      	bcs.n	800641c <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
 80063ea:	b12c      	cbz	r4, 80063f8 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80063ec:	4b11      	ldr	r3, [pc, #68]	; (8006434 <prvProcessTimerOrBlockTask+0x68>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	681c      	ldr	r4, [r3, #0]
 80063f2:	fab4 f484 	clz	r4, r4
 80063f6:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80063f8:	4622      	mov	r2, r4
 80063fa:	1b71      	subs	r1, r6, r5
 80063fc:	4b0e      	ldr	r3, [pc, #56]	; (8006438 <prvProcessTimerOrBlockTask+0x6c>)
 80063fe:	6818      	ldr	r0, [r3, #0]
 8006400:	f7ff f836 	bl	8005470 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006404:	f7ff fb2a 	bl	8005a5c <xTaskResumeAll>
 8006408:	b988      	cbnz	r0, 800642e <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
 800640a:	4b0c      	ldr	r3, [pc, #48]	; (800643c <prvProcessTimerOrBlockTask+0x70>)
 800640c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006410:	601a      	str	r2, [r3, #0]
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	f3bf 8f6f 	isb	sy
 800641a:	e008      	b.n	800642e <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
 800641c:	f7ff fb1e 	bl	8005a5c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006420:	4629      	mov	r1, r5
 8006422:	4630      	mov	r0, r6
 8006424:	f7ff ffa2 	bl	800636c <prvProcessExpiredTimer>
 8006428:	e001      	b.n	800642e <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
 800642a:	f7ff fb17 	bl	8005a5c <xTaskResumeAll>
}
 800642e:	b002      	add	sp, #8
 8006430:	bd70      	pop	{r4, r5, r6, pc}
 8006432:	bf00      	nop
 8006434:	20000c10 	.word	0x20000c10
 8006438:	20000d30 	.word	0x20000d30
 800643c:	e000ed04 	.word	0xe000ed04

08006440 <prvProcessReceivedCommands>:
{
 8006440:	b530      	push	{r4, r5, lr}
 8006442:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006444:	e002      	b.n	800644c <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006446:	9b04      	ldr	r3, [sp, #16]
 8006448:	2b00      	cmp	r3, #0
 800644a:	da0f      	bge.n	800646c <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800644c:	2200      	movs	r2, #0
 800644e:	a904      	add	r1, sp, #16
 8006450:	4b39      	ldr	r3, [pc, #228]	; (8006538 <prvProcessReceivedCommands+0xf8>)
 8006452:	6818      	ldr	r0, [r3, #0]
 8006454:	f7fe fed8 	bl	8005208 <xQueueReceive>
 8006458:	2800      	cmp	r0, #0
 800645a:	d06a      	beq.n	8006532 <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800645c:	9b04      	ldr	r3, [sp, #16]
 800645e:	2b00      	cmp	r3, #0
 8006460:	daf1      	bge.n	8006446 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006462:	9907      	ldr	r1, [sp, #28]
 8006464:	9806      	ldr	r0, [sp, #24]
 8006466:	9b05      	ldr	r3, [sp, #20]
 8006468:	4798      	blx	r3
 800646a:	e7ec      	b.n	8006446 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800646c:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800646e:	6963      	ldr	r3, [r4, #20]
 8006470:	b113      	cbz	r3, 8006478 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006472:	1d20      	adds	r0, r4, #4
 8006474:	f7fe fc2e 	bl	8004cd4 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006478:	a803      	add	r0, sp, #12
 800647a:	f7ff ff61 	bl	8006340 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 800647e:	9b04      	ldr	r3, [sp, #16]
 8006480:	2b09      	cmp	r3, #9
 8006482:	d8e3      	bhi.n	800644c <prvProcessReceivedCommands+0xc>
 8006484:	a201      	add	r2, pc, #4	; (adr r2, 800648c <prvProcessReceivedCommands+0x4c>)
 8006486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800648a:	bf00      	nop
 800648c:	080064b5 	.word	0x080064b5
 8006490:	080064b5 	.word	0x080064b5
 8006494:	080064b5 	.word	0x080064b5
 8006498:	0800644d 	.word	0x0800644d
 800649c:	080064fd 	.word	0x080064fd
 80064a0:	08006523 	.word	0x08006523
 80064a4:	080064b5 	.word	0x080064b5
 80064a8:	080064b5 	.word	0x080064b5
 80064ac:	0800644d 	.word	0x0800644d
 80064b0:	080064fd 	.word	0x080064fd
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80064b4:	9905      	ldr	r1, [sp, #20]
 80064b6:	69a5      	ldr	r5, [r4, #24]
 80064b8:	460b      	mov	r3, r1
 80064ba:	4602      	mov	r2, r0
 80064bc:	4429      	add	r1, r5
 80064be:	4620      	mov	r0, r4
 80064c0:	f7ff fe3e 	bl	8006140 <prvInsertTimerInActiveList>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	d0c1      	beq.n	800644c <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80064ca:	4620      	mov	r0, r4
 80064cc:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80064ce:	69e3      	ldr	r3, [r4, #28]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d1bb      	bne.n	800644c <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80064d4:	69a2      	ldr	r2, [r4, #24]
 80064d6:	2100      	movs	r1, #0
 80064d8:	9100      	str	r1, [sp, #0]
 80064da:	460b      	mov	r3, r1
 80064dc:	9805      	ldr	r0, [sp, #20]
 80064de:	4402      	add	r2, r0
 80064e0:	4620      	mov	r0, r4
 80064e2:	f7ff febb 	bl	800625c <xTimerGenericCommand>
							configASSERT( xResult );
 80064e6:	2800      	cmp	r0, #0
 80064e8:	d1b0      	bne.n	800644c <prvProcessReceivedCommands+0xc>
 80064ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064ee:	f383 8811 	msr	BASEPRI, r3
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	f3bf 8f4f 	dsb	sy
 80064fa:	e7fe      	b.n	80064fa <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80064fc:	9905      	ldr	r1, [sp, #20]
 80064fe:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006500:	b131      	cbz	r1, 8006510 <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006502:	4603      	mov	r3, r0
 8006504:	4602      	mov	r2, r0
 8006506:	4401      	add	r1, r0
 8006508:	4620      	mov	r0, r4
 800650a:	f7ff fe19 	bl	8006140 <prvInsertTimerInActiveList>
					break;
 800650e:	e79d      	b.n	800644c <prvProcessReceivedCommands+0xc>
 8006510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006514:	f383 8811 	msr	BASEPRI, r3
 8006518:	f3bf 8f6f 	isb	sy
 800651c:	f3bf 8f4f 	dsb	sy
 8006520:	e7fe      	b.n	8006520 <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006522:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d190      	bne.n	800644c <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 800652a:	4620      	mov	r0, r4
 800652c:	f000 fab6 	bl	8006a9c <vPortFree>
 8006530:	e78c      	b.n	800644c <prvProcessReceivedCommands+0xc>
}
 8006532:	b009      	add	sp, #36	; 0x24
 8006534:	bd30      	pop	{r4, r5, pc}
 8006536:	bf00      	nop
 8006538:	20000d30 	.word	0x20000d30

0800653c <prvTimerTask>:
{
 800653c:	b500      	push	{lr}
 800653e:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006540:	a801      	add	r0, sp, #4
 8006542:	f7ff fded 	bl	8006120 <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006546:	9901      	ldr	r1, [sp, #4]
 8006548:	f7ff ff40 	bl	80063cc <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 800654c:	f7ff ff78 	bl	8006440 <prvProcessReceivedCommands>
 8006550:	e7f6      	b.n	8006540 <prvTimerTask+0x4>
	...

08006554 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006554:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8006556:	2300      	movs	r3, #0
 8006558:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800655a:	4b0d      	ldr	r3, [pc, #52]	; (8006590 <prvTaskExitError+0x3c>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006562:	d008      	beq.n	8006576 <prvTaskExitError+0x22>
 8006564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006568:	f383 8811 	msr	BASEPRI, r3
 800656c:	f3bf 8f6f 	isb	sy
 8006570:	f3bf 8f4f 	dsb	sy
 8006574:	e7fe      	b.n	8006574 <prvTaskExitError+0x20>
 8006576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006586:	9b01      	ldr	r3, [sp, #4]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d0fc      	beq.n	8006586 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800658c:	b002      	add	sp, #8
 800658e:	4770      	bx	lr
 8006590:	2000000c 	.word	0x2000000c

08006594 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006594:	4808      	ldr	r0, [pc, #32]	; (80065b8 <prvPortStartFirstTask+0x24>)
 8006596:	6800      	ldr	r0, [r0, #0]
 8006598:	6800      	ldr	r0, [r0, #0]
 800659a:	f380 8808 	msr	MSP, r0
 800659e:	f04f 0000 	mov.w	r0, #0
 80065a2:	f380 8814 	msr	CONTROL, r0
 80065a6:	b662      	cpsie	i
 80065a8:	b661      	cpsie	f
 80065aa:	f3bf 8f4f 	dsb	sy
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	df00      	svc	0
 80065b4:	bf00      	nop
 80065b6:	0000      	.short	0x0000
 80065b8:	e000ed08 	.word	0xe000ed08

080065bc <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80065bc:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80065cc <vPortEnableVFP+0x10>
 80065c0:	6801      	ldr	r1, [r0, #0]
 80065c2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80065c6:	6001      	str	r1, [r0, #0]
 80065c8:	4770      	bx	lr
 80065ca:	0000      	.short	0x0000
 80065cc:	e000ed88 	.word	0xe000ed88

080065d0 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80065d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80065d4:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80065d8:	f021 0101 	bic.w	r1, r1, #1
 80065dc:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80065e0:	4b05      	ldr	r3, [pc, #20]	; (80065f8 <pxPortInitialiseStack+0x28>)
 80065e2:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80065e6:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80065ea:	f06f 0302 	mvn.w	r3, #2
 80065ee:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80065f2:	3844      	subs	r0, #68	; 0x44
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	08006555 	.word	0x08006555
 80065fc:	00000000 	.word	0x00000000

08006600 <SVC_Handler>:
	__asm volatile (
 8006600:	4b07      	ldr	r3, [pc, #28]	; (8006620 <pxCurrentTCBConst2>)
 8006602:	6819      	ldr	r1, [r3, #0]
 8006604:	6808      	ldr	r0, [r1, #0]
 8006606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800660a:	f380 8809 	msr	PSP, r0
 800660e:	f3bf 8f6f 	isb	sy
 8006612:	f04f 0000 	mov.w	r0, #0
 8006616:	f380 8811 	msr	BASEPRI, r0
 800661a:	4770      	bx	lr
 800661c:	f3af 8000 	nop.w

08006620 <pxCurrentTCBConst2>:
 8006620:	20000710 	.word	0x20000710

08006624 <vPortEnterCritical>:
 8006624:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006628:	f383 8811 	msr	BASEPRI, r3
 800662c:	f3bf 8f6f 	isb	sy
 8006630:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8006634:	4a0a      	ldr	r2, [pc, #40]	; (8006660 <vPortEnterCritical+0x3c>)
 8006636:	6813      	ldr	r3, [r2, #0]
 8006638:	3301      	adds	r3, #1
 800663a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800663c:	2b01      	cmp	r3, #1
 800663e:	d000      	beq.n	8006642 <vPortEnterCritical+0x1e>
}
 8006640:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006642:	4b08      	ldr	r3, [pc, #32]	; (8006664 <vPortEnterCritical+0x40>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f013 0fff 	tst.w	r3, #255	; 0xff
 800664a:	d0f9      	beq.n	8006640 <vPortEnterCritical+0x1c>
 800664c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006650:	f383 8811 	msr	BASEPRI, r3
 8006654:	f3bf 8f6f 	isb	sy
 8006658:	f3bf 8f4f 	dsb	sy
 800665c:	e7fe      	b.n	800665c <vPortEnterCritical+0x38>
 800665e:	bf00      	nop
 8006660:	2000000c 	.word	0x2000000c
 8006664:	e000ed04 	.word	0xe000ed04

08006668 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8006668:	4b09      	ldr	r3, [pc, #36]	; (8006690 <vPortExitCritical+0x28>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	b943      	cbnz	r3, 8006680 <vPortExitCritical+0x18>
 800666e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006672:	f383 8811 	msr	BASEPRI, r3
 8006676:	f3bf 8f6f 	isb	sy
 800667a:	f3bf 8f4f 	dsb	sy
 800667e:	e7fe      	b.n	800667e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006680:	3b01      	subs	r3, #1
 8006682:	4a03      	ldr	r2, [pc, #12]	; (8006690 <vPortExitCritical+0x28>)
 8006684:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006686:	b90b      	cbnz	r3, 800668c <vPortExitCritical+0x24>
	__asm volatile
 8006688:	f383 8811 	msr	BASEPRI, r3
}
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	2000000c 	.word	0x2000000c
	...

080066a0 <PendSV_Handler>:
	__asm volatile
 80066a0:	f3ef 8009 	mrs	r0, PSP
 80066a4:	f3bf 8f6f 	isb	sy
 80066a8:	4b15      	ldr	r3, [pc, #84]	; (8006700 <pxCurrentTCBConst>)
 80066aa:	681a      	ldr	r2, [r3, #0]
 80066ac:	f01e 0f10 	tst.w	lr, #16
 80066b0:	bf08      	it	eq
 80066b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80066b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ba:	6010      	str	r0, [r2, #0]
 80066bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80066c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80066c4:	f380 8811 	msr	BASEPRI, r0
 80066c8:	f3bf 8f4f 	dsb	sy
 80066cc:	f3bf 8f6f 	isb	sy
 80066d0:	f7ff fa64 	bl	8005b9c <vTaskSwitchContext>
 80066d4:	f04f 0000 	mov.w	r0, #0
 80066d8:	f380 8811 	msr	BASEPRI, r0
 80066dc:	bc09      	pop	{r0, r3}
 80066de:	6819      	ldr	r1, [r3, #0]
 80066e0:	6808      	ldr	r0, [r1, #0]
 80066e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e6:	f01e 0f10 	tst.w	lr, #16
 80066ea:	bf08      	it	eq
 80066ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80066f0:	f380 8809 	msr	PSP, r0
 80066f4:	f3bf 8f6f 	isb	sy
 80066f8:	4770      	bx	lr
 80066fa:	bf00      	nop
 80066fc:	f3af 8000 	nop.w

08006700 <pxCurrentTCBConst>:
 8006700:	20000710 	.word	0x20000710

08006704 <SysTick_Handler>:
{
 8006704:	b508      	push	{r3, lr}
	__asm volatile
 8006706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800670a:	f383 8811 	msr	BASEPRI, r3
 800670e:	f3bf 8f6f 	isb	sy
 8006712:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8006716:	f7ff f915 	bl	8005944 <xTaskIncrementTick>
 800671a:	b118      	cbz	r0, 8006724 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800671c:	4b03      	ldr	r3, [pc, #12]	; (800672c <SysTick_Handler+0x28>)
 800671e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006722:	601a      	str	r2, [r3, #0]
	__asm volatile
 8006724:	2300      	movs	r3, #0
 8006726:	f383 8811 	msr	BASEPRI, r3
}
 800672a:	bd08      	pop	{r3, pc}
 800672c:	e000ed04 	.word	0xe000ed04

08006730 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006730:	4a08      	ldr	r2, [pc, #32]	; (8006754 <vPortSetupTimerInterrupt+0x24>)
 8006732:	2300      	movs	r3, #0
 8006734:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006736:	4908      	ldr	r1, [pc, #32]	; (8006758 <vPortSetupTimerInterrupt+0x28>)
 8006738:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800673a:	4b08      	ldr	r3, [pc, #32]	; (800675c <vPortSetupTimerInterrupt+0x2c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4908      	ldr	r1, [pc, #32]	; (8006760 <vPortSetupTimerInterrupt+0x30>)
 8006740:	fba1 1303 	umull	r1, r3, r1, r3
 8006744:	099b      	lsrs	r3, r3, #6
 8006746:	3b01      	subs	r3, #1
 8006748:	4906      	ldr	r1, [pc, #24]	; (8006764 <vPortSetupTimerInterrupt+0x34>)
 800674a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800674c:	2307      	movs	r3, #7
 800674e:	6013      	str	r3, [r2, #0]
}
 8006750:	4770      	bx	lr
 8006752:	bf00      	nop
 8006754:	e000e010 	.word	0xe000e010
 8006758:	e000e018 	.word	0xe000e018
 800675c:	20000000 	.word	0x20000000
 8006760:	10624dd3 	.word	0x10624dd3
 8006764:	e000e014 	.word	0xe000e014

08006768 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006768:	4b3a      	ldr	r3, [pc, #232]	; (8006854 <xPortStartScheduler+0xec>)
 800676a:	681a      	ldr	r2, [r3, #0]
 800676c:	4b3a      	ldr	r3, [pc, #232]	; (8006858 <xPortStartScheduler+0xf0>)
 800676e:	429a      	cmp	r2, r3
 8006770:	d00d      	beq.n	800678e <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006772:	4b38      	ldr	r3, [pc, #224]	; (8006854 <xPortStartScheduler+0xec>)
 8006774:	681a      	ldr	r2, [r3, #0]
 8006776:	4b39      	ldr	r3, [pc, #228]	; (800685c <xPortStartScheduler+0xf4>)
 8006778:	429a      	cmp	r2, r3
 800677a:	d111      	bne.n	80067a0 <xPortStartScheduler+0x38>
	__asm volatile
 800677c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006780:	f383 8811 	msr	BASEPRI, r3
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	e7fe      	b.n	800678c <xPortStartScheduler+0x24>
 800678e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006792:	f383 8811 	msr	BASEPRI, r3
 8006796:	f3bf 8f6f 	isb	sy
 800679a:	f3bf 8f4f 	dsb	sy
 800679e:	e7fe      	b.n	800679e <xPortStartScheduler+0x36>
{
 80067a0:	b510      	push	{r4, lr}
 80067a2:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80067a4:	4b2e      	ldr	r3, [pc, #184]	; (8006860 <xPortStartScheduler+0xf8>)
 80067a6:	781a      	ldrb	r2, [r3, #0]
 80067a8:	b2d2      	uxtb	r2, r2
 80067aa:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80067ac:	22ff      	movs	r2, #255	; 0xff
 80067ae:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	b2db      	uxtb	r3, r3
 80067b4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80067b8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80067bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80067c0:	4a28      	ldr	r2, [pc, #160]	; (8006864 <xPortStartScheduler+0xfc>)
 80067c2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80067c4:	4b28      	ldr	r3, [pc, #160]	; (8006868 <xPortStartScheduler+0x100>)
 80067c6:	2207      	movs	r2, #7
 80067c8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067ca:	e009      	b.n	80067e0 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 80067cc:	4a26      	ldr	r2, [pc, #152]	; (8006868 <xPortStartScheduler+0x100>)
 80067ce:	6813      	ldr	r3, [r2, #0]
 80067d0:	3b01      	subs	r3, #1
 80067d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80067d4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80067d8:	005b      	lsls	r3, r3, #1
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80067e0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80067e4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067e8:	d1f0      	bne.n	80067cc <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80067ea:	4b1f      	ldr	r3, [pc, #124]	; (8006868 <xPortStartScheduler+0x100>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2b03      	cmp	r3, #3
 80067f0:	d008      	beq.n	8006804 <xPortStartScheduler+0x9c>
 80067f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f6:	f383 8811 	msr	BASEPRI, r3
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	e7fe      	b.n	8006802 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006804:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006806:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800680a:	4a17      	ldr	r2, [pc, #92]	; (8006868 <xPortStartScheduler+0x100>)
 800680c:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800680e:	9b01      	ldr	r3, [sp, #4]
 8006810:	b2db      	uxtb	r3, r3
 8006812:	4a13      	ldr	r2, [pc, #76]	; (8006860 <xPortStartScheduler+0xf8>)
 8006814:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006816:	4b15      	ldr	r3, [pc, #84]	; (800686c <xPortStartScheduler+0x104>)
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800681e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006820:	681a      	ldr	r2, [r3, #0]
 8006822:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8006826:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8006828:	f7ff ff82 	bl	8006730 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800682c:	2400      	movs	r4, #0
 800682e:	4b10      	ldr	r3, [pc, #64]	; (8006870 <xPortStartScheduler+0x108>)
 8006830:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8006832:	f7ff fec3 	bl	80065bc <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006836:	4a0f      	ldr	r2, [pc, #60]	; (8006874 <xPortStartScheduler+0x10c>)
 8006838:	6813      	ldr	r3, [r2, #0]
 800683a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800683e:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8006840:	f7ff fea8 	bl	8006594 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8006844:	f7ff f9aa 	bl	8005b9c <vTaskSwitchContext>
	prvTaskExitError();
 8006848:	f7ff fe84 	bl	8006554 <prvTaskExitError>
}
 800684c:	4620      	mov	r0, r4
 800684e:	b002      	add	sp, #8
 8006850:	bd10      	pop	{r4, pc}
 8006852:	bf00      	nop
 8006854:	e000ed00 	.word	0xe000ed00
 8006858:	410fc271 	.word	0x410fc271
 800685c:	410fc270 	.word	0x410fc270
 8006860:	e000e400 	.word	0xe000e400
 8006864:	20000d38 	.word	0x20000d38
 8006868:	20000d3c 	.word	0x20000d3c
 800686c:	e000ed20 	.word	0xe000ed20
 8006870:	2000000c 	.word	0x2000000c
 8006874:	e000ef34 	.word	0xe000ef34

08006878 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006878:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800687c:	2b0f      	cmp	r3, #15
 800687e:	d90f      	bls.n	80068a0 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006880:	4a10      	ldr	r2, [pc, #64]	; (80068c4 <vPortValidateInterruptPriority+0x4c>)
 8006882:	5c9b      	ldrb	r3, [r3, r2]
 8006884:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006886:	4a10      	ldr	r2, [pc, #64]	; (80068c8 <vPortValidateInterruptPriority+0x50>)
 8006888:	7812      	ldrb	r2, [r2, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d908      	bls.n	80068a0 <vPortValidateInterruptPriority+0x28>
 800688e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006892:	f383 8811 	msr	BASEPRI, r3
 8006896:	f3bf 8f6f 	isb	sy
 800689a:	f3bf 8f4f 	dsb	sy
 800689e:	e7fe      	b.n	800689e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80068a0:	4b0a      	ldr	r3, [pc, #40]	; (80068cc <vPortValidateInterruptPriority+0x54>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068a8:	4a09      	ldr	r2, [pc, #36]	; (80068d0 <vPortValidateInterruptPriority+0x58>)
 80068aa:	6812      	ldr	r2, [r2, #0]
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d908      	bls.n	80068c2 <vPortValidateInterruptPriority+0x4a>
 80068b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068b4:	f383 8811 	msr	BASEPRI, r3
 80068b8:	f3bf 8f6f 	isb	sy
 80068bc:	f3bf 8f4f 	dsb	sy
 80068c0:	e7fe      	b.n	80068c0 <vPortValidateInterruptPriority+0x48>
	}
 80068c2:	4770      	bx	lr
 80068c4:	e000e3f0 	.word	0xe000e3f0
 80068c8:	20000d38 	.word	0x20000d38
 80068cc:	e000ed0c 	.word	0xe000ed0c
 80068d0:	20000d3c 	.word	0x20000d3c

080068d4 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80068d4:	4a13      	ldr	r2, [pc, #76]	; (8006924 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80068d6:	f012 0f07 	tst.w	r2, #7
 80068da:	d01f      	beq.n	800691c <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80068dc:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068de:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80068e2:	f5c1 539c 	rsb	r3, r1, #4992	; 0x1380
 80068e6:	3308      	adds	r3, #8
 80068e8:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068ea:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80068ec:	480e      	ldr	r0, [pc, #56]	; (8006928 <prvHeapInit+0x54>)
 80068ee:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80068f0:	2100      	movs	r1, #0
 80068f2:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80068f4:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 80068f6:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80068f8:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 80068fc:	480b      	ldr	r0, [pc, #44]	; (800692c <prvHeapInit+0x58>)
 80068fe:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8006900:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006902:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006904:	1a99      	subs	r1, r3, r2
 8006906:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006908:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800690a:	4b09      	ldr	r3, [pc, #36]	; (8006930 <prvHeapInit+0x5c>)
 800690c:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800690e:	4b09      	ldr	r3, [pc, #36]	; (8006934 <prvHeapInit+0x60>)
 8006910:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006912:	4b09      	ldr	r3, [pc, #36]	; (8006938 <prvHeapInit+0x64>)
 8006914:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006918:	601a      	str	r2, [r3, #0]
}
 800691a:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800691c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006920:	e7e4      	b.n	80068ec <prvHeapInit+0x18>
 8006922:	bf00      	nop
 8006924:	20000d44 	.word	0x20000d44
 8006928:	200020d8 	.word	0x200020d8
 800692c:	20000d40 	.word	0x20000d40
 8006930:	200020d4 	.word	0x200020d4
 8006934:	200020d0 	.word	0x200020d0
 8006938:	200020cc 	.word	0x200020cc

0800693c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800693c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800693e:	4b13      	ldr	r3, [pc, #76]	; (800698c <prvInsertBlockIntoFreeList+0x50>)
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	4282      	cmp	r2, r0
 8006944:	d31b      	bcc.n	800697e <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006946:	6859      	ldr	r1, [r3, #4]
 8006948:	185c      	adds	r4, r3, r1
 800694a:	4284      	cmp	r4, r0
 800694c:	d103      	bne.n	8006956 <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800694e:	6840      	ldr	r0, [r0, #4]
 8006950:	4401      	add	r1, r0
 8006952:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006954:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006956:	6841      	ldr	r1, [r0, #4]
 8006958:	1844      	adds	r4, r0, r1
 800695a:	42a2      	cmp	r2, r4
 800695c:	d113      	bne.n	8006986 <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800695e:	4c0c      	ldr	r4, [pc, #48]	; (8006990 <prvInsertBlockIntoFreeList+0x54>)
 8006960:	6824      	ldr	r4, [r4, #0]
 8006962:	42a2      	cmp	r2, r4
 8006964:	d00d      	beq.n	8006982 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006966:	6852      	ldr	r2, [r2, #4]
 8006968:	4411      	add	r1, r2
 800696a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	6812      	ldr	r2, [r2, #0]
 8006970:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006972:	4298      	cmp	r0, r3
 8006974:	d000      	beq.n	8006978 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006976:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006978:	f85d 4b04 	ldr.w	r4, [sp], #4
 800697c:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800697e:	4613      	mov	r3, r2
 8006980:	e7de      	b.n	8006940 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006982:	6004      	str	r4, [r0, #0]
 8006984:	e7f5      	b.n	8006972 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006986:	6002      	str	r2, [r0, #0]
 8006988:	e7f3      	b.n	8006972 <prvInsertBlockIntoFreeList+0x36>
 800698a:	bf00      	nop
 800698c:	200020d8 	.word	0x200020d8
 8006990:	20000d40 	.word	0x20000d40

08006994 <pvPortMalloc>:
{
 8006994:	b570      	push	{r4, r5, r6, lr}
 8006996:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8006998:	f7fe ffc6 	bl	8005928 <vTaskSuspendAll>
		if( pxEnd == NULL )
 800699c:	4b3a      	ldr	r3, [pc, #232]	; (8006a88 <pvPortMalloc+0xf4>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	b1bb      	cbz	r3, 80069d2 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80069a2:	4b3a      	ldr	r3, [pc, #232]	; (8006a8c <pvPortMalloc+0xf8>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	421c      	tst	r4, r3
 80069a8:	d163      	bne.n	8006a72 <pvPortMalloc+0xde>
			if( xWantedSize > 0 )
 80069aa:	b1ac      	cbz	r4, 80069d8 <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
 80069ac:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069ae:	f014 0f07 	tst.w	r4, #7
 80069b2:	d011      	beq.n	80069d8 <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069b4:	f024 0407 	bic.w	r4, r4, #7
 80069b8:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069ba:	f004 0307 	and.w	r3, r4, #7
 80069be:	b15b      	cbz	r3, 80069d8 <pvPortMalloc+0x44>
 80069c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c4:	f383 8811 	msr	BASEPRI, r3
 80069c8:	f3bf 8f6f 	isb	sy
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	e7fe      	b.n	80069d0 <pvPortMalloc+0x3c>
			prvHeapInit();
 80069d2:	f7ff ff7f 	bl	80068d4 <prvHeapInit>
 80069d6:	e7e4      	b.n	80069a2 <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069d8:	2c00      	cmp	r4, #0
 80069da:	d04c      	beq.n	8006a76 <pvPortMalloc+0xe2>
 80069dc:	4b2c      	ldr	r3, [pc, #176]	; (8006a90 <pvPortMalloc+0xfc>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	42a3      	cmp	r3, r4
 80069e2:	d34a      	bcc.n	8006a7a <pvPortMalloc+0xe6>
				pxBlock = xStart.pxNextFreeBlock;
 80069e4:	4b2b      	ldr	r3, [pc, #172]	; (8006a94 <pvPortMalloc+0x100>)
 80069e6:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069e8:	e001      	b.n	80069ee <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
 80069ea:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 80069ec:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069ee:	686a      	ldr	r2, [r5, #4]
 80069f0:	42a2      	cmp	r2, r4
 80069f2:	d202      	bcs.n	80069fa <pvPortMalloc+0x66>
 80069f4:	682a      	ldr	r2, [r5, #0]
 80069f6:	2a00      	cmp	r2, #0
 80069f8:	d1f7      	bne.n	80069ea <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
 80069fa:	4a23      	ldr	r2, [pc, #140]	; (8006a88 <pvPortMalloc+0xf4>)
 80069fc:	6812      	ldr	r2, [r2, #0]
 80069fe:	42aa      	cmp	r2, r5
 8006a00:	d03d      	beq.n	8006a7e <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a02:	681e      	ldr	r6, [r3, #0]
 8006a04:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a06:	682a      	ldr	r2, [r5, #0]
 8006a08:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a0a:	686b      	ldr	r3, [r5, #4]
 8006a0c:	1b1b      	subs	r3, r3, r4
 8006a0e:	2b10      	cmp	r3, #16
 8006a10:	d910      	bls.n	8006a34 <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a12:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a14:	f010 0f07 	tst.w	r0, #7
 8006a18:	d008      	beq.n	8006a2c <pvPortMalloc+0x98>
 8006a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a1e:	f383 8811 	msr	BASEPRI, r3
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	f3bf 8f4f 	dsb	sy
 8006a2a:	e7fe      	b.n	8006a2a <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a2c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a2e:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a30:	f7ff ff84 	bl	800693c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a34:	686a      	ldr	r2, [r5, #4]
 8006a36:	4916      	ldr	r1, [pc, #88]	; (8006a90 <pvPortMalloc+0xfc>)
 8006a38:	680b      	ldr	r3, [r1, #0]
 8006a3a:	1a9b      	subs	r3, r3, r2
 8006a3c:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a3e:	4916      	ldr	r1, [pc, #88]	; (8006a98 <pvPortMalloc+0x104>)
 8006a40:	6809      	ldr	r1, [r1, #0]
 8006a42:	428b      	cmp	r3, r1
 8006a44:	d201      	bcs.n	8006a4a <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a46:	4914      	ldr	r1, [pc, #80]	; (8006a98 <pvPortMalloc+0x104>)
 8006a48:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a4a:	4b10      	ldr	r3, [pc, #64]	; (8006a8c <pvPortMalloc+0xf8>)
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006a52:	2300      	movs	r3, #0
 8006a54:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8006a56:	f7ff f801 	bl	8005a5c <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a5a:	f016 0f07 	tst.w	r6, #7
 8006a5e:	d010      	beq.n	8006a82 <pvPortMalloc+0xee>
 8006a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a64:	f383 8811 	msr	BASEPRI, r3
 8006a68:	f3bf 8f6f 	isb	sy
 8006a6c:	f3bf 8f4f 	dsb	sy
 8006a70:	e7fe      	b.n	8006a70 <pvPortMalloc+0xdc>
void *pvReturn = NULL;
 8006a72:	2600      	movs	r6, #0
 8006a74:	e7ef      	b.n	8006a56 <pvPortMalloc+0xc2>
 8006a76:	2600      	movs	r6, #0
 8006a78:	e7ed      	b.n	8006a56 <pvPortMalloc+0xc2>
 8006a7a:	2600      	movs	r6, #0
 8006a7c:	e7eb      	b.n	8006a56 <pvPortMalloc+0xc2>
 8006a7e:	2600      	movs	r6, #0
 8006a80:	e7e9      	b.n	8006a56 <pvPortMalloc+0xc2>
}
 8006a82:	4630      	mov	r0, r6
 8006a84:	bd70      	pop	{r4, r5, r6, pc}
 8006a86:	bf00      	nop
 8006a88:	20000d40 	.word	0x20000d40
 8006a8c:	200020cc 	.word	0x200020cc
 8006a90:	200020d0 	.word	0x200020d0
 8006a94:	200020d8 	.word	0x200020d8
 8006a98:	200020d4 	.word	0x200020d4

08006a9c <vPortFree>:
	if( pv != NULL )
 8006a9c:	b380      	cbz	r0, 8006b00 <vPortFree+0x64>
{
 8006a9e:	b538      	push	{r3, r4, r5, lr}
 8006aa0:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8006aa2:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006aa6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006aaa:	4916      	ldr	r1, [pc, #88]	; (8006b04 <vPortFree+0x68>)
 8006aac:	6809      	ldr	r1, [r1, #0]
 8006aae:	420a      	tst	r2, r1
 8006ab0:	d108      	bne.n	8006ac4 <vPortFree+0x28>
 8006ab2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab6:	f383 8811 	msr	BASEPRI, r3
 8006aba:	f3bf 8f6f 	isb	sy
 8006abe:	f3bf 8f4f 	dsb	sy
 8006ac2:	e7fe      	b.n	8006ac2 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006ac4:	f850 0c08 	ldr.w	r0, [r0, #-8]
 8006ac8:	b140      	cbz	r0, 8006adc <vPortFree+0x40>
 8006aca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ace:	f383 8811 	msr	BASEPRI, r3
 8006ad2:	f3bf 8f6f 	isb	sy
 8006ad6:	f3bf 8f4f 	dsb	sy
 8006ada:	e7fe      	b.n	8006ada <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006adc:	ea22 0201 	bic.w	r2, r2, r1
 8006ae0:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
 8006ae4:	f7fe ff20 	bl	8005928 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ae8:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8006aec:	4a06      	ldr	r2, [pc, #24]	; (8006b08 <vPortFree+0x6c>)
 8006aee:	6813      	ldr	r3, [r2, #0]
 8006af0:	440b      	add	r3, r1
 8006af2:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006af4:	4628      	mov	r0, r5
 8006af6:	f7ff ff21 	bl	800693c <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8006afa:	f7fe ffaf 	bl	8005a5c <xTaskResumeAll>
}
 8006afe:	bd38      	pop	{r3, r4, r5, pc}
 8006b00:	4770      	bx	lr
 8006b02:	bf00      	nop
 8006b04:	200020cc 	.word	0x200020cc
 8006b08:	200020d0 	.word	0x200020d0

08006b0c <__libc_init_array>:
 8006b0c:	b570      	push	{r4, r5, r6, lr}
 8006b0e:	4e0d      	ldr	r6, [pc, #52]	; (8006b44 <__libc_init_array+0x38>)
 8006b10:	4c0d      	ldr	r4, [pc, #52]	; (8006b48 <__libc_init_array+0x3c>)
 8006b12:	1ba4      	subs	r4, r4, r6
 8006b14:	10a4      	asrs	r4, r4, #2
 8006b16:	2500      	movs	r5, #0
 8006b18:	42a5      	cmp	r5, r4
 8006b1a:	d109      	bne.n	8006b30 <__libc_init_array+0x24>
 8006b1c:	4e0b      	ldr	r6, [pc, #44]	; (8006b4c <__libc_init_array+0x40>)
 8006b1e:	4c0c      	ldr	r4, [pc, #48]	; (8006b50 <__libc_init_array+0x44>)
 8006b20:	f000 f82c 	bl	8006b7c <_init>
 8006b24:	1ba4      	subs	r4, r4, r6
 8006b26:	10a4      	asrs	r4, r4, #2
 8006b28:	2500      	movs	r5, #0
 8006b2a:	42a5      	cmp	r5, r4
 8006b2c:	d105      	bne.n	8006b3a <__libc_init_array+0x2e>
 8006b2e:	bd70      	pop	{r4, r5, r6, pc}
 8006b30:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b34:	4798      	blx	r3
 8006b36:	3501      	adds	r5, #1
 8006b38:	e7ee      	b.n	8006b18 <__libc_init_array+0xc>
 8006b3a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006b3e:	4798      	blx	r3
 8006b40:	3501      	adds	r5, #1
 8006b42:	e7f2      	b.n	8006b2a <__libc_init_array+0x1e>
 8006b44:	08006c4c 	.word	0x08006c4c
 8006b48:	08006c4c 	.word	0x08006c4c
 8006b4c:	08006c4c 	.word	0x08006c4c
 8006b50:	08006c50 	.word	0x08006c50

08006b54 <memcpy>:
 8006b54:	b510      	push	{r4, lr}
 8006b56:	1e43      	subs	r3, r0, #1
 8006b58:	440a      	add	r2, r1
 8006b5a:	4291      	cmp	r1, r2
 8006b5c:	d100      	bne.n	8006b60 <memcpy+0xc>
 8006b5e:	bd10      	pop	{r4, pc}
 8006b60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b68:	e7f7      	b.n	8006b5a <memcpy+0x6>

08006b6a <memset>:
 8006b6a:	4402      	add	r2, r0
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d100      	bne.n	8006b74 <memset+0xa>
 8006b72:	4770      	bx	lr
 8006b74:	f803 1b01 	strb.w	r1, [r3], #1
 8006b78:	e7f9      	b.n	8006b6e <memset+0x4>
	...

08006b7c <_init>:
 8006b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b7e:	bf00      	nop
 8006b80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b82:	bc08      	pop	{r3}
 8006b84:	469e      	mov	lr, r3
 8006b86:	4770      	bx	lr

08006b88 <_fini>:
 8006b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b8a:	bf00      	nop
 8006b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b8e:	bc08      	pop	{r3}
 8006b90:	469e      	mov	lr, r3
 8006b92:	4770      	bx	lr
