{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 18:14:32 2021 " "Info: Processing started: Thu Nov 11 18:14:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB3 -c LAB3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } } { "d:/programms/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programms/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_v3i:auto_generated\|safe_q\[1\] memory lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6 133.3 MHz 7.502 ns Internal " "Info: Clock \"clock\" has Internal fmax of 133.3 MHz between source register \"lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_v3i:auto_generated\|safe_q\[1\]\" and destination memory \"lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6\" (period= 7.502 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.480 ns + Longest register memory " "Info: + Longest register to memory delay is 3.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_v3i:auto_generated\|safe_q\[1\] 1 REG LCFF_X6_Y3_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N19; Fanout = 4; REG Node = 'lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_v3i:auto_generated\|safe_q\[1\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_v3i.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/cntr_v3i.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.350 ns) 0.558 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~10 2 COMB LCCOMB_X6_Y3_N4 2 " "Info: 2: + IC(0.208 ns) + CELL(0.350 ns) = 0.558 ns; Loc. = LCCOMB_X6_Y3_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~10'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.593 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~14 3 COMB LCCOMB_X6_Y3_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.593 ns; Loc. = LCCOMB_X6_Y3_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~14'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.718 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~17 4 COMB LCCOMB_X6_Y3_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.718 ns; Loc. = LCCOMB_X6_Y3_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~17'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.350 ns) 1.401 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~14 5 COMB LCCOMB_X7_Y3_N22 2 " "Info: 5: + IC(0.333 ns) + CELL(0.350 ns) = 1.401 ns; Loc. = LCCOMB_X7_Y3_N22; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~14'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.436 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~18 6 COMB LCCOMB_X7_Y3_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.436 ns; Loc. = LCCOMB_X7_Y3_N24; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~18'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.471 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~22 7 COMB LCCOMB_X7_Y3_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.471 ns; Loc. = LCCOMB_X7_Y3_N26; Fanout = 1; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~22'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.596 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~25 8 COMB LCCOMB_X7_Y3_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.596 ns; Loc. = LCCOMB_X7_Y3_N28; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~25'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.103 ns) 3.480 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6 9 MEM M4K_X20_Y9 8 " "Info: 9: + IC(1.781 ns) + CELL(0.103 ns) = 3.480 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.158 ns ( 33.28 % ) " "Info: Total cell delay = 1.158 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.322 ns ( 66.72 % ) " "Info: Total interconnect delay = 2.322 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~10 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~14 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~17 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.208ns 0.000ns 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 1.781ns } { 0.000ns 0.350ns 0.035ns 0.125ns 0.350ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.155 ns - Smallest " "Info: - Smallest clock skew is -0.155 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.332 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clock~clkctrl'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.481 ns) 2.332 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.481 ns) = 2.332 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.25 % ) " "Info: Total cell delay = 1.335 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.75 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.487 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clock~clkctrl'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_v3i:auto_generated\|safe_q\[1\] 3 REG LCFF_X6_Y3_N19 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X6_Y3_N19; Fanout = 4; REG Node = 'lpm_counter0:inst7\|lpm_counter:lpm_counter_component\|cntr_v3i:auto_generated\|safe_q\[1\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_v3i.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/cntr_v3i.tdf" 85 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_v3i.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/cntr_v3i.tdf" 85 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_v3i.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/cntr_v3i.tdf" 85 8 0 } } { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "3.480 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~10 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~14 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~17 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~14 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~18 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "3.480 ns" { lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~10 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~14 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~17 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~14 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~18 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.208ns 0.000ns 0.000ns 0.333ns 0.000ns 0.000ns 0.000ns 1.781ns } { 0.000ns 0.350ns 0.035ns 0.125ns 0.350ns 0.035ns 0.035ns 0.125ns 0.103ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clock clock~clkctrl lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_v3i:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6 address\[4\] clock 6.650 ns memory " "Info: tsu for memory \"lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6\" (data pin = \"address\[4\]\", clock pin = \"clock\") is 6.650 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.960 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns address\[4\] 1 PIN PIN_K4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_K4; Fanout = 2; PIN Node = 'address\[4\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { 40 24 192 56 "address\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.025 ns) + CELL(0.309 ns) 6.144 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~22 2 COMB LCCOMB_X6_Y3_N10 2 " "Info: 2: + IC(5.025 ns) + CELL(0.309 ns) = 6.144 ns; Loc. = LCCOMB_X6_Y3_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~22'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "5.334 ns" { address[4] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.269 ns lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~25 3 COMB LCCOMB_X6_Y3_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 6.269 ns; Loc. = LCCOMB_X6_Y3_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_70i:auto_generated\|op_1~25'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~22 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.350 ns) 6.951 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~22 4 COMB LCCOMB_X7_Y3_N26 1 " "Info: 4: + IC(0.332 ns) + CELL(0.350 ns) = 6.951 ns; Loc. = LCCOMB_X7_Y3_N26; Fanout = 1; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~22'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~25 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.076 ns lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~25 5 COMB LCCOMB_X7_Y3_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 7.076 ns; Loc. = LCCOMB_X7_Y3_N28; Fanout = 2; COMB Node = 'lpm_add_sub1:inst8\|lpm_add_sub:lpm_add_sub_component\|add_sub_2qh:auto_generated\|op_1~25'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.103 ns) 8.960 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6 6 MEM M4K_X20_Y9 8 " "Info: 6: + IC(1.781 ns) + CELL(0.103 ns) = 8.960 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 20.33 % ) " "Info: Total cell delay = 1.822 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.138 ns ( 79.67 % ) " "Info: Total interconnect delay = 7.138 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "8.960 ns" { address[4] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~22 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~25 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "8.960 ns" { address[4] {} address[4]~combout {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~22 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~25 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 5.025ns 0.000ns 0.332ns 0.000ns 1.781ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.350ns 0.125ns 0.103ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.332 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clock~clkctrl'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.481 ns) 2.332 ns lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6 3 MEM M4K_X20_Y9 8 " "Info: 3: + IC(0.654 ns) + CELL(0.481 ns) = 2.332 ns; Loc. = M4K_X20_Y9; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst11\|altsyncram:altsyncram_component\|altsyncram_dkc1:auto_generated\|ram_block1a0~porta_address_reg6'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_dkc1.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_dkc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.25 % ) " "Info: Total cell delay = 1.335 ns ( 57.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 42.75 % ) " "Info: Total interconnect delay = 0.997 ns ( 42.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "8.960 ns" { address[4] lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~22 lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~25 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "8.960 ns" { address[4] {} address[4]~combout {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~22 {} lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_70i:auto_generated|op_1~25 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~22 {} lpm_add_sub1:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_2qh:auto_generated|op_1~25 {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 5.025ns 0.000ns 0.332ns 0.000ns 1.781ns } { 0.000ns 0.810ns 0.309ns 0.125ns 0.350ns 0.125ns 0.103ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock clock~clkctrl lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.332 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_dq0:inst11|altsyncram:altsyncram_component|altsyncram_dkc1:auto_generated|ram_block1a0~porta_address_reg6 {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock data\[4\] lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|ram_block1a0~porta_address_reg0 10.658 ns memory " "Info: tco from clock \"clock\" to destination pin \"data\[4\]\" through memory \"lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|ram_block1a0~porta_address_reg0\" is 10.658 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.324 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clock~clkctrl'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.481 ns) 2.324 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X20_Y7 8 " "Info: 3: + IC(0.646 ns) + CELL(0.481 ns) = 2.324 ns; Loc. = M4K_X20_Y7; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_brv.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_brv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 57.44 % ) " "Info: Total cell delay = 1.335 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 42.56 % ) " "Info: Total interconnect delay = 0.989 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_brv.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_brv.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.198 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X20_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y7; Fanout = 8; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_brv.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_brv.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|q_a\[4\] 2 MEM M4K_X20_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y7; Fanout = 1; MEM Node = 'lpm_rom:inst\|altrom:srom\|altsyncram:rom_block\|altsyncram_brv:auto_generated\|q_a\[4\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_brv.tdf" "" { Text "C:/Users/Vlad/Desktop/lab3/db/altsyncram_brv.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.225 ns) 3.005 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~14 3 COMB LCCOMB_X15_Y11_N6 3 " "Info: 3: + IC(0.930 ns) + CELL(0.225 ns) = 3.005 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 3; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~14'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|q_a[4] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.357 ns) 3.934 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~15 4 COMB LCCOMB_X17_Y11_N18 1 " "Info: 4: + IC(0.572 ns) + CELL(0.357 ns) = 3.934 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~15'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(2.134 ns) 8.198 ns data\[4\] 5 PIN PIN_U4 0 " "Info: 5: + IC(2.130 ns) + CELL(2.134 ns) = 8.198 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 data[4] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.566 ns ( 55.70 % ) " "Info: Total cell delay = 4.566 ns ( 55.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.632 ns ( 44.30 % ) " "Info: Total interconnect delay = 3.632 ns ( 44.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|q_a[4] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 data[4] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|q_a[4] {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 {} data[4] {} } { 0.000ns 0.000ns 0.930ns 0.572ns 2.130ns } { 0.000ns 1.850ns 0.225ns 0.357ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.324 ns" { clock clock~clkctrl lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.324 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.646ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "8.198 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|q_a[4] lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 data[4] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "8.198 ns" { lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_brv:auto_generated|q_a[4] {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 {} data[4] {} } { 0.000ns 0.000ns 0.930ns 0.572ns 2.130ns } { 0.000ns 1.850ns 0.225ns 0.357ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ram_or_rom data\[4\] 10.703 ns Longest " "Info: Longest tpd from source pin \"ram_or_rom\" to destination pin \"data\[4\]\" is 10.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns ram_or_rom 1 PIN PIN_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 8; PIN Node = 'ram_or_rom'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_or_rom } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -504 -128 40 -488 "ram_or_rom" "" } { -8 1016 1112 8 "ram_or_rom" "" } { 384 992 1072 400 "ram_or_rom" "" } { -512 40 117 -496 "ram_or_rom" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.327 ns) + CELL(0.346 ns) 5.510 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~14 2 COMB LCCOMB_X15_Y11_N6 3 " "Info: 2: + IC(4.327 ns) + CELL(0.346 ns) = 5.510 ns; Loc. = LCCOMB_X15_Y11_N6; Fanout = 3; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~14'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.572 ns) + CELL(0.357 ns) 6.439 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~15 3 COMB LCCOMB_X17_Y11_N18 1 " "Info: 3: + IC(0.572 ns) + CELL(0.357 ns) = 6.439 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 1; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]~15'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(2.134 ns) 10.703 ns data\[4\] 4 PIN PIN_U4 0 " "Info: 4: + IC(2.130 ns) + CELL(2.134 ns) = 10.703 ns; Loc. = PIN_U4; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 data[4] } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { 96 1480 1656 112 "data\[7..0\]" "" } { 88 1408 1480 104 "data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.674 ns ( 34.33 % ) " "Info: Total cell delay = 3.674 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.029 ns ( 65.67 % ) " "Info: Total interconnect delay = 7.029 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "10.703 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 data[4] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "10.703 ns" { ram_or_rom {} ram_or_rom~combout {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~14 {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[4]~15 {} data[4] {} } { 0.000ns 0.000ns 4.327ns 0.572ns 2.130ns } { 0.000ns 0.837ns 0.346ns 0.357ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Buffer:inst3\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] ram_or_rom clock -2.998 ns register " "Info: th for register \"Buffer:inst3\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"ram_or_rom\", clock pin = \"clock\") is -2.998 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.455 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 114 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 114; COMB Node = 'clock~clkctrl'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -432 -128 40 -416 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns Buffer:inst3\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] 3 REG LCFF_X14_Y6_N7 1 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y6_N7; Fanout = 1; REG Node = 'Buffer:inst3\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock~clkctrl Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clock clock~clkctrl Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clock {} clock~combout {} clock~clkctrl {} Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.602 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns ram_or_rom 1 PIN PIN_Y13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 8; PIN Node = 'ram_or_rom'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_or_rom } "NODE_NAME" } } { "LAB3.bdf" "" { Schematic "C:/Users/Vlad/Desktop/lab3/LAB3.bdf" { { -504 -128 40 -488 "ram_or_rom" "" } { -8 1016 1112 8 "ram_or_rom" "" } { 384 992 1072 400 "ram_or_rom" "" } { -512 40 117 -496 "ram_or_rom" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.228 ns) 5.065 ns lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~16 2 COMB LCCOMB_X14_Y6_N24 3 " "Info: 2: + IC(4.000 ns) + CELL(0.228 ns) = 5.065 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 3; COMB Node = 'lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]~16'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "4.228 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.154 ns) 5.447 ns Buffer:inst3\|lpm_bustri2:inst10\|lpm_bustri:lpm_bustri_component\|din\[3\]~4 3 COMB LCCOMB_X14_Y6_N6 8 " "Info: 3: + IC(0.228 ns) + CELL(0.154 ns) = 5.447 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 8; COMB Node = 'Buffer:inst3\|lpm_bustri2:inst10\|lpm_bustri:lpm_bustri_component\|din\[3\]~4'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.382 ns" { lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~16 Buffer:inst3|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component|din[3]~4 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.602 ns Buffer:inst3\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X14_Y6_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.602 ns; Loc. = LCFF_X14_Y6_N7; Fanout = 1; REG Node = 'Buffer:inst3\|lpm_dff0:inst6\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Buffer:inst3|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component|din[3]~4 Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/programms/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 24.53 % ) " "Info: Total cell delay = 1.374 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.228 ns ( 75.47 % ) " "Info: Total interconnect delay = 4.228 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~16 Buffer:inst3|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component|din[3]~4 Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "5.602 ns" { ram_or_rom {} ram_or_rom~combout {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~16 {} Buffer:inst3|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component|din[3]~4 {} Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.000ns 0.228ns 0.000ns } { 0.000ns 0.837ns 0.228ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clock clock~clkctrl Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clock {} clock~combout {} clock~clkctrl {} Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programms/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { ram_or_rom lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~16 Buffer:inst3|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component|din[3]~4 Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/programms/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programms/quartus/bin/Technology_Viewer.qrui" "5.602 ns" { ram_or_rom {} ram_or_rom~combout {} lpm_bustri0:inst4|lpm_bustri:lpm_bustri_component|dout[3]~16 {} Buffer:inst3|lpm_bustri2:inst10|lpm_bustri:lpm_bustri_component|din[3]~4 {} Buffer:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 4.000ns 0.228ns 0.000ns } { 0.000ns 0.837ns 0.228ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 18:14:32 2021 " "Info: Processing ended: Thu Nov 11 18:14:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
