
BroadMarket_Support_ADBMS6830.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015e54  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000178c  08016038  08016038  00017038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  080177c4  080177c4  000187c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         00000218  20000000  080177cc  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000af8  20000218  080179e4  00019218  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20000d10  080179e4  00019d10  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  00019218  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002a812  00000000  00000000  00019248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00004a1f  00000000  00000000  00043a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00002170  00000000  00000000  00048480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00001a34  00000000  00000000  0004a5f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002dc48  00000000  00000000  0004c024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0002b2c2  00000000  00000000  00079c6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00128209  00000000  00000000  000a4f2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001cd137  2**0
                  CONTENTS, READONLY
 16 .debug_frame  0000a870  00000000  00000000  001cd17c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 00000064  00000000  00000000  001d79ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	0801713c 	.word	0x0801713c

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f006 f87c 	bl	80072a0 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f006 f88e 	bl	80072d0 <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f006 f880 	bl	80072b8 <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f010 fadc 	bl	80117b0 <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f010 fad4 	bl	80117b0 <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f011 fb4b 	bl	80128b4 <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f010 fae2 	bl	80117e8 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f006 f87a 	bl	800734c <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f006 f822 	bl	80072a0 <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f006 f851 	bl	8007310 <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f006 f823 	bl	80072b8 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f011 fc40 	bl	8012bd6 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f010 fa30 	bl	801181c <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f010 fa2d 	bl	801181c <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08016038 	.word	0x08016038

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f011 fa22 	bl	80128b4 <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f010 f993 	bl	80117b0 <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f010 f98c 	bl	80117b0 <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f010 f985 	bl	80117b0 <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f011 f9f9 	bl	80128b4 <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f010 f990 	bl	80117e8 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f001 fa3f 	bl	80029c4 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 21a6 	strb.w	r2, [r3, #422]	@ 0x1a6
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f001 fa38 	bl	8002a20 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
//        printf("%X \n", pec_error[cic]);
//        printf("%X \n", cmd_count[cic]);
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 fce7 	bl	8002fe8 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 ffaf 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f002 fa77 	bl	8003bd8 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 21aa 	strb.w	r2, [r3, #426]	@ 0x1aa
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 fd3f 	bl	80041d0 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	08016064 	.word	0x08016064
 8001760:	08016084 	.word	0x08016084
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 21ab 	strb.w	r2, [r3, #427]	@ 0x1ab
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 ff56 	bl	8004670 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 21ac 	strb.w	r2, [r3, #428]	@ 0x1ac
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 fff4 	bl	8005814 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 21ad 	strb.w	r2, [r3, #429]	@ 0x1ad
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f004 f83b 	bl	8005908 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 21ae 	strb.w	r2, [r3, #430]	@ 0x1ae
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f004 fb23 	bl	8005f40 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 21af 	strb.w	r2, [r3, #431]	@ 0x1af
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f8b3 	bl	8005ac6 <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 21b0 	strb.w	r2, [r3, #432]	@ 0x1b0
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f001 f82c 	bl	8002a20 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f001 fadc 	bl	8002fe8 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fda4 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f002 f86c 	bl	8003bd8 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 21aa 	strb.w	r2, [r3, #426]	@ 0x1aa
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 ff5c 	bl	8002a20 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 fd08 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f001 f9d8 	bl	8002fe8 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 fca0 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f002 fa64 	bl	80041d0 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 21ab 	strb.w	r2, [r3, #427]	@ 0x1ab
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 fc80 	bl	8004670 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 21ac 	strb.w	r2, [r3, #428]	@ 0x1ac
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 fd1e 	bl	8005814 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 21ad 	strb.w	r2, [r3, #429]	@ 0x1ad
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00f fcf9 	bl	801181c <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f00f fcf6 	bl	801181c <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f00f fcf3 	bl	801181c <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001e66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00f fc9f 	bl	80117b0 <calloc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001e7c:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <spiWriteData+0x184>)
 8001e7e:	f010 fd19 	bl	80128b4 <puts>
#endif  
    exit(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00f fcb0 	bl	80117e8 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	7852      	ldrb	r2, [r2, #1]
 8001e98:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f8c7 	bl	8001030 <Pec15_Calc>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	8b7a      	ldrh	r2, [r7, #26]
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001eca:	e064      	b.n	8001f96 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b06      	subs	r3, #6
 8001edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee6:	e01d      	b.n	8001f24 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001efc:	4413      	add	r3, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	441a      	add	r2, r3
 8001f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f08:	69f9      	ldr	r1, [r7, #28]
 8001f0a:	440b      	add	r3, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	3301      	adds	r3, #1
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001f24:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3db      	bcc.n	8001ee8 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001f30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	18d1      	adds	r1, r2, r3
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2206      	movs	r2, #6
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f010 fe49 	bl	8012bd6 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f8a2 	bl	8001098 <pec10_calc>
 8001f54:	4603      	mov	r3, r0
 8001f56:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2ca      	uxtb	r2, r1
 8001f68:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	8b3a      	ldrh	r2, [r7, #24]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f86:	3301      	adds	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f90:	3b01      	subs	r3, #1
 8001f92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d196      	bne.n	8001ecc <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001f9e:	f005 f97f 	bl	80072a0 <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001fa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	69f9      	ldr	r1, [r7, #28]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f005 f990 	bl	80072d0 <spiWriteBytes>
    adBmsCsHigh();
 8001fb0:	f005 f982 	bl	80072b8 <adBmsCsHigh>
  }
  free(cmd); 
 8001fb4:	69f8      	ldr	r0, [r7, #28]
 8001fb6:	f00f fc31 	bl	801181c <free>
}
 8001fba:	bf00      	nop
 8001fbc:	3728      	adds	r7, #40	@ 0x28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	080160a0 	.word	0x080160a0

08001fc8 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001fdc:	2306      	movs	r3, #6
 8001fde:	767b      	strb	r3, [r7, #25]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0052      	lsls	r2, r2, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	763b      	strb	r3, [r7, #24]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001fec:	7e3b      	ldrb	r3, [r7, #24]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00f fbdd 	bl	80117b0 <calloc>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8002000:	48be      	ldr	r0, [pc, #760]	@ (80022fc <adBmsWriteData+0x334>)
 8002002:	f010 fc57 	bl	80128b4 <puts>
#endif
    exit(0);
 8002006:	2000      	movs	r0, #0
 8002008:	f00f fbee 	bl	80117e8 <exit>
  }
  else
  {
    switch (type)
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	3b04      	subs	r3, #4
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 81a4 	bhi.w	800235e <adBmsWriteData+0x396>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <adBmsWriteData+0x54>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	08002231 	.word	0x08002231
 8002020:	0800235f 	.word	0x0800235f
 8002024:	0800235f 	.word	0x0800235f
 8002028:	0800235f 	.word	0x0800235f
 800202c:	0800203d 	.word	0x0800203d
 8002030:	080021bb 	.word	0x080021bb
 8002034:	0800235f 	.word	0x0800235f
 8002038:	08002301 	.word	0x08002301
    {	   
    case Config:	
      switch (group)
 800203c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002040:	2b03      	cmp	r3, #3
 8002042:	d07d      	beq.n	8002140 <adBmsWriteData+0x178>
 8002044:	2b03      	cmp	r3, #3
 8002046:	f300 80b6 	bgt.w	80021b6 <adBmsWriteData+0x1ee>
 800204a:	2b01      	cmp	r3, #1
 800204c:	d002      	beq.n	8002054 <adBmsWriteData+0x8c>
 800204e:	2b02      	cmp	r3, #2
 8002050:	d03b      	beq.n	80020ca <adBmsWriteData+0x102>
                }
              }
              break;

      default:
    	  break;
 8002052:	e0b0      	b.n	80021b6 <adBmsWriteData+0x1ee>
        adBms6830CreateConfiga(tIC, &ic[0]);
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	4618      	mov	r0, r3
 800205a:	f003 ff92 	bl	8005f82 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800205e:	2300      	movs	r3, #0
 8002060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002064:	e02b      	b.n	80020be <adBmsWriteData+0xf6>
          for (uint8_t data = 0; data < data_len; data++)
 8002066:	2300      	movs	r3, #0
 8002068:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800206c:	e01d      	b.n	80020aa <adBmsWriteData+0xe2>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 800206e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002072:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002076:	fb02 f303 	mul.w	r3, r2, r3
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	18d1      	adds	r1, r2, r3
 800207e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002082:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002086:	7e78      	ldrb	r0, [r7, #25]
 8002088:	fb03 f000 	mul.w	r0, r3, r0
 800208c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002090:	4403      	add	r3, r0
 8002092:	4618      	mov	r0, r3
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	4403      	add	r3, r0
 8002098:	440a      	add	r2, r1
 800209a:	f892 2127 	ldrb.w	r2, [r2, #295]	@ 0x127
 800209e:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 80020a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80020a4:	3301      	adds	r3, #1
 80020a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020aa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80020ae:	7e7b      	ldrb	r3, [r7, #25]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d3dc      	bcc.n	800206e <adBmsWriteData+0xa6>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020b8:	3301      	adds	r3, #1
 80020ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020be:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d3ce      	bcc.n	8002066 <adBmsWriteData+0x9e>
        break;
 80020c8:	e076      	b.n	80021b8 <adBmsWriteData+0x1f0>
        adBms6830CreateConfigb(tIC, &ic[0]);
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	68b9      	ldr	r1, [r7, #8]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f004 f867 	bl	80061a2 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80020da:	e02b      	b.n	8002134 <adBmsWriteData+0x16c>
          for (uint8_t data = 0; data < data_len; data++)
 80020dc:	2300      	movs	r3, #0
 80020de:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80020e2:	e01d      	b.n	8002120 <adBmsWriteData+0x158>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 80020e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020e8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80020ec:	fb02 f303 	mul.w	r3, r2, r3
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	18d1      	adds	r1, r2, r3
 80020f4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80020f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020fc:	7e78      	ldrb	r0, [r7, #25]
 80020fe:	fb03 f000 	mul.w	r0, r3, r0
 8002102:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002106:	4403      	add	r3, r0
 8002108:	4618      	mov	r0, r3
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	4403      	add	r3, r0
 800210e:	440a      	add	r2, r1
 8002110:	f892 2135 	ldrb.w	r2, [r2, #309]	@ 0x135
 8002114:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002116:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800211a:	3301      	adds	r3, #1
 800211c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002120:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002124:	7e7b      	ldrb	r3, [r7, #25]
 8002126:	429a      	cmp	r2, r3
 8002128:	d3dc      	bcc.n	80020e4 <adBmsWriteData+0x11c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800212a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800212e:	3301      	adds	r3, #1
 8002130:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002134:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	429a      	cmp	r2, r3
 800213c:	d3ce      	bcc.n	80020dc <adBmsWriteData+0x114>
        break;
 800213e:	e03b      	b.n	80021b8 <adBmsWriteData+0x1f0>
              adBms6830CreateConfigc(tIC, &ic[0]);
 8002140:	7bfb      	ldrb	r3, [r7, #15]
 8002142:	68b9      	ldr	r1, [r7, #8]
 8002144:	4618      	mov	r0, r3
 8002146:	f004 f8ee 	bl	8006326 <adBms6830CreateConfigc>
              for (uint8_t cic = 0; cic < tIC; cic++)
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002150:	e02b      	b.n	80021aa <adBmsWriteData+0x1e2>
                for (uint8_t data = 0; data < data_len; data++)
 8002152:	2300      	movs	r3, #0
 8002154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002158:	e01d      	b.n	8002196 <adBmsWriteData+0x1ce>
                  write_buffer[(cic * data_len) + data] = ic[cic].configc.tx_data[data];
 800215a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800215e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002162:	fb02 f303 	mul.w	r3, r2, r3
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	18d1      	adds	r1, r2, r3
 800216a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800216e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002172:	7e78      	ldrb	r0, [r7, #25]
 8002174:	fb03 f000 	mul.w	r0, r3, r0
 8002178:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800217c:	4403      	add	r3, r0
 800217e:	4618      	mov	r0, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	4403      	add	r3, r0
 8002184:	440a      	add	r2, r1
 8002186:	f892 2143 	ldrb.w	r2, [r2, #323]	@ 0x143
 800218a:	701a      	strb	r2, [r3, #0]
                for (uint8_t data = 0; data < data_len; data++)
 800218c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002190:	3301      	adds	r3, #1
 8002192:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002196:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800219a:	7e7b      	ldrb	r3, [r7, #25]
 800219c:	429a      	cmp	r2, r3
 800219e:	d3dc      	bcc.n	800215a <adBmsWriteData+0x192>
              for (uint8_t cic = 0; cic < tIC; cic++)
 80021a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021a4:	3301      	adds	r3, #1
 80021a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80021aa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d3ce      	bcc.n	8002152 <adBmsWriteData+0x18a>
              break;
 80021b4:	e000      	b.n	80021b8 <adBmsWriteData+0x1f0>
    	  break;
 80021b6:	bf00      	nop
      }
      break;
 80021b8:	e0d2      	b.n	8002360 <adBmsWriteData+0x398>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	68b9      	ldr	r1, [r7, #8]
 80021be:	4618      	mov	r0, r3
 80021c0:	f004 fa7e 	bl	80066c0 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80021c4:	2300      	movs	r3, #0
 80021c6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80021ca:	e02b      	b.n	8002224 <adBmsWriteData+0x25c>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	f887 3020 	strb.w	r3, [r7, #32]
 80021d2:	e01d      	b.n	8002210 <adBmsWriteData+0x248>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 80021d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021d8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	18d1      	adds	r1, r2, r3
 80021e4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80021e8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021ec:	7e78      	ldrb	r0, [r7, #25]
 80021ee:	fb03 f000 	mul.w	r0, r3, r0
 80021f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021f6:	4403      	add	r3, r0
 80021f8:	4618      	mov	r0, r3
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	4403      	add	r3, r0
 80021fe:	440a      	add	r2, r1
 8002200:	f892 216d 	ldrb.w	r2, [r2, #365]	@ 0x16d
 8002204:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002206:	f897 3020 	ldrb.w	r3, [r7, #32]
 800220a:	3301      	adds	r3, #1
 800220c:	f887 3020 	strb.w	r3, [r7, #32]
 8002210:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002214:	7e7b      	ldrb	r3, [r7, #25]
 8002216:	429a      	cmp	r2, r3
 8002218:	d3dc      	bcc.n	80021d4 <adBmsWriteData+0x20c>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800221a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800221e:	3301      	adds	r3, #1
 8002220:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002224:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	429a      	cmp	r2, r3
 800222c:	d3ce      	bcc.n	80021cc <adBmsWriteData+0x204>
        }	
      }
      break;
 800222e:	e097      	b.n	8002360 <adBmsWriteData+0x398>
      
    case Pwm:
      switch (group)
 8002230:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002234:	2b01      	cmp	r3, #1
 8002236:	d002      	beq.n	800223e <adBmsWriteData+0x276>
 8002238:	2b02      	cmp	r3, #2
 800223a:	d02f      	beq.n	800229c <adBmsWriteData+0x2d4>
          }	
        }
        break;

      default:
    	  break;
 800223c:	e05d      	b.n	80022fa <adBmsWriteData+0x332>
        adBms6830CreatePwma(tIC, &ic[0]);
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	4618      	mov	r0, r3
 8002244:	f004 faf9 	bl	800683a <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002248:	2300      	movs	r3, #0
 800224a:	77fb      	strb	r3, [r7, #31]
 800224c:	e021      	b.n	8002292 <adBmsWriteData+0x2ca>
          for (uint8_t data = 0; data < data_len; data++)
 800224e:	2300      	movs	r3, #0
 8002250:	77bb      	strb	r3, [r7, #30]
 8002252:	e017      	b.n	8002284 <adBmsWriteData+0x2bc>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 8002254:	7ffb      	ldrb	r3, [r7, #31]
 8002256:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	18d1      	adds	r1, r2, r3
 8002262:	7fba      	ldrb	r2, [r7, #30]
 8002264:	7ffb      	ldrb	r3, [r7, #31]
 8002266:	7e78      	ldrb	r0, [r7, #25]
 8002268:	fb03 f000 	mul.w	r0, r3, r0
 800226c:	7fbb      	ldrb	r3, [r7, #30]
 800226e:	4403      	add	r3, r0
 8002270:	4618      	mov	r0, r3
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	4403      	add	r3, r0
 8002276:	440a      	add	r2, r1
 8002278:	f892 217b 	ldrb.w	r2, [r2, #379]	@ 0x17b
 800227c:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800227e:	7fbb      	ldrb	r3, [r7, #30]
 8002280:	3301      	adds	r3, #1
 8002282:	77bb      	strb	r3, [r7, #30]
 8002284:	7fba      	ldrb	r2, [r7, #30]
 8002286:	7e7b      	ldrb	r3, [r7, #25]
 8002288:	429a      	cmp	r2, r3
 800228a:	d3e3      	bcc.n	8002254 <adBmsWriteData+0x28c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800228c:	7ffb      	ldrb	r3, [r7, #31]
 800228e:	3301      	adds	r3, #1
 8002290:	77fb      	strb	r3, [r7, #31]
 8002292:	7ffa      	ldrb	r2, [r7, #31]
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	429a      	cmp	r2, r3
 8002298:	d3d9      	bcc.n	800224e <adBmsWriteData+0x286>
        break;   
 800229a:	e02e      	b.n	80022fa <adBmsWriteData+0x332>
        adBms6830CreatePwmb(tIC, &ic[0]);
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	68b9      	ldr	r1, [r7, #8]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f004 fbc0 	bl	8006a26 <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	777b      	strb	r3, [r7, #29]
 80022aa:	e021      	b.n	80022f0 <adBmsWriteData+0x328>
          for (uint8_t data = 0; data < data_len; data++)
 80022ac:	2300      	movs	r3, #0
 80022ae:	773b      	strb	r3, [r7, #28]
 80022b0:	e017      	b.n	80022e2 <adBmsWriteData+0x31a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 80022b2:	7f7b      	ldrb	r3, [r7, #29]
 80022b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80022b8:	fb02 f303 	mul.w	r3, r2, r3
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	18d1      	adds	r1, r2, r3
 80022c0:	7f3a      	ldrb	r2, [r7, #28]
 80022c2:	7f7b      	ldrb	r3, [r7, #29]
 80022c4:	7e78      	ldrb	r0, [r7, #25]
 80022c6:	fb03 f000 	mul.w	r0, r3, r0
 80022ca:	7f3b      	ldrb	r3, [r7, #28]
 80022cc:	4403      	add	r3, r0
 80022ce:	4618      	mov	r0, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	4403      	add	r3, r0
 80022d4:	440a      	add	r2, r1
 80022d6:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 80022da:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 80022dc:	7f3b      	ldrb	r3, [r7, #28]
 80022de:	3301      	adds	r3, #1
 80022e0:	773b      	strb	r3, [r7, #28]
 80022e2:	7f3a      	ldrb	r2, [r7, #28]
 80022e4:	7e7b      	ldrb	r3, [r7, #25]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d3e3      	bcc.n	80022b2 <adBmsWriteData+0x2ea>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80022ea:	7f7b      	ldrb	r3, [r7, #29]
 80022ec:	3301      	adds	r3, #1
 80022ee:	777b      	strb	r3, [r7, #29]
 80022f0:	7f7a      	ldrb	r2, [r7, #29]
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d3d9      	bcc.n	80022ac <adBmsWriteData+0x2e4>
        break;
 80022f8:	bf00      	nop
      }
      break;
 80022fa:	e031      	b.n	8002360 <adBmsWriteData+0x398>
 80022fc:	080160c8 	.word	0x080160c8
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	68b9      	ldr	r1, [r7, #8]
 8002304:	4618      	mov	r0, r3
 8002306:	f004 f87e 	bl	8006406 <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800230a:	2300      	movs	r3, #0
 800230c:	76fb      	strb	r3, [r7, #27]
 800230e:	e021      	b.n	8002354 <adBmsWriteData+0x38c>
      {
        for (uint8_t data = 0; data < data_len; data++)
 8002310:	2300      	movs	r3, #0
 8002312:	76bb      	strb	r3, [r7, #26]
 8002314:	e017      	b.n	8002346 <adBmsWriteData+0x37e>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 8002316:	7efb      	ldrb	r3, [r7, #27]
 8002318:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800231c:	fb02 f303 	mul.w	r3, r2, r3
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	18d1      	adds	r1, r2, r3
 8002324:	7eba      	ldrb	r2, [r7, #26]
 8002326:	7efb      	ldrb	r3, [r7, #27]
 8002328:	7e78      	ldrb	r0, [r7, #25]
 800232a:	fb03 f000 	mul.w	r0, r3, r0
 800232e:	7ebb      	ldrb	r3, [r7, #26]
 8002330:	4403      	add	r3, r0
 8002332:	4618      	mov	r0, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	4403      	add	r3, r0
 8002338:	440a      	add	r2, r1
 800233a:	f892 2151 	ldrb.w	r2, [r2, #337]	@ 0x151
 800233e:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002340:	7ebb      	ldrb	r3, [r7, #26]
 8002342:	3301      	adds	r3, #1
 8002344:	76bb      	strb	r3, [r7, #26]
 8002346:	7eba      	ldrb	r2, [r7, #26]
 8002348:	7e7b      	ldrb	r3, [r7, #25]
 800234a:	429a      	cmp	r2, r3
 800234c:	d3e3      	bcc.n	8002316 <adBmsWriteData+0x34e>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800234e:	7efb      	ldrb	r3, [r7, #27]
 8002350:	3301      	adds	r3, #1
 8002352:	76fb      	strb	r3, [r7, #27]
 8002354:	7efa      	ldrb	r2, [r7, #27]
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	429a      	cmp	r2, r3
 800235a:	d3d9      	bcc.n	8002310 <adBmsWriteData+0x348>
        }
      }
      break;
 800235c:	e000      	b.n	8002360 <adBmsWriteData+0x398>
      
    default:
      break;
 800235e:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	4618      	mov	r0, r3
 8002364:	f004 fff2 	bl	800734c <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fd66 	bl	8001e40 <spiWriteData>
  free(write_buffer);
 8002374:	6978      	ldr	r0, [r7, #20]
 8002376:	f00f fa51 	bl	801181c <free>
}
 800237a:	bf00      	nop
 800237c:	3728      	adds	r7, #40	@ 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop

08002384 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	4604      	mov	r4, r0
 800238c:	4608      	mov	r0, r1
 800238e:	4611      	mov	r1, r2
 8002390:	461a      	mov	r2, r3
 8002392:	4623      	mov	r3, r4
 8002394:	71fb      	strb	r3, [r7, #7]
 8002396:	4603      	mov	r3, r0
 8002398:	71bb      	strb	r3, [r7, #6]
 800239a:	460b      	mov	r3, r1
 800239c:	717b      	strb	r3, [r7, #5]
 800239e:	4613      	mov	r3, r2
 80023a0:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	3302      	adds	r3, #2
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	733b      	strb	r3, [r7, #12]
  //cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03);
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 80023aa:	79bb      	ldrb	r3, [r7, #6]
 80023ac:	01db      	lsls	r3, r3, #7
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	797b      	ldrb	r3, [r7, #5]
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	4413      	add	r3, r2
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	793b      	ldrb	r3, [r7, #4]
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	4413      	add	r3, r2
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	3360      	adds	r3, #96	@ 0x60
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fec7 	bl	8001170 <spiSendCmd>
}
 80023e2:	bf00      	nop
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd90      	pop	{r4, r7, pc}

080023ea <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 80023f0:	2300      	movs	r3, #0
 80023f2:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 80023f4:	232d      	movs	r3, #45	@ 0x2d
 80023f6:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 80023f8:	1d3b      	adds	r3, r7, #4
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe feb8 	bl	8001170 <spiSendCmd>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 800240e:	2300      	movs	r3, #0
 8002410:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 8002412:	232f      	movs	r3, #47	@ 0x2f
 8002414:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 8002416:	1d3b      	adds	r3, r7, #4
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe fea9 	bl	8001170 <spiSendCmd>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <adBms6830_Adax>:
(
OW_AUX owaux, 							
PUP pup,
CH ch
)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b084      	sub	sp, #16
 800242a:	af00      	add	r7, sp, #0
 800242c:	4603      	mov	r3, r0
 800242e:	71fb      	strb	r3, [r7, #7]
 8002430:	460b      	mov	r3, r1
 8002432:	71bb      	strb	r3, [r7, #6]
 8002434:	4613      	mov	r3, r2
 8002436:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x04 + owaux;
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	3304      	adds	r3, #4
 800243c:	b2db      	uxtb	r3, r3
 800243e:	733b      	strb	r3, [r7, #12]
  //cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F);
  cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F) + 0x10;
 8002440:	79bb      	ldrb	r3, [r7, #6]
 8002442:	01db      	lsls	r3, r3, #7
 8002444:	b2da      	uxtb	r2, r3
 8002446:	797b      	ldrb	r3, [r7, #5]
 8002448:	091b      	lsrs	r3, r3, #4
 800244a:	b2db      	uxtb	r3, r3
 800244c:	019b      	lsls	r3, r3, #6
 800244e:	b2db      	uxtb	r3, r3
 8002450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002454:	b2db      	uxtb	r3, r3
 8002456:	4413      	add	r3, r2
 8002458:	b2da      	uxtb	r2, r3
 800245a:	797b      	ldrb	r3, [r7, #5]
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	b2db      	uxtb	r3, r3
 8002462:	4413      	add	r3, r2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	3310      	adds	r3, #16
 8002468:	b2db      	uxtb	r3, r3
 800246a:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	4618      	mov	r0, r3
 8002472:	f7fe fe7d 	bl	8001170 <spiSendCmd>
}
 8002476:	bf00      	nop
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <ConfigB_DccBits>:
 * @return uint16_t      Value suitable for the `dcc` field in Config-B.
 *
 *******************************************************************************
 */
uint16_t ConfigB_DccBits(uint16_t mask, DCC_BIT dccbit)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	4603      	mov	r3, r0
 8002486:	460a      	mov	r2, r1
 8002488:	80fb      	strh	r3, [r7, #6]
 800248a:	4613      	mov	r3, r2
 800248c:	717b      	strb	r3, [r7, #5]
    if (dccbit == DCC_BIT_SET)
 800248e:	797b      	ldrb	r3, [r7, #5]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d101      	bne.n	8002498 <ConfigB_DccBits+0x1a>
    {
        /* Enable the requested DCC bits */
        return mask;
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	e000      	b.n	800249a <ConfigB_DccBits+0x1c>
    }
    else
    {
        /* Clearing: caller should clear these bits with AND & ~mask */
        return 0;
 8002498:	2300      	movs	r3, #0
    }
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80024b8:	2300      	movs	r3, #0
 80024ba:	75bb      	strb	r3, [r7, #22]
 80024bc:	e133      	b.n	8002726 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80024be:	7dbb      	ldrb	r3, [r7, #22]
 80024c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80024c4:	fb02 f303 	mul.w	r3, r2, r3
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	4413      	add	r3, r2
 80024cc:	f203 102d 	addw	r0, r3, #301	@ 0x12d
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	2208      	movs	r2, #8
 80024d8:	4619      	mov	r1, r3
 80024da:	f010 fb7c 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80024de:	7dbb      	ldrb	r3, [r7, #22]
 80024e0:	3301      	adds	r3, #1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 80024e8:	7dbb      	ldrb	r3, [r7, #22]
 80024ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80024ee:	fb02 f303 	mul.w	r3, r2, r3
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	4413      	add	r3, r2
 80024f6:	f893 112d 	ldrb.w	r1, [r3, #301]	@ 0x12d
 80024fa:	7dbb      	ldrb	r3, [r7, #22]
 80024fc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002500:	fb02 f303 	mul.w	r3, r2, r3
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	441a      	add	r2, r3
 8002508:	460b      	mov	r3, r1
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	b2d9      	uxtb	r1, r3
 8002510:	7993      	ldrb	r3, [r2, #6]
 8002512:	f361 0343 	bfi	r3, r1, #1, #3
 8002516:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 8002518:	7dbb      	ldrb	r3, [r7, #22]
 800251a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800251e:	fb02 f303 	mul.w	r3, r2, r3
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	4413      	add	r3, r2
 8002526:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 800252a:	09db      	lsrs	r3, r3, #7
 800252c:	b2d9      	uxtb	r1, r3
 800252e:	7dbb      	ldrb	r3, [r7, #22]
 8002530:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002534:	fb02 f303 	mul.w	r3, r2, r3
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	441a      	add	r2, r3
 800253c:	460b      	mov	r3, r1
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	b2d9      	uxtb	r1, r3
 8002544:	7993      	ldrb	r3, [r2, #6]
 8002546:	f361 0300 	bfi	r3, r1, #0, #1
 800254a:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 800254c:	7dbb      	ldrb	r3, [r7, #22]
 800254e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	441a      	add	r2, r3
 800255a:	7dbb      	ldrb	r3, [r7, #22]
 800255c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002560:	fb01 f303 	mul.w	r3, r1, r3
 8002564:	68b9      	ldr	r1, [r7, #8]
 8002566:	440b      	add	r3, r1
 8002568:	f892 212e 	ldrb.w	r2, [r2, #302]	@ 0x12e
 800256c:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 800256e:	7dbb      	ldrb	r3, [r7, #22]
 8002570:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002574:	fb02 f303 	mul.w	r3, r2, r3
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	4413      	add	r3, r2
 800257c:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8002580:	09db      	lsrs	r3, r3, #7
 8002582:	b2d9      	uxtb	r1, r3
 8002584:	7dbb      	ldrb	r3, [r7, #22]
 8002586:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	441a      	add	r2, r3
 8002592:	460b      	mov	r3, r1
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	b2d9      	uxtb	r1, r3
 800259a:	7a13      	ldrb	r3, [r2, #8]
 800259c:	f361 0300 	bfi	r3, r1, #0, #1
 80025a0:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 80025a2:	7dbb      	ldrb	r3, [r7, #22]
 80025a4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025a8:	fb02 f303 	mul.w	r3, r2, r3
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	4413      	add	r3, r2
 80025b0:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80025b4:	1199      	asrs	r1, r3, #6
 80025b6:	7dbb      	ldrb	r3, [r7, #22]
 80025b8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025bc:	fb02 f303 	mul.w	r3, r2, r3
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	441a      	add	r2, r3
 80025c4:	460b      	mov	r3, r1
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	b2d9      	uxtb	r1, r3
 80025cc:	7a13      	ldrb	r3, [r2, #8]
 80025ce:	f361 0341 	bfi	r3, r1, #1, #1
 80025d2:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 80025d4:	7dbb      	ldrb	r3, [r7, #22]
 80025d6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	4413      	add	r3, r2
 80025e2:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80025e6:	10d9      	asrs	r1, r3, #3
 80025e8:	7dbb      	ldrb	r3, [r7, #22]
 80025ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	441a      	add	r2, r3
 80025f6:	460b      	mov	r3, r1
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	b2d9      	uxtb	r1, r3
 80025fe:	7a13      	ldrb	r3, [r2, #8]
 8002600:	f361 0384 	bfi	r3, r1, #2, #3
 8002604:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002606:	7dbb      	ldrb	r3, [r7, #22]
 8002608:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800260c:	fb02 f303 	mul.w	r3, r2, r3
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	4413      	add	r3, r2
 8002614:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002618:	b21a      	sxth	r2, r3
 800261a:	7dbb      	ldrb	r3, [r7, #22]
 800261c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002620:	fb01 f303 	mul.w	r3, r1, r3
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	440b      	add	r3, r1
 8002628:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800262c:	b21b      	sxth	r3, r3
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	b21b      	sxth	r3, r3
 8002632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002636:	b21b      	sxth	r3, r3
 8002638:	4313      	orrs	r3, r2
 800263a:	b219      	sxth	r1, r3
 800263c:	7dbb      	ldrb	r3, [r7, #22]
 800263e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002642:	fb02 f303 	mul.w	r3, r2, r3
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	441a      	add	r2, r3
 800264a:	460b      	mov	r3, r1
 800264c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002650:	b299      	uxth	r1, r3
 8002652:	8913      	ldrh	r3, [r2, #8]
 8002654:	f361 134e 	bfi	r3, r1, #5, #10
 8002658:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 800265a:	7dbb      	ldrb	r3, [r7, #22]
 800265c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002660:	fb02 f303 	mul.w	r3, r2, r3
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	4413      	add	r3, r2
 8002668:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800266c:	1159      	asrs	r1, r3, #5
 800266e:	7dbb      	ldrb	r3, [r7, #22]
 8002670:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002674:	fb02 f303 	mul.w	r3, r2, r3
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	441a      	add	r2, r3
 800267c:	460b      	mov	r3, r1
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	b2d9      	uxtb	r1, r3
 8002684:	7a53      	ldrb	r3, [r2, #9]
 8002686:	f361 13c7 	bfi	r3, r1, #7, #1
 800268a:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 800268c:	7dbb      	ldrb	r3, [r7, #22]
 800268e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002692:	fb02 f303 	mul.w	r3, r2, r3
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	4413      	add	r3, r2
 800269a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800269e:	1119      	asrs	r1, r3, #4
 80026a0:	7dbb      	ldrb	r3, [r7, #22]
 80026a2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026a6:	fb02 f303 	mul.w	r3, r2, r3
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	441a      	add	r2, r3
 80026ae:	460b      	mov	r3, r1
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	b2d9      	uxtb	r1, r3
 80026b6:	7a93      	ldrb	r3, [r2, #10]
 80026b8:	f361 0300 	bfi	r3, r1, #0, #1
 80026bc:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 80026be:	7dbb      	ldrb	r3, [r7, #22]
 80026c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026c4:	fb02 f303 	mul.w	r3, r2, r3
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	4413      	add	r3, r2
 80026cc:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80026d0:	10d9      	asrs	r1, r3, #3
 80026d2:	7dbb      	ldrb	r3, [r7, #22]
 80026d4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026d8:	fb02 f303 	mul.w	r3, r2, r3
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	441a      	add	r2, r3
 80026e0:	460b      	mov	r3, r1
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	b2d9      	uxtb	r1, r3
 80026e8:	7a93      	ldrb	r3, [r2, #10]
 80026ea:	f361 0341 	bfi	r3, r1, #1, #1
 80026ee:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 80026f0:	7dbb      	ldrb	r3, [r7, #22]
 80026f2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026f6:	fb02 f303 	mul.w	r3, r2, r3
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	4413      	add	r3, r2
 80026fe:	f893 1132 	ldrb.w	r1, [r3, #306]	@ 0x132
 8002702:	7dbb      	ldrb	r3, [r7, #22]
 8002704:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002708:	fb02 f303 	mul.w	r3, r2, r3
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	441a      	add	r2, r3
 8002710:	460b      	mov	r3, r1
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	b2d9      	uxtb	r1, r3
 8002718:	7a93      	ldrb	r3, [r2, #10]
 800271a:	f361 0384 	bfi	r3, r1, #2, #3
 800271e:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002720:	7dbb      	ldrb	r3, [r7, #22]
 8002722:	3301      	adds	r3, #1
 8002724:	75bb      	strb	r3, [r7, #22]
 8002726:	7dba      	ldrb	r2, [r7, #22]
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	429a      	cmp	r2, r3
 800272c:	f4ff aec7 	bcc.w	80024be <adBms6830ParseConfiga+0x18>
  }
}
 8002730:	bf00      	nop
 8002732:	bf00      	nop
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b086      	sub	sp, #24
 800273e:	af00      	add	r7, sp, #0
 8002740:	4603      	mov	r3, r0
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
 8002746:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800274c:	2300      	movs	r3, #0
 800274e:	75bb      	strb	r3, [r7, #22]
 8002750:	e0c8      	b.n	80028e4 <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8002752:	7dbb      	ldrb	r3, [r7, #22]
 8002754:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002758:	fb02 f303 	mul.w	r3, r2, r3
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	4413      	add	r3, r2
 8002760:	f203 103b 	addw	r0, r3, #315	@ 0x13b
 8002764:	7dfb      	ldrb	r3, [r7, #23]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	2208      	movs	r2, #8
 800276c:	4619      	mov	r1, r3
 800276e:	f010 fa32 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8002772:	7dbb      	ldrb	r3, [r7, #22]
 8002774:	3301      	adds	r3, #1
 8002776:	b2db      	uxtb	r3, r3
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 800277c:	7dbb      	ldrb	r3, [r7, #22]
 800277e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002782:	fb02 f303 	mul.w	r3, r2, r3
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	4413      	add	r3, r2
 800278a:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800278e:	b21a      	sxth	r2, r3
 8002790:	7dbb      	ldrb	r3, [r7, #22]
 8002792:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002796:	fb01 f303 	mul.w	r3, r1, r3
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	440b      	add	r3, r1
 800279e:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80027a2:	b21b      	sxth	r3, r3
 80027a4:	021b      	lsls	r3, r3, #8
 80027a6:	b21b      	sxth	r3, r3
 80027a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80027ac:	b21b      	sxth	r3, r3
 80027ae:	4313      	orrs	r3, r2
 80027b0:	b219      	sxth	r1, r3
 80027b2:	7dbb      	ldrb	r3, [r7, #22]
 80027b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80027b8:	fb02 f303 	mul.w	r3, r2, r3
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	4413      	add	r3, r2
 80027c0:	b28a      	uxth	r2, r1
 80027c2:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 80027c4:	7dbb      	ldrb	r3, [r7, #22]
 80027c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	4413      	add	r3, r2
 80027d2:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	b29a      	uxth	r2, r3
 80027da:	7dbb      	ldrb	r3, [r7, #22]
 80027dc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80027e0:	fb01 f303 	mul.w	r3, r1, r3
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	440b      	add	r3, r1
 80027e8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	4618      	mov	r0, r3
 80027f2:	7dbb      	ldrb	r3, [r7, #22]
 80027f4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	440b      	add	r3, r1
 8002800:	4402      	add	r2, r0
 8002802:	b292      	uxth	r2, r2
 8002804:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002806:	7dbb      	ldrb	r3, [r7, #22]
 8002808:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800280c:	fb02 f303 	mul.w	r3, r2, r3
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	4413      	add	r3, r2
 8002814:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 8002818:	09db      	lsrs	r3, r3, #7
 800281a:	b2d9      	uxtb	r1, r3
 800281c:	7dbb      	ldrb	r3, [r7, #22]
 800281e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002822:	fb02 f303 	mul.w	r3, r2, r3
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	441a      	add	r2, r3
 800282a:	460b      	mov	r3, r1
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	b2d9      	uxtb	r1, r3
 8002832:	7e13      	ldrb	r3, [r2, #24]
 8002834:	f361 0300 	bfi	r3, r1, #0, #1
 8002838:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 800283a:	7dbb      	ldrb	r3, [r7, #22]
 800283c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002840:	fb02 f303 	mul.w	r3, r2, r3
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	4413      	add	r3, r2
 8002848:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800284c:	1199      	asrs	r1, r3, #6
 800284e:	7dbb      	ldrb	r3, [r7, #22]
 8002850:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002854:	fb02 f303 	mul.w	r3, r2, r3
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	441a      	add	r2, r3
 800285c:	460b      	mov	r3, r1
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	b2d9      	uxtb	r1, r3
 8002864:	7e13      	ldrb	r3, [r2, #24]
 8002866:	f361 0341 	bfi	r3, r1, #1, #1
 800286a:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 800286c:	7dbb      	ldrb	r3, [r7, #22]
 800286e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	4413      	add	r3, r2
 800287a:	f893 113e 	ldrb.w	r1, [r3, #318]	@ 0x13e
 800287e:	7dbb      	ldrb	r3, [r7, #22]
 8002880:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002884:	fb02 f303 	mul.w	r3, r2, r3
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	441a      	add	r2, r3
 800288c:	460b      	mov	r3, r1
 800288e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002892:	b2d9      	uxtb	r1, r3
 8002894:	7e13      	ldrb	r3, [r2, #24]
 8002896:	f361 0387 	bfi	r3, r1, #2, #6
 800289a:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 800289c:	7dbb      	ldrb	r3, [r7, #22]
 800289e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80028a2:	fb02 f303 	mul.w	r3, r2, r3
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	4413      	add	r3, r2
 80028aa:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 80028ae:	b21a      	sxth	r2, r3
 80028b0:	7dbb      	ldrb	r3, [r7, #22]
 80028b2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80028b6:	fb01 f303 	mul.w	r3, r1, r3
 80028ba:	68b9      	ldr	r1, [r7, #8]
 80028bc:	440b      	add	r3, r1
 80028be:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 80028c2:	b21b      	sxth	r3, r3
 80028c4:	021b      	lsls	r3, r3, #8
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	b219      	sxth	r1, r3
 80028cc:	7dbb      	ldrb	r3, [r7, #22]
 80028ce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80028d2:	fb02 f303 	mul.w	r3, r2, r3
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	4413      	add	r3, r2
 80028da:	b28a      	uxth	r2, r1
 80028dc:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80028de:	7dbb      	ldrb	r3, [r7, #22]
 80028e0:	3301      	adds	r3, #1
 80028e2:	75bb      	strb	r3, [r7, #22]
 80028e4:	7dba      	ldrb	r2, [r7, #22]
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f4ff af32 	bcc.w	8002752 <adBms6830ParseConfigb+0x18>
  }
}
 80028ee:	bf00      	nop
 80028f0:	bf00      	nop
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <adBms6830ParseConfigc>:

void adBms6830ParseConfigc(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
 8002904:	73fb      	strb	r3, [r7, #15]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002906:	2300      	movs	r3, #0
 8002908:	75fb      	strb	r3, [r7, #23]
 800290a:	e050      	b.n	80029ae <adBms6830ParseConfigc+0xb6>
  {
    /* Byte 0 and 1: Cell Enable Mask (1 bit per cell, 16 cells) */
    ic[curr_ic].configc.tx_data[0] = (ic[curr_ic].tx_cfgc.cell_en & 0x00FF);
 800290c:	7dfb      	ldrb	r3, [r7, #23]
 800290e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	4413      	add	r3, r2
 800291a:	8b99      	ldrh	r1, [r3, #28]
 800291c:	7dfb      	ldrb	r3, [r7, #23]
 800291e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002922:	fb02 f303 	mul.w	r3, r2, r3
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	4413      	add	r3, r2
 800292a:	b2ca      	uxtb	r2, r1
 800292c:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
    ic[curr_ic].configc.tx_data[1] = ((ic[curr_ic].tx_cfgc.cell_en & 0xFF00) >> 8);
 8002930:	7dfb      	ldrb	r3, [r7, #23]
 8002932:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	4413      	add	r3, r2
 800293e:	8b9b      	ldrh	r3, [r3, #28]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	b299      	uxth	r1, r3
 8002944:	7dfb      	ldrb	r3, [r7, #23]
 8002946:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800294a:	fb02 f303 	mul.w	r3, r2, r3
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	4413      	add	r3, r2
 8002952:	b2ca      	uxtb	r2, r1
 8002954:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144

    /* Bytes 2-5: Reserved / Other features (Set to 0) */
    ic[curr_ic].configc.tx_data[2] = 0x00;
 8002958:	7dfb      	ldrb	r3, [r7, #23]
 800295a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800295e:	fb02 f303 	mul.w	r3, r2, r3
 8002962:	68ba      	ldr	r2, [r7, #8]
 8002964:	4413      	add	r3, r2
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    ic[curr_ic].configc.tx_data[3] = 0x00;
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002972:	fb02 f303 	mul.w	r3, r2, r3
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	4413      	add	r3, r2
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    ic[curr_ic].configc.tx_data[4] = 0x00;
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002986:	fb02 f303 	mul.w	r3, r2, r3
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	4413      	add	r3, r2
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    ic[curr_ic].configc.tx_data[5] = 0x00;
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800299a:	fb02 f303 	mul.w	r3, r2, r3
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	4413      	add	r3, r2
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80029a8:	7dfb      	ldrb	r3, [r7, #23]
 80029aa:	3301      	adds	r3, #1
 80029ac:	75fb      	strb	r3, [r7, #23]
 80029ae:	7dfa      	ldrb	r2, [r7, #23]
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d3aa      	bcc.n	800290c <adBms6830ParseConfigc+0x14>
  }
}
 80029b6:	bf00      	nop
 80029b8:	bf00      	nop
 80029ba:	371c      	adds	r7, #28
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	607b      	str	r3, [r7, #4]
 80029ce:	4603      	mov	r3, r0
 80029d0:	73fb      	strb	r3, [r7, #15]
 80029d2:	4613      	mov	r3, r2
 80029d4:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 80029d6:	7bbb      	ldrb	r3, [r7, #14]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d014      	beq.n	8002a06 <adBms6830ParseConfig+0x42>
 80029dc:	2b03      	cmp	r3, #3
 80029de:	dc19      	bgt.n	8002a14 <adBms6830ParseConfig+0x50>
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d002      	beq.n	80029ea <adBms6830ParseConfig+0x26>
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d007      	beq.n	80029f8 <adBms6830ParseConfig+0x34>
  case C:
	adBms6830ParseConfigc(tIC, &ic[0], &data[0]);
	break;

  default:
    break;
 80029e8:	e014      	b.n	8002a14 <adBms6830ParseConfig+0x50>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fd58 	bl	80024a6 <adBms6830ParseConfiga>
    break;
 80029f6:	e00e      	b.n	8002a16 <adBms6830ParseConfig+0x52>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	68b9      	ldr	r1, [r7, #8]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fe9b 	bl	800273a <adBms6830ParseConfigb>
    break;
 8002a04:	e007      	b.n	8002a16 <adBms6830ParseConfig+0x52>
	adBms6830ParseConfigc(tIC, &ic[0], &data[0]);
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	68b9      	ldr	r1, [r7, #8]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff73 	bl	80028f8 <adBms6830ParseConfigc>
	break;
 8002a12:	e000      	b.n	8002a16 <adBms6830ParseConfig+0x52>
    break;
 8002a14:	bf00      	nop
  }
}
 8002a16:	bf00      	nop
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	73fb      	strb	r3, [r7, #15]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 8002a36:	7bbb      	ldrb	r3, [r7, #14]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d102      	bne.n	8002a42 <adBms6830ParseCell+0x22>
 8002a3c:	2322      	movs	r3, #34	@ 0x22
 8002a3e:	75fb      	strb	r3, [r7, #23]
 8002a40:	e001      	b.n	8002a46 <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 8002a42:	2308      	movs	r3, #8
 8002a44:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f00e feb0 	bl	80117b0 <calloc>
 8002a50:	4603      	mov	r3, r0
 8002a52:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d105      	bne.n	8002a66 <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 8002a5a:	488e      	ldr	r0, [pc, #568]	@ (8002c94 <adBms6830ParseCell+0x274>)
 8002a5c:	f00f ff2a 	bl	80128b4 <puts>
    #endif
    exit(0);
 8002a60:	2000      	movs	r0, #0
 8002a62:	f00e fec1 	bl	80117e8 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002a66:	2300      	movs	r3, #0
 8002a68:	757b      	strb	r3, [r7, #21]
 8002a6a:	e2b1      	b.n	8002fd0 <adBms6830ParseCell+0x5b0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 8002a6c:	7dbb      	ldrb	r3, [r7, #22]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	4413      	add	r3, r2
 8002a72:	7dfa      	ldrb	r2, [r7, #23]
 8002a74:	4619      	mov	r1, r3
 8002a76:	6938      	ldr	r0, [r7, #16]
 8002a78:	f010 f8ad 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002a7c:	7d7b      	ldrb	r3, [r7, #21]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	7dfa      	ldrb	r2, [r7, #23]
 8002a84:	fb12 f303 	smulbb	r3, r2, r3
 8002a88:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002a8a:	7bbb      	ldrb	r3, [r7, #14]
 8002a8c:	2b06      	cmp	r3, #6
 8002a8e:	f200 829b 	bhi.w	8002fc8 <adBms6830ParseCell+0x5a8>
 8002a92:	a201      	add	r2, pc, #4	@ (adr r2, 8002a98 <adBms6830ParseCell+0x78>)
 8002a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a98:	08002d41 	.word	0x08002d41
 8002a9c:	08002ab5 	.word	0x08002ab5
 8002aa0:	08002b2d 	.word	0x08002b2d
 8002aa4:	08002ba5 	.word	0x08002ba5
 8002aa8:	08002c1d 	.word	0x08002c1d
 8002aac:	08002c99 	.word	0x08002c99
 8002ab0:	08002d17 	.word	0x08002d17
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	3301      	adds	r3, #1
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	021b      	lsls	r3, r3, #8
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	b299      	uxth	r1, r3
 8002ac8:	7d7b      	ldrb	r3, [r7, #21]
 8002aca:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002ace:	fb02 f303 	mul.w	r3, r2, r3
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	b20a      	sxth	r2, r1
 8002ad8:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	3302      	adds	r3, #2
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	3303      	adds	r3, #3
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	021b      	lsls	r3, r3, #8
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	b299      	uxth	r1, r3
 8002af0:	7d7b      	ldrb	r3, [r7, #21]
 8002af2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002af6:	fb02 f303 	mul.w	r3, r2, r3
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4413      	add	r3, r2
 8002afe:	b20a      	sxth	r2, r1
 8002b00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	3304      	adds	r3, #4
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	3305      	adds	r3, #5
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	021b      	lsls	r3, r3, #8
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	b299      	uxth	r1, r3
 8002b18:	7d7b      	ldrb	r3, [r7, #21]
 8002b1a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b1e:	fb02 f303 	mul.w	r3, r2, r3
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	4413      	add	r3, r2
 8002b26:	b20a      	sxth	r2, r1
 8002b28:	859a      	strh	r2, [r3, #44]	@ 0x2c
      break;
 8002b2a:	e24e      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	3301      	adds	r3, #1
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	021b      	lsls	r3, r3, #8
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b299      	uxth	r1, r3
 8002b40:	7d7b      	ldrb	r3, [r7, #21]
 8002b42:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	b20a      	sxth	r2, r1
 8002b50:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	3302      	adds	r3, #2
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	3303      	adds	r3, #3
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	021b      	lsls	r3, r3, #8
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	4413      	add	r3, r2
 8002b66:	b299      	uxth	r1, r3
 8002b68:	7d7b      	ldrb	r3, [r7, #21]
 8002b6a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b6e:	fb02 f303 	mul.w	r3, r2, r3
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	4413      	add	r3, r2
 8002b76:	b20a      	sxth	r2, r1
 8002b78:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	461a      	mov	r2, r3
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	3305      	adds	r3, #5
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	021b      	lsls	r3, r3, #8
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	b299      	uxth	r1, r3
 8002b90:	7d7b      	ldrb	r3, [r7, #21]
 8002b92:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b96:	fb02 f303 	mul.w	r3, r2, r3
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	b20a      	sxth	r2, r1
 8002ba0:	865a      	strh	r2, [r3, #50]	@ 0x32
      break;
 8002ba2:	e212      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	3301      	adds	r3, #1
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	b299      	uxth	r1, r3
 8002bb8:	7d7b      	ldrb	r3, [r7, #21]
 8002bba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002bbe:	fb02 f303 	mul.w	r3, r2, r3
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	b20a      	sxth	r2, r1
 8002bc8:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	3302      	adds	r3, #2
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	3303      	adds	r3, #3
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	021b      	lsls	r3, r3, #8
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	b299      	uxth	r1, r3
 8002be0:	7d7b      	ldrb	r3, [r7, #21]
 8002be2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002be6:	fb02 f303 	mul.w	r3, r2, r3
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	4413      	add	r3, r2
 8002bee:	b20a      	sxth	r2, r1
 8002bf0:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	3305      	adds	r3, #5
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	021b      	lsls	r3, r3, #8
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	4413      	add	r3, r2
 8002c06:	b299      	uxth	r1, r3
 8002c08:	7d7b      	ldrb	r3, [r7, #21]
 8002c0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	4413      	add	r3, r2
 8002c16:	b20a      	sxth	r2, r1
 8002c18:	871a      	strh	r2, [r3, #56]	@ 0x38
      break;
 8002c1a:	e1d6      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	3301      	adds	r3, #1
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b299      	uxth	r1, r3
 8002c30:	7d7b      	ldrb	r3, [r7, #21]
 8002c32:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	b20a      	sxth	r2, r1
 8002c40:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	3302      	adds	r3, #2
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	3303      	adds	r3, #3
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b299      	uxth	r1, r3
 8002c58:	7d7b      	ldrb	r3, [r7, #21]
 8002c5a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	4413      	add	r3, r2
 8002c66:	b20a      	sxth	r2, r1
 8002c68:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	3305      	adds	r3, #5
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	021b      	lsls	r3, r3, #8
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	b299      	uxth	r1, r3
 8002c80:	7d7b      	ldrb	r3, [r7, #21]
 8002c82:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c86:	fb02 f303 	mul.w	r3, r2, r3
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	b20a      	sxth	r2, r1
 8002c90:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002c92:	e19a      	b.n	8002fca <adBms6830ParseCell+0x5aa>
 8002c94:	080160f8 	.word	0x080160f8

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	021b      	lsls	r3, r3, #8
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	4413      	add	r3, r2
 8002caa:	b299      	uxth	r1, r3
 8002cac:	7d7b      	ldrb	r3, [r7, #21]
 8002cae:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002cb2:	fb02 f303 	mul.w	r3, r2, r3
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	4413      	add	r3, r2
 8002cba:	b20a      	sxth	r2, r1
 8002cbc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	3303      	adds	r3, #3
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	b299      	uxth	r1, r3
 8002cd6:	7d7b      	ldrb	r3, [r7, #21]
 8002cd8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002cdc:	fb02 f303 	mul.w	r3, r2, r3
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	b20a      	sxth	r2, r1
 8002ce6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	3304      	adds	r3, #4
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	3305      	adds	r3, #5
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	b299      	uxth	r1, r3
 8002d00:	7d7b      	ldrb	r3, [r7, #21]
 8002d02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d06:	fb02 f303 	mul.w	r3, r2, r3
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	b20a      	sxth	r2, r1
 8002d10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 8002d14:	e159      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	b299      	uxth	r1, r3
 8002d2a:	7d7b      	ldrb	r3, [r7, #21]
 8002d2c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d30:	fb02 f303 	mul.w	r3, r2, r3
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	4413      	add	r3, r2
 8002d38:	b20a      	sxth	r2, r1
 8002d3a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      break;
 8002d3e:	e144      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	4413      	add	r3, r2
 8002d52:	b299      	uxth	r1, r3
 8002d54:	7d7b      	ldrb	r3, [r7, #21]
 8002d56:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	4413      	add	r3, r2
 8002d62:	b20a      	sxth	r2, r1
 8002d64:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	3302      	adds	r3, #2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	3303      	adds	r3, #3
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	021b      	lsls	r3, r3, #8
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	4413      	add	r3, r2
 8002d7a:	b299      	uxth	r1, r3
 8002d7c:	7d7b      	ldrb	r3, [r7, #21]
 8002d7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d82:	fb02 f303 	mul.w	r3, r2, r3
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	4413      	add	r3, r2
 8002d8a:	b20a      	sxth	r2, r1
 8002d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	3304      	adds	r3, #4
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	3305      	adds	r3, #5
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	4413      	add	r3, r2
 8002da2:	b299      	uxth	r1, r3
 8002da4:	7d7b      	ldrb	r3, [r7, #21]
 8002da6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002daa:	fb02 f303 	mul.w	r3, r2, r3
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	4413      	add	r3, r2
 8002db2:	b20a      	sxth	r2, r1
 8002db4:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	3306      	adds	r3, #6
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	3307      	adds	r3, #7
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	4413      	add	r3, r2
 8002dca:	b299      	uxth	r1, r3
 8002dcc:	7d7b      	ldrb	r3, [r7, #21]
 8002dce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	4413      	add	r3, r2
 8002dda:	b20a      	sxth	r2, r1
 8002ddc:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	3308      	adds	r3, #8
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	461a      	mov	r2, r3
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	3309      	adds	r3, #9
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	021b      	lsls	r3, r3, #8
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	4413      	add	r3, r2
 8002df2:	b299      	uxth	r1, r3
 8002df4:	7d7b      	ldrb	r3, [r7, #21]
 8002df6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002dfa:	fb02 f303 	mul.w	r3, r2, r3
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	4413      	add	r3, r2
 8002e02:	b20a      	sxth	r2, r1
 8002e04:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	330a      	adds	r3, #10
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	330b      	adds	r3, #11
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	021b      	lsls	r3, r3, #8
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	b299      	uxth	r1, r3
 8002e1c:	7d7b      	ldrb	r3, [r7, #21]
 8002e1e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e22:	fb02 f303 	mul.w	r3, r2, r3
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	4413      	add	r3, r2
 8002e2a:	b20a      	sxth	r2, r1
 8002e2c:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	330c      	adds	r3, #12
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	330d      	adds	r3, #13
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4413      	add	r3, r2
 8002e42:	b299      	uxth	r1, r3
 8002e44:	7d7b      	ldrb	r3, [r7, #21]
 8002e46:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	4413      	add	r3, r2
 8002e52:	b20a      	sxth	r2, r1
 8002e54:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	330e      	adds	r3, #14
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	330f      	adds	r3, #15
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	021b      	lsls	r3, r3, #8
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	7d7b      	ldrb	r3, [r7, #21]
 8002e6e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	4413      	add	r3, r2
 8002e7a:	b20a      	sxth	r2, r1
 8002e7c:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	3310      	adds	r3, #16
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	3311      	adds	r3, #17
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	021b      	lsls	r3, r3, #8
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	4413      	add	r3, r2
 8002e92:	b299      	uxth	r1, r3
 8002e94:	7d7b      	ldrb	r3, [r7, #21]
 8002e96:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	b20a      	sxth	r2, r1
 8002ea4:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	3312      	adds	r3, #18
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	461a      	mov	r2, r3
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	3313      	adds	r3, #19
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	4413      	add	r3, r2
 8002eba:	b299      	uxth	r1, r3
 8002ebc:	7d7b      	ldrb	r3, [r7, #21]
 8002ebe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002ec2:	fb02 f303 	mul.w	r3, r2, r3
 8002ec6:	68ba      	ldr	r2, [r7, #8]
 8002ec8:	4413      	add	r3, r2
 8002eca:	b20a      	sxth	r2, r1
 8002ecc:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	3314      	adds	r3, #20
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	3315      	adds	r3, #21
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	021b      	lsls	r3, r3, #8
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b299      	uxth	r1, r3
 8002ee4:	7d7b      	ldrb	r3, [r7, #21]
 8002ee6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002eea:	fb02 f303 	mul.w	r3, r2, r3
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	b20a      	sxth	r2, r1
 8002ef4:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	3316      	adds	r3, #22
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	3317      	adds	r3, #23
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	021b      	lsls	r3, r3, #8
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	4413      	add	r3, r2
 8002f0a:	b299      	uxth	r1, r3
 8002f0c:	7d7b      	ldrb	r3, [r7, #21]
 8002f0e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	4413      	add	r3, r2
 8002f1a:	b20a      	sxth	r2, r1
 8002f1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	3318      	adds	r3, #24
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	3319      	adds	r3, #25
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	021b      	lsls	r3, r3, #8
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	4413      	add	r3, r2
 8002f32:	b299      	uxth	r1, r3
 8002f34:	7d7b      	ldrb	r3, [r7, #21]
 8002f36:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	4413      	add	r3, r2
 8002f42:	b20a      	sxth	r2, r1
 8002f44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	331a      	adds	r3, #26
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	331b      	adds	r3, #27
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	b299      	uxth	r1, r3
 8002f5e:	7d7b      	ldrb	r3, [r7, #21]
 8002f60:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f64:	fb02 f303 	mul.w	r3, r2, r3
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	b20a      	sxth	r2, r1
 8002f6e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	331c      	adds	r3, #28
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	331d      	adds	r3, #29
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	021b      	lsls	r3, r3, #8
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	4413      	add	r3, r2
 8002f86:	b299      	uxth	r1, r3
 8002f88:	7d7b      	ldrb	r3, [r7, #21]
 8002f8a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f8e:	fb02 f303 	mul.w	r3, r2, r3
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	4413      	add	r3, r2
 8002f96:	b20a      	sxth	r2, r1
 8002f98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	331e      	adds	r3, #30
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	331f      	adds	r3, #31
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	021b      	lsls	r3, r3, #8
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	4413      	add	r3, r2
 8002fb0:	b299      	uxth	r1, r3
 8002fb2:	7d7b      	ldrb	r3, [r7, #21]
 8002fb4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002fb8:	fb02 f303 	mul.w	r3, r2, r3
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	b20a      	sxth	r2, r1
 8002fc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      break;
 8002fc6:	e000      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    default:
      break;
 8002fc8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002fca:	7d7b      	ldrb	r3, [r7, #21]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	757b      	strb	r3, [r7, #21]
 8002fd0:	7d7a      	ldrb	r2, [r7, #21]
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	f4ff ad49 	bcc.w	8002a6c <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002fda:	6938      	ldr	r0, [r7, #16]
 8002fdc:	f00e fc1e 	bl	801181c <free>
}
 8002fe0:	bf00      	nop
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607b      	str	r3, [r7, #4]
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	73fb      	strb	r3, [r7, #15]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002ffe:	7bbb      	ldrb	r3, [r7, #14]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <adBms6830ParseAverageCell+0x22>
 8003004:	2322      	movs	r3, #34	@ 0x22
 8003006:	75fb      	strb	r3, [r7, #23]
 8003008:	e001      	b.n	800300e <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 800300a:	2308      	movs	r3, #8
 800300c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800300e:	7dfb      	ldrb	r3, [r7, #23]
 8003010:	2101      	movs	r1, #1
 8003012:	4618      	mov	r0, r3
 8003014:	f00e fbcc 	bl	80117b0 <calloc>
 8003018:	4603      	mov	r3, r0
 800301a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d105      	bne.n	800302e <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8003022:	4894      	ldr	r0, [pc, #592]	@ (8003274 <adBms6830ParseAverageCell+0x28c>)
 8003024:	f00f fc46 	bl	80128b4 <puts>
    #endif
    exit(0);
 8003028:	2000      	movs	r0, #0
 800302a:	f00e fbdd 	bl	80117e8 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800302e:	2300      	movs	r3, #0
 8003030:	757b      	strb	r3, [r7, #21]
 8003032:	e2c9      	b.n	80035c8 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8003034:	7dbb      	ldrb	r3, [r7, #22]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	7dfa      	ldrb	r2, [r7, #23]
 800303c:	4619      	mov	r1, r3
 800303e:	6938      	ldr	r0, [r7, #16]
 8003040:	f00f fdc9 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003044:	7d7b      	ldrb	r3, [r7, #21]
 8003046:	3301      	adds	r3, #1
 8003048:	b2db      	uxtb	r3, r3
 800304a:	7dfa      	ldrb	r2, [r7, #23]
 800304c:	fb12 f303 	smulbb	r3, r2, r3
 8003050:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003052:	7bbb      	ldrb	r3, [r7, #14]
 8003054:	2b06      	cmp	r3, #6
 8003056:	f200 82b3 	bhi.w	80035c0 <adBms6830ParseAverageCell+0x5d8>
 800305a:	a201      	add	r2, pc, #4	@ (adr r2, 8003060 <adBms6830ParseAverageCell+0x78>)
 800305c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003060:	08003321 	.word	0x08003321
 8003064:	0800307d 	.word	0x0800307d
 8003068:	080030fb 	.word	0x080030fb
 800306c:	08003179 	.word	0x08003179
 8003070:	080031f7 	.word	0x080031f7
 8003074:	08003279 	.word	0x08003279
 8003078:	080032f7 	.word	0x080032f7
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	461a      	mov	r2, r3
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	3301      	adds	r3, #1
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	021b      	lsls	r3, r3, #8
 800308a:	b29b      	uxth	r3, r3
 800308c:	4413      	add	r3, r2
 800308e:	b299      	uxth	r1, r3
 8003090:	7d7b      	ldrb	r3, [r7, #21]
 8003092:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003096:	fb02 f303 	mul.w	r3, r2, r3
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	4413      	add	r3, r2
 800309e:	b20a      	sxth	r2, r1
 80030a0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	3302      	adds	r3, #2
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	3303      	adds	r3, #3
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	021b      	lsls	r3, r3, #8
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	4413      	add	r3, r2
 80030b8:	b299      	uxth	r1, r3
 80030ba:	7d7b      	ldrb	r3, [r7, #21]
 80030bc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80030c0:	fb02 f303 	mul.w	r3, r2, r3
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	4413      	add	r3, r2
 80030c8:	b20a      	sxth	r2, r1
 80030ca:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	3304      	adds	r3, #4
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	461a      	mov	r2, r3
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	3305      	adds	r3, #5
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	b29b      	uxth	r3, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	b299      	uxth	r1, r3
 80030e4:	7d7b      	ldrb	r3, [r7, #21]
 80030e6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	4413      	add	r3, r2
 80030f2:	b20a      	sxth	r2, r1
 80030f4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      break;
 80030f8:	e263      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	3301      	adds	r3, #1
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	021b      	lsls	r3, r3, #8
 8003108:	b29b      	uxth	r3, r3
 800310a:	4413      	add	r3, r2
 800310c:	b299      	uxth	r1, r3
 800310e:	7d7b      	ldrb	r3, [r7, #21]
 8003110:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003114:	fb02 f303 	mul.w	r3, r2, r3
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	4413      	add	r3, r2
 800311c:	b20a      	sxth	r2, r1
 800311e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	3302      	adds	r3, #2
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	3303      	adds	r3, #3
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	021b      	lsls	r3, r3, #8
 8003132:	b29b      	uxth	r3, r3
 8003134:	4413      	add	r3, r2
 8003136:	b299      	uxth	r1, r3
 8003138:	7d7b      	ldrb	r3, [r7, #21]
 800313a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800313e:	fb02 f303 	mul.w	r3, r2, r3
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	4413      	add	r3, r2
 8003146:	b20a      	sxth	r2, r1
 8003148:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	3304      	adds	r3, #4
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	461a      	mov	r2, r3
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	3305      	adds	r3, #5
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	021b      	lsls	r3, r3, #8
 800315c:	b29b      	uxth	r3, r3
 800315e:	4413      	add	r3, r2
 8003160:	b299      	uxth	r1, r3
 8003162:	7d7b      	ldrb	r3, [r7, #21]
 8003164:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003168:	fb02 f303 	mul.w	r3, r2, r3
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	4413      	add	r3, r2
 8003170:	b20a      	sxth	r2, r1
 8003172:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      break;
 8003176:	e224      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	461a      	mov	r2, r3
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	3301      	adds	r3, #1
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	b29b      	uxth	r3, r3
 8003188:	4413      	add	r3, r2
 800318a:	b299      	uxth	r1, r3
 800318c:	7d7b      	ldrb	r3, [r7, #21]
 800318e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003192:	fb02 f303 	mul.w	r3, r2, r3
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	4413      	add	r3, r2
 800319a:	b20a      	sxth	r2, r1
 800319c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	3302      	adds	r3, #2
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	3303      	adds	r3, #3
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	4413      	add	r3, r2
 80031b4:	b299      	uxth	r1, r3
 80031b6:	7d7b      	ldrb	r3, [r7, #21]
 80031b8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	4413      	add	r3, r2
 80031c4:	b20a      	sxth	r2, r1
 80031c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	3304      	adds	r3, #4
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	3305      	adds	r3, #5
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	b29b      	uxth	r3, r3
 80031dc:	4413      	add	r3, r2
 80031de:	b299      	uxth	r1, r3
 80031e0:	7d7b      	ldrb	r3, [r7, #21]
 80031e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80031e6:	fb02 f303 	mul.w	r3, r2, r3
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	4413      	add	r3, r2
 80031ee:	b20a      	sxth	r2, r1
 80031f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      break;
 80031f4:	e1e5      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	461a      	mov	r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	3301      	adds	r3, #1
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	021b      	lsls	r3, r3, #8
 8003204:	b29b      	uxth	r3, r3
 8003206:	4413      	add	r3, r2
 8003208:	b299      	uxth	r1, r3
 800320a:	7d7b      	ldrb	r3, [r7, #21]
 800320c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003210:	fb02 f303 	mul.w	r3, r2, r3
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	4413      	add	r3, r2
 8003218:	b20a      	sxth	r2, r1
 800321a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	3302      	adds	r3, #2
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	3303      	adds	r3, #3
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	b29b      	uxth	r3, r3
 8003230:	4413      	add	r3, r2
 8003232:	b299      	uxth	r1, r3
 8003234:	7d7b      	ldrb	r3, [r7, #21]
 8003236:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800323a:	fb02 f303 	mul.w	r3, r2, r3
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	4413      	add	r3, r2
 8003242:	b20a      	sxth	r2, r1
 8003244:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	3304      	adds	r3, #4
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	3305      	adds	r3, #5
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	021b      	lsls	r3, r3, #8
 8003258:	b29b      	uxth	r3, r3
 800325a:	4413      	add	r3, r2
 800325c:	b299      	uxth	r1, r3
 800325e:	7d7b      	ldrb	r3, [r7, #21]
 8003260:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003264:	fb02 f303 	mul.w	r3, r2, r3
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	4413      	add	r3, r2
 800326c:	b20a      	sxth	r2, r1
 800326e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8003272:	e1a6      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>
 8003274:	08016120 	.word	0x08016120

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	461a      	mov	r2, r3
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	3301      	adds	r3, #1
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	021b      	lsls	r3, r3, #8
 8003286:	b29b      	uxth	r3, r3
 8003288:	4413      	add	r3, r2
 800328a:	b299      	uxth	r1, r3
 800328c:	7d7b      	ldrb	r3, [r7, #21]
 800328e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	4413      	add	r3, r2
 800329a:	b20a      	sxth	r2, r1
 800329c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	3302      	adds	r3, #2
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	461a      	mov	r2, r3
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	3303      	adds	r3, #3
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	4413      	add	r3, r2
 80032b4:	b299      	uxth	r1, r3
 80032b6:	7d7b      	ldrb	r3, [r7, #21]
 80032b8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80032bc:	fb02 f303 	mul.w	r3, r2, r3
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	4413      	add	r3, r2
 80032c4:	b20a      	sxth	r2, r1
 80032c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	3304      	adds	r3, #4
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	461a      	mov	r2, r3
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	3305      	adds	r3, #5
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4413      	add	r3, r2
 80032de:	b299      	uxth	r1, r3
 80032e0:	7d7b      	ldrb	r3, [r7, #21]
 80032e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80032e6:	fb02 f303 	mul.w	r3, r2, r3
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4413      	add	r3, r2
 80032ee:	b20a      	sxth	r2, r1
 80032f0:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 80032f4:	e165      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	3301      	adds	r3, #1
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	021b      	lsls	r3, r3, #8
 8003304:	b29b      	uxth	r3, r3
 8003306:	4413      	add	r3, r2
 8003308:	b299      	uxth	r1, r3
 800330a:	7d7b      	ldrb	r3, [r7, #21]
 800330c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003310:	fb02 f303 	mul.w	r3, r2, r3
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	4413      	add	r3, r2
 8003318:	b20a      	sxth	r2, r1
 800331a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      break;
 800331e:	e150      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	3301      	adds	r3, #1
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	021b      	lsls	r3, r3, #8
 800332e:	b29b      	uxth	r3, r3
 8003330:	4413      	add	r3, r2
 8003332:	b299      	uxth	r1, r3
 8003334:	7d7b      	ldrb	r3, [r7, #21]
 8003336:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	4413      	add	r3, r2
 8003342:	b20a      	sxth	r2, r1
 8003344:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	3302      	adds	r3, #2
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	3303      	adds	r3, #3
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	021b      	lsls	r3, r3, #8
 8003358:	b29b      	uxth	r3, r3
 800335a:	4413      	add	r3, r2
 800335c:	b299      	uxth	r1, r3
 800335e:	7d7b      	ldrb	r3, [r7, #21]
 8003360:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003364:	fb02 f303 	mul.w	r3, r2, r3
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	4413      	add	r3, r2
 800336c:	b20a      	sxth	r2, r1
 800336e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	3304      	adds	r3, #4
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	461a      	mov	r2, r3
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	3305      	adds	r3, #5
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	021b      	lsls	r3, r3, #8
 8003382:	b29b      	uxth	r3, r3
 8003384:	4413      	add	r3, r2
 8003386:	b299      	uxth	r1, r3
 8003388:	7d7b      	ldrb	r3, [r7, #21]
 800338a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	4413      	add	r3, r2
 8003396:	b20a      	sxth	r2, r1
 8003398:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	3306      	adds	r3, #6
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	3307      	adds	r3, #7
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	021b      	lsls	r3, r3, #8
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	4413      	add	r3, r2
 80033b0:	b299      	uxth	r1, r3
 80033b2:	7d7b      	ldrb	r3, [r7, #21]
 80033b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80033b8:	fb02 f303 	mul.w	r3, r2, r3
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	4413      	add	r3, r2
 80033c0:	b20a      	sxth	r2, r1
 80033c2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	3308      	adds	r3, #8
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	461a      	mov	r2, r3
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	3309      	adds	r3, #9
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	021b      	lsls	r3, r3, #8
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	4413      	add	r3, r2
 80033da:	b299      	uxth	r1, r3
 80033dc:	7d7b      	ldrb	r3, [r7, #21]
 80033de:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80033e2:	fb02 f303 	mul.w	r3, r2, r3
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	4413      	add	r3, r2
 80033ea:	b20a      	sxth	r2, r1
 80033ec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	330a      	adds	r3, #10
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	330b      	adds	r3, #11
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	021b      	lsls	r3, r3, #8
 8003400:	b29b      	uxth	r3, r3
 8003402:	4413      	add	r3, r2
 8003404:	b299      	uxth	r1, r3
 8003406:	7d7b      	ldrb	r3, [r7, #21]
 8003408:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800340c:	fb02 f303 	mul.w	r3, r2, r3
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	4413      	add	r3, r2
 8003414:	b20a      	sxth	r2, r1
 8003416:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	330c      	adds	r3, #12
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	461a      	mov	r2, r3
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	330d      	adds	r3, #13
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	021b      	lsls	r3, r3, #8
 800342a:	b29b      	uxth	r3, r3
 800342c:	4413      	add	r3, r2
 800342e:	b299      	uxth	r1, r3
 8003430:	7d7b      	ldrb	r3, [r7, #21]
 8003432:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003436:	fb02 f303 	mul.w	r3, r2, r3
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	4413      	add	r3, r2
 800343e:	b20a      	sxth	r2, r1
 8003440:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	330e      	adds	r3, #14
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	330f      	adds	r3, #15
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	021b      	lsls	r3, r3, #8
 8003454:	b29b      	uxth	r3, r3
 8003456:	4413      	add	r3, r2
 8003458:	b299      	uxth	r1, r3
 800345a:	7d7b      	ldrb	r3, [r7, #21]
 800345c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003460:	fb02 f303 	mul.w	r3, r2, r3
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	4413      	add	r3, r2
 8003468:	b20a      	sxth	r2, r1
 800346a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	3310      	adds	r3, #16
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	461a      	mov	r2, r3
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	3311      	adds	r3, #17
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	021b      	lsls	r3, r3, #8
 800347e:	b29b      	uxth	r3, r3
 8003480:	4413      	add	r3, r2
 8003482:	b299      	uxth	r1, r3
 8003484:	7d7b      	ldrb	r3, [r7, #21]
 8003486:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	4413      	add	r3, r2
 8003492:	b20a      	sxth	r2, r1
 8003494:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	3312      	adds	r3, #18
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	461a      	mov	r2, r3
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	3313      	adds	r3, #19
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	021b      	lsls	r3, r3, #8
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	4413      	add	r3, r2
 80034ac:	b299      	uxth	r1, r3
 80034ae:	7d7b      	ldrb	r3, [r7, #21]
 80034b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80034b4:	fb02 f303 	mul.w	r3, r2, r3
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	4413      	add	r3, r2
 80034bc:	b20a      	sxth	r2, r1
 80034be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	3314      	adds	r3, #20
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	461a      	mov	r2, r3
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	3315      	adds	r3, #21
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	021b      	lsls	r3, r3, #8
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	4413      	add	r3, r2
 80034d6:	b299      	uxth	r1, r3
 80034d8:	7d7b      	ldrb	r3, [r7, #21]
 80034da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80034de:	fb02 f303 	mul.w	r3, r2, r3
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	4413      	add	r3, r2
 80034e6:	b20a      	sxth	r2, r1
 80034e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	3316      	adds	r3, #22
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	3317      	adds	r3, #23
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	021b      	lsls	r3, r3, #8
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	4413      	add	r3, r2
 8003500:	b299      	uxth	r1, r3
 8003502:	7d7b      	ldrb	r3, [r7, #21]
 8003504:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003508:	fb02 f303 	mul.w	r3, r2, r3
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	4413      	add	r3, r2
 8003510:	b20a      	sxth	r2, r1
 8003512:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	3318      	adds	r3, #24
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	461a      	mov	r2, r3
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	3319      	adds	r3, #25
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	021b      	lsls	r3, r3, #8
 8003526:	b29b      	uxth	r3, r3
 8003528:	4413      	add	r3, r2
 800352a:	b299      	uxth	r1, r3
 800352c:	7d7b      	ldrb	r3, [r7, #21]
 800352e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003532:	fb02 f303 	mul.w	r3, r2, r3
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	4413      	add	r3, r2
 800353a:	b20a      	sxth	r2, r1
 800353c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	331a      	adds	r3, #26
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	331b      	adds	r3, #27
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	021b      	lsls	r3, r3, #8
 8003550:	b29b      	uxth	r3, r3
 8003552:	4413      	add	r3, r2
 8003554:	b299      	uxth	r1, r3
 8003556:	7d7b      	ldrb	r3, [r7, #21]
 8003558:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	4413      	add	r3, r2
 8003564:	b20a      	sxth	r2, r1
 8003566:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	331c      	adds	r3, #28
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	461a      	mov	r2, r3
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	331d      	adds	r3, #29
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	021b      	lsls	r3, r3, #8
 800357a:	b29b      	uxth	r3, r3
 800357c:	4413      	add	r3, r2
 800357e:	b299      	uxth	r1, r3
 8003580:	7d7b      	ldrb	r3, [r7, #21]
 8003582:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003586:	fb02 f303 	mul.w	r3, r2, r3
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	4413      	add	r3, r2
 800358e:	b20a      	sxth	r2, r1
 8003590:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	331e      	adds	r3, #30
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	331f      	adds	r3, #31
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	4413      	add	r3, r2
 80035a8:	b299      	uxth	r1, r3
 80035aa:	7d7b      	ldrb	r3, [r7, #21]
 80035ac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80035b0:	fb02 f303 	mul.w	r3, r2, r3
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	4413      	add	r3, r2
 80035b8:	b20a      	sxth	r2, r1
 80035ba:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      break;
 80035be:	e000      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 80035c0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80035c2:	7d7b      	ldrb	r3, [r7, #21]
 80035c4:	3301      	adds	r3, #1
 80035c6:	757b      	strb	r3, [r7, #21]
 80035c8:	7d7a      	ldrb	r2, [r7, #21]
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	f4ff ad31 	bcc.w	8003034 <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 80035d2:	6938      	ldr	r0, [r7, #16]
 80035d4:	f00e f922 	bl	801181c <free>
}
 80035d8:	bf00      	nop
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60b9      	str	r1, [r7, #8]
 80035e8:	607b      	str	r3, [r7, #4]
 80035ea:	4603      	mov	r3, r0
 80035ec:	73fb      	strb	r3, [r7, #15]
 80035ee:	4613      	mov	r3, r2
 80035f0:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80035f2:	2300      	movs	r3, #0
 80035f4:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 80035f6:	7bbb      	ldrb	r3, [r7, #14]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d102      	bne.n	8003602 <adBms6830ParseSCell+0x22>
 80035fc:	2322      	movs	r3, #34	@ 0x22
 80035fe:	75fb      	strb	r3, [r7, #23]
 8003600:	e001      	b.n	8003606 <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 8003602:	2308      	movs	r3, #8
 8003604:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003606:	7dfb      	ldrb	r3, [r7, #23]
 8003608:	2101      	movs	r1, #1
 800360a:	4618      	mov	r0, r3
 800360c:	f00e f8d0 	bl	80117b0 <calloc>
 8003610:	4603      	mov	r3, r0
 8003612:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d105      	bne.n	8003626 <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 800361a:	4894      	ldr	r0, [pc, #592]	@ (800386c <adBms6830ParseSCell+0x28c>)
 800361c:	f00f f94a 	bl	80128b4 <puts>
    #endif
    exit(0);
 8003620:	2000      	movs	r0, #0
 8003622:	f00e f8e1 	bl	80117e8 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003626:	2300      	movs	r3, #0
 8003628:	757b      	strb	r3, [r7, #21]
 800362a:	e2c9      	b.n	8003bc0 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 800362c:	7dbb      	ldrb	r3, [r7, #22]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	4413      	add	r3, r2
 8003632:	7dfa      	ldrb	r2, [r7, #23]
 8003634:	4619      	mov	r1, r3
 8003636:	6938      	ldr	r0, [r7, #16]
 8003638:	f00f facd 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (data_size));
 800363c:	7d7b      	ldrb	r3, [r7, #21]
 800363e:	3301      	adds	r3, #1
 8003640:	b2db      	uxtb	r3, r3
 8003642:	7dfa      	ldrb	r2, [r7, #23]
 8003644:	fb12 f303 	smulbb	r3, r2, r3
 8003648:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800364a:	7bbb      	ldrb	r3, [r7, #14]
 800364c:	2b06      	cmp	r3, #6
 800364e:	f200 82b3 	bhi.w	8003bb8 <adBms6830ParseSCell+0x5d8>
 8003652:	a201      	add	r2, pc, #4	@ (adr r2, 8003658 <adBms6830ParseSCell+0x78>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	08003919 	.word	0x08003919
 800365c:	08003675 	.word	0x08003675
 8003660:	080036f3 	.word	0x080036f3
 8003664:	08003771 	.word	0x08003771
 8003668:	080037ef 	.word	0x080037ef
 800366c:	08003871 	.word	0x08003871
 8003670:	080038ef 	.word	0x080038ef
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	3301      	adds	r3, #1
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	021b      	lsls	r3, r3, #8
 8003682:	b29b      	uxth	r3, r3
 8003684:	4413      	add	r3, r2
 8003686:	b299      	uxth	r1, r3
 8003688:	7d7b      	ldrb	r3, [r7, #21]
 800368a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800368e:	fb02 f303 	mul.w	r3, r2, r3
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	4413      	add	r3, r2
 8003696:	b20a      	sxth	r2, r1
 8003698:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	3302      	adds	r3, #2
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	3303      	adds	r3, #3
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	021b      	lsls	r3, r3, #8
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	4413      	add	r3, r2
 80036b0:	b299      	uxth	r1, r3
 80036b2:	7d7b      	ldrb	r3, [r7, #21]
 80036b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80036b8:	fb02 f303 	mul.w	r3, r2, r3
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	4413      	add	r3, r2
 80036c0:	b20a      	sxth	r2, r1
 80036c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	3304      	adds	r3, #4
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	461a      	mov	r2, r3
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	3305      	adds	r3, #5
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	021b      	lsls	r3, r3, #8
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	4413      	add	r3, r2
 80036da:	b299      	uxth	r1, r3
 80036dc:	7d7b      	ldrb	r3, [r7, #21]
 80036de:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80036e2:	fb02 f303 	mul.w	r3, r2, r3
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	4413      	add	r3, r2
 80036ea:	b20a      	sxth	r2, r1
 80036ec:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      break;
 80036f0:	e263      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	461a      	mov	r2, r3
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	3301      	adds	r3, #1
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	021b      	lsls	r3, r3, #8
 8003700:	b29b      	uxth	r3, r3
 8003702:	4413      	add	r3, r2
 8003704:	b299      	uxth	r1, r3
 8003706:	7d7b      	ldrb	r3, [r7, #21]
 8003708:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800370c:	fb02 f303 	mul.w	r3, r2, r3
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	4413      	add	r3, r2
 8003714:	b20a      	sxth	r2, r1
 8003716:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	3302      	adds	r3, #2
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	461a      	mov	r2, r3
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	3303      	adds	r3, #3
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	b29b      	uxth	r3, r3
 800372c:	4413      	add	r3, r2
 800372e:	b299      	uxth	r1, r3
 8003730:	7d7b      	ldrb	r3, [r7, #21]
 8003732:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003736:	fb02 f303 	mul.w	r3, r2, r3
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	4413      	add	r3, r2
 800373e:	b20a      	sxth	r2, r1
 8003740:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	3304      	adds	r3, #4
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	3305      	adds	r3, #5
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	021b      	lsls	r3, r3, #8
 8003754:	b29b      	uxth	r3, r3
 8003756:	4413      	add	r3, r2
 8003758:	b299      	uxth	r1, r3
 800375a:	7d7b      	ldrb	r3, [r7, #21]
 800375c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003760:	fb02 f303 	mul.w	r3, r2, r3
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	4413      	add	r3, r2
 8003768:	b20a      	sxth	r2, r1
 800376a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      break;
 800376e:	e224      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	461a      	mov	r2, r3
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	3301      	adds	r3, #1
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	021b      	lsls	r3, r3, #8
 800377e:	b29b      	uxth	r3, r3
 8003780:	4413      	add	r3, r2
 8003782:	b299      	uxth	r1, r3
 8003784:	7d7b      	ldrb	r3, [r7, #21]
 8003786:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	4413      	add	r3, r2
 8003792:	b20a      	sxth	r2, r1
 8003794:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	3302      	adds	r3, #2
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	461a      	mov	r2, r3
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	3303      	adds	r3, #3
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	021b      	lsls	r3, r3, #8
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	4413      	add	r3, r2
 80037ac:	b299      	uxth	r1, r3
 80037ae:	7d7b      	ldrb	r3, [r7, #21]
 80037b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80037b4:	fb02 f303 	mul.w	r3, r2, r3
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	4413      	add	r3, r2
 80037bc:	b20a      	sxth	r2, r1
 80037be:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	3304      	adds	r3, #4
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	461a      	mov	r2, r3
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	3305      	adds	r3, #5
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	021b      	lsls	r3, r3, #8
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	4413      	add	r3, r2
 80037d6:	b299      	uxth	r1, r3
 80037d8:	7d7b      	ldrb	r3, [r7, #21]
 80037da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80037de:	fb02 f303 	mul.w	r3, r2, r3
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	4413      	add	r3, r2
 80037e6:	b20a      	sxth	r2, r1
 80037e8:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      break;
 80037ec:	e1e5      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	3301      	adds	r3, #1
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	021b      	lsls	r3, r3, #8
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	4413      	add	r3, r2
 8003800:	b299      	uxth	r1, r3
 8003802:	7d7b      	ldrb	r3, [r7, #21]
 8003804:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003808:	fb02 f303 	mul.w	r3, r2, r3
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	4413      	add	r3, r2
 8003810:	b20a      	sxth	r2, r1
 8003812:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	3302      	adds	r3, #2
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	461a      	mov	r2, r3
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	3303      	adds	r3, #3
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	b29b      	uxth	r3, r3
 8003828:	4413      	add	r3, r2
 800382a:	b299      	uxth	r1, r3
 800382c:	7d7b      	ldrb	r3, [r7, #21]
 800382e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	4413      	add	r3, r2
 800383a:	b20a      	sxth	r2, r1
 800383c:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	3304      	adds	r3, #4
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	3305      	adds	r3, #5
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	021b      	lsls	r3, r3, #8
 8003850:	b29b      	uxth	r3, r3
 8003852:	4413      	add	r3, r2
 8003854:	b299      	uxth	r1, r3
 8003856:	7d7b      	ldrb	r3, [r7, #21]
 8003858:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800385c:	fb02 f303 	mul.w	r3, r2, r3
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	4413      	add	r3, r2
 8003864:	b20a      	sxth	r2, r1
 8003866:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800386a:	e1a6      	b.n	8003bba <adBms6830ParseSCell+0x5da>
 800386c:	0801614c 	.word	0x0801614c

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	3301      	adds	r3, #1
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	021b      	lsls	r3, r3, #8
 800387e:	b29b      	uxth	r3, r3
 8003880:	4413      	add	r3, r2
 8003882:	b299      	uxth	r1, r3
 8003884:	7d7b      	ldrb	r3, [r7, #21]
 8003886:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800388a:	fb02 f303 	mul.w	r3, r2, r3
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	4413      	add	r3, r2
 8003892:	b20a      	sxth	r2, r1
 8003894:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	3302      	adds	r3, #2
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	3303      	adds	r3, #3
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	021b      	lsls	r3, r3, #8
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	4413      	add	r3, r2
 80038ac:	b299      	uxth	r1, r3
 80038ae:	7d7b      	ldrb	r3, [r7, #21]
 80038b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80038b4:	fb02 f303 	mul.w	r3, r2, r3
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	4413      	add	r3, r2
 80038bc:	b20a      	sxth	r2, r1
 80038be:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	3304      	adds	r3, #4
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	3305      	adds	r3, #5
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	4413      	add	r3, r2
 80038d6:	b299      	uxth	r1, r3
 80038d8:	7d7b      	ldrb	r3, [r7, #21]
 80038da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80038de:	fb02 f303 	mul.w	r3, r2, r3
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	4413      	add	r3, r2
 80038e6:	b20a      	sxth	r2, r1
 80038e8:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 80038ec:	e165      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	461a      	mov	r2, r3
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	3301      	adds	r3, #1
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	4413      	add	r3, r2
 8003900:	b299      	uxth	r1, r3
 8003902:	7d7b      	ldrb	r3, [r7, #21]
 8003904:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003908:	fb02 f303 	mul.w	r3, r2, r3
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	4413      	add	r3, r2
 8003910:	b20a      	sxth	r2, r1
 8003912:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      break;
 8003916:	e150      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	461a      	mov	r2, r3
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	3301      	adds	r3, #1
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	021b      	lsls	r3, r3, #8
 8003926:	b29b      	uxth	r3, r3
 8003928:	4413      	add	r3, r2
 800392a:	b299      	uxth	r1, r3
 800392c:	7d7b      	ldrb	r3, [r7, #21]
 800392e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003932:	fb02 f303 	mul.w	r3, r2, r3
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	4413      	add	r3, r2
 800393a:	b20a      	sxth	r2, r1
 800393c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	3302      	adds	r3, #2
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	461a      	mov	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	3303      	adds	r3, #3
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	b29b      	uxth	r3, r3
 8003952:	4413      	add	r3, r2
 8003954:	b299      	uxth	r1, r3
 8003956:	7d7b      	ldrb	r3, [r7, #21]
 8003958:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800395c:	fb02 f303 	mul.w	r3, r2, r3
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	4413      	add	r3, r2
 8003964:	b20a      	sxth	r2, r1
 8003966:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	3304      	adds	r3, #4
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	461a      	mov	r2, r3
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	3305      	adds	r3, #5
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	021b      	lsls	r3, r3, #8
 800397a:	b29b      	uxth	r3, r3
 800397c:	4413      	add	r3, r2
 800397e:	b299      	uxth	r1, r3
 8003980:	7d7b      	ldrb	r3, [r7, #21]
 8003982:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003986:	fb02 f303 	mul.w	r3, r2, r3
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	4413      	add	r3, r2
 800398e:	b20a      	sxth	r2, r1
 8003990:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	3306      	adds	r3, #6
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	3307      	adds	r3, #7
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	021b      	lsls	r3, r3, #8
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	4413      	add	r3, r2
 80039a8:	b299      	uxth	r1, r3
 80039aa:	7d7b      	ldrb	r3, [r7, #21]
 80039ac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80039b0:	fb02 f303 	mul.w	r3, r2, r3
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	4413      	add	r3, r2
 80039b8:	b20a      	sxth	r2, r1
 80039ba:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	3308      	adds	r3, #8
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	3309      	adds	r3, #9
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	021b      	lsls	r3, r3, #8
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	4413      	add	r3, r2
 80039d2:	b299      	uxth	r1, r3
 80039d4:	7d7b      	ldrb	r3, [r7, #21]
 80039d6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80039da:	fb02 f303 	mul.w	r3, r2, r3
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	4413      	add	r3, r2
 80039e2:	b20a      	sxth	r2, r1
 80039e4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	330a      	adds	r3, #10
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	330b      	adds	r3, #11
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	021b      	lsls	r3, r3, #8
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	4413      	add	r3, r2
 80039fc:	b299      	uxth	r1, r3
 80039fe:	7d7b      	ldrb	r3, [r7, #21]
 8003a00:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a04:	fb02 f303 	mul.w	r3, r2, r3
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	b20a      	sxth	r2, r1
 8003a0e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	330c      	adds	r3, #12
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	330d      	adds	r3, #13
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	021b      	lsls	r3, r3, #8
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	4413      	add	r3, r2
 8003a26:	b299      	uxth	r1, r3
 8003a28:	7d7b      	ldrb	r3, [r7, #21]
 8003a2a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	4413      	add	r3, r2
 8003a36:	b20a      	sxth	r2, r1
 8003a38:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	330e      	adds	r3, #14
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	330f      	adds	r3, #15
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	4413      	add	r3, r2
 8003a50:	b299      	uxth	r1, r3
 8003a52:	7d7b      	ldrb	r3, [r7, #21]
 8003a54:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a58:	fb02 f303 	mul.w	r3, r2, r3
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	4413      	add	r3, r2
 8003a60:	b20a      	sxth	r2, r1
 8003a62:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	3310      	adds	r3, #16
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	3311      	adds	r3, #17
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	021b      	lsls	r3, r3, #8
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	4413      	add	r3, r2
 8003a7a:	b299      	uxth	r1, r3
 8003a7c:	7d7b      	ldrb	r3, [r7, #21]
 8003a7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	4413      	add	r3, r2
 8003a8a:	b20a      	sxth	r2, r1
 8003a8c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	3312      	adds	r3, #18
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	3313      	adds	r3, #19
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	021b      	lsls	r3, r3, #8
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	4413      	add	r3, r2
 8003aa4:	b299      	uxth	r1, r3
 8003aa6:	7d7b      	ldrb	r3, [r7, #21]
 8003aa8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003aac:	fb02 f303 	mul.w	r3, r2, r3
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	b20a      	sxth	r2, r1
 8003ab6:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	3314      	adds	r3, #20
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	3315      	adds	r3, #21
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	021b      	lsls	r3, r3, #8
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	4413      	add	r3, r2
 8003ace:	b299      	uxth	r1, r3
 8003ad0:	7d7b      	ldrb	r3, [r7, #21]
 8003ad2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ad6:	fb02 f303 	mul.w	r3, r2, r3
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	4413      	add	r3, r2
 8003ade:	b20a      	sxth	r2, r1
 8003ae0:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	3316      	adds	r3, #22
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	3317      	adds	r3, #23
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	021b      	lsls	r3, r3, #8
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	4413      	add	r3, r2
 8003af8:	b299      	uxth	r1, r3
 8003afa:	7d7b      	ldrb	r3, [r7, #21]
 8003afc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b00:	fb02 f303 	mul.w	r3, r2, r3
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	4413      	add	r3, r2
 8003b08:	b20a      	sxth	r2, r1
 8003b0a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	3318      	adds	r3, #24
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	3319      	adds	r3, #25
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	021b      	lsls	r3, r3, #8
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	4413      	add	r3, r2
 8003b22:	b299      	uxth	r1, r3
 8003b24:	7d7b      	ldrb	r3, [r7, #21]
 8003b26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	4413      	add	r3, r2
 8003b32:	b20a      	sxth	r2, r1
 8003b34:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	331a      	adds	r3, #26
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	331b      	adds	r3, #27
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	021b      	lsls	r3, r3, #8
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	4413      	add	r3, r2
 8003b4c:	b299      	uxth	r1, r3
 8003b4e:	7d7b      	ldrb	r3, [r7, #21]
 8003b50:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b54:	fb02 f303 	mul.w	r3, r2, r3
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	b20a      	sxth	r2, r1
 8003b5e:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	331c      	adds	r3, #28
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	461a      	mov	r2, r3
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	331d      	adds	r3, #29
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	021b      	lsls	r3, r3, #8
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4413      	add	r3, r2
 8003b76:	b299      	uxth	r1, r3
 8003b78:	7d7b      	ldrb	r3, [r7, #21]
 8003b7a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b7e:	fb02 f303 	mul.w	r3, r2, r3
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	4413      	add	r3, r2
 8003b86:	b20a      	sxth	r2, r1
 8003b88:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	331e      	adds	r3, #30
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	331f      	adds	r3, #31
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	021b      	lsls	r3, r3, #8
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	b299      	uxth	r1, r3
 8003ba2:	7d7b      	ldrb	r3, [r7, #21]
 8003ba4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ba8:	fb02 f303 	mul.w	r3, r2, r3
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	4413      	add	r3, r2
 8003bb0:	b20a      	sxth	r2, r1
 8003bb2:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      break;
 8003bb6:	e000      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003bb8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003bba:	7d7b      	ldrb	r3, [r7, #21]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	757b      	strb	r3, [r7, #21]
 8003bc0:	7d7a      	ldrb	r2, [r7, #21]
 8003bc2:	7bfb      	ldrb	r3, [r7, #15]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	f4ff ad31 	bcc.w	800362c <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003bca:	6938      	ldr	r0, [r7, #16]
 8003bcc:	f00d fe26 	bl	801181c <free>
}
 8003bd0:	bf00      	nop
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	607b      	str	r3, [r7, #4]
 8003be2:	4603      	mov	r3, r0
 8003be4:	73fb      	strb	r3, [r7, #15]
 8003be6:	4613      	mov	r3, r2
 8003be8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003bea:	2300      	movs	r3, #0
 8003bec:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003bee:	7bbb      	ldrb	r3, [r7, #14]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d102      	bne.n	8003bfa <adBms6830ParseFCell+0x22>
 8003bf4:	2322      	movs	r3, #34	@ 0x22
 8003bf6:	75fb      	strb	r3, [r7, #23]
 8003bf8:	e001      	b.n	8003bfe <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003bfa:	2308      	movs	r3, #8
 8003bfc:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003bfe:	7dfb      	ldrb	r3, [r7, #23]
 8003c00:	2101      	movs	r1, #1
 8003c02:	4618      	mov	r0, r3
 8003c04:	f00d fdd4 	bl	80117b0 <calloc>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d105      	bne.n	8003c1e <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 8003c12:	4894      	ldr	r0, [pc, #592]	@ (8003e64 <adBms6830ParseFCell+0x28c>)
 8003c14:	f00e fe4e 	bl	80128b4 <puts>
    #endif
    exit(0);
 8003c18:	2000      	movs	r0, #0
 8003c1a:	f00d fde5 	bl	80117e8 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003c1e:	2300      	movs	r3, #0
 8003c20:	757b      	strb	r3, [r7, #21]
 8003c22:	e2c9      	b.n	80041b8 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003c24:	7dbb      	ldrb	r3, [r7, #22]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	4413      	add	r3, r2
 8003c2a:	7dfa      	ldrb	r2, [r7, #23]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	6938      	ldr	r0, [r7, #16]
 8003c30:	f00e ffd1 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003c34:	7d7b      	ldrb	r3, [r7, #21]
 8003c36:	3301      	adds	r3, #1
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	7dfa      	ldrb	r2, [r7, #23]
 8003c3c:	fb12 f303 	smulbb	r3, r2, r3
 8003c40:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003c42:	7bbb      	ldrb	r3, [r7, #14]
 8003c44:	2b06      	cmp	r3, #6
 8003c46:	f200 82b3 	bhi.w	80041b0 <adBms6830ParseFCell+0x5d8>
 8003c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c50 <adBms6830ParseFCell+0x78>)
 8003c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c50:	08003f11 	.word	0x08003f11
 8003c54:	08003c6d 	.word	0x08003c6d
 8003c58:	08003ceb 	.word	0x08003ceb
 8003c5c:	08003d69 	.word	0x08003d69
 8003c60:	08003de7 	.word	0x08003de7
 8003c64:	08003e69 	.word	0x08003e69
 8003c68:	08003ee7 	.word	0x08003ee7
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	3301      	adds	r3, #1
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	021b      	lsls	r3, r3, #8
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	4413      	add	r3, r2
 8003c7e:	b299      	uxth	r1, r3
 8003c80:	7d7b      	ldrb	r3, [r7, #21]
 8003c82:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003c86:	fb02 f303 	mul.w	r3, r2, r3
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	b20a      	sxth	r2, r1
 8003c90:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	3302      	adds	r3, #2
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	3303      	adds	r3, #3
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	021b      	lsls	r3, r3, #8
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	b299      	uxth	r1, r3
 8003caa:	7d7b      	ldrb	r3, [r7, #21]
 8003cac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003cb0:	fb02 f303 	mul.w	r3, r2, r3
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	b20a      	sxth	r2, r1
 8003cba:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	3305      	adds	r3, #5
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	021b      	lsls	r3, r3, #8
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	4413      	add	r3, r2
 8003cd2:	b299      	uxth	r1, r3
 8003cd4:	7d7b      	ldrb	r3, [r7, #21]
 8003cd6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003cda:	fb02 f303 	mul.w	r3, r2, r3
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	b20a      	sxth	r2, r1
 8003ce4:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      break;
 8003ce8:	e263      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	021b      	lsls	r3, r3, #8
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	b299      	uxth	r1, r3
 8003cfe:	7d7b      	ldrb	r3, [r7, #21]
 8003d00:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d04:	fb02 f303 	mul.w	r3, r2, r3
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	b20a      	sxth	r2, r1
 8003d0e:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	3302      	adds	r3, #2
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	461a      	mov	r2, r3
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	3303      	adds	r3, #3
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	4413      	add	r3, r2
 8003d26:	b299      	uxth	r1, r3
 8003d28:	7d7b      	ldrb	r3, [r7, #21]
 8003d2a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d2e:	fb02 f303 	mul.w	r3, r2, r3
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	4413      	add	r3, r2
 8003d36:	b20a      	sxth	r2, r1
 8003d38:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	3304      	adds	r3, #4
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	461a      	mov	r2, r3
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	3305      	adds	r3, #5
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	4413      	add	r3, r2
 8003d50:	b299      	uxth	r1, r3
 8003d52:	7d7b      	ldrb	r3, [r7, #21]
 8003d54:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d58:	fb02 f303 	mul.w	r3, r2, r3
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	4413      	add	r3, r2
 8003d60:	b20a      	sxth	r2, r1
 8003d62:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      break;
 8003d66:	e224      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	3301      	adds	r3, #1
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	021b      	lsls	r3, r3, #8
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	4413      	add	r3, r2
 8003d7a:	b299      	uxth	r1, r3
 8003d7c:	7d7b      	ldrb	r3, [r7, #21]
 8003d7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	4413      	add	r3, r2
 8003d8a:	b20a      	sxth	r2, r1
 8003d8c:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	3302      	adds	r3, #2
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	3303      	adds	r3, #3
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	021b      	lsls	r3, r3, #8
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	4413      	add	r3, r2
 8003da4:	b299      	uxth	r1, r3
 8003da6:	7d7b      	ldrb	r3, [r7, #21]
 8003da8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003dac:	fb02 f303 	mul.w	r3, r2, r3
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	4413      	add	r3, r2
 8003db4:	b20a      	sxth	r2, r1
 8003db6:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	3305      	adds	r3, #5
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	021b      	lsls	r3, r3, #8
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	4413      	add	r3, r2
 8003dce:	b299      	uxth	r1, r3
 8003dd0:	7d7b      	ldrb	r3, [r7, #21]
 8003dd2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003dd6:	fb02 f303 	mul.w	r3, r2, r3
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	4413      	add	r3, r2
 8003dde:	b20a      	sxth	r2, r1
 8003de0:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      break;
 8003de4:	e1e5      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	3301      	adds	r3, #1
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	021b      	lsls	r3, r3, #8
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	4413      	add	r3, r2
 8003df8:	b299      	uxth	r1, r3
 8003dfa:	7d7b      	ldrb	r3, [r7, #21]
 8003dfc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e00:	fb02 f303 	mul.w	r3, r2, r3
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	4413      	add	r3, r2
 8003e08:	b20a      	sxth	r2, r1
 8003e0a:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	3302      	adds	r3, #2
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	461a      	mov	r2, r3
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	3303      	adds	r3, #3
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	021b      	lsls	r3, r3, #8
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	4413      	add	r3, r2
 8003e22:	b299      	uxth	r1, r3
 8003e24:	7d7b      	ldrb	r3, [r7, #21]
 8003e26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e2a:	fb02 f303 	mul.w	r3, r2, r3
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	4413      	add	r3, r2
 8003e32:	b20a      	sxth	r2, r1
 8003e34:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	3305      	adds	r3, #5
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	4413      	add	r3, r2
 8003e4c:	b299      	uxth	r1, r3
 8003e4e:	7d7b      	ldrb	r3, [r7, #21]
 8003e50:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e54:	fb02 f303 	mul.w	r3, r2, r3
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	b20a      	sxth	r2, r1
 8003e5e:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e62:	e1a6      	b.n	80041b2 <adBms6830ParseFCell+0x5da>
 8003e64:	08016174 	.word	0x08016174

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	3301      	adds	r3, #1
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	4413      	add	r3, r2
 8003e7a:	b299      	uxth	r1, r3
 8003e7c:	7d7b      	ldrb	r3, [r7, #21]
 8003e7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	4413      	add	r3, r2
 8003e8a:	b20a      	sxth	r2, r1
 8003e8c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	3302      	adds	r3, #2
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	3303      	adds	r3, #3
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	021b      	lsls	r3, r3, #8
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	4413      	add	r3, r2
 8003ea4:	b299      	uxth	r1, r3
 8003ea6:	7d7b      	ldrb	r3, [r7, #21]
 8003ea8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003eac:	fb02 f303 	mul.w	r3, r2, r3
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	b20a      	sxth	r2, r1
 8003eb6:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	3305      	adds	r3, #5
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	021b      	lsls	r3, r3, #8
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	4413      	add	r3, r2
 8003ece:	b299      	uxth	r1, r3
 8003ed0:	7d7b      	ldrb	r3, [r7, #21]
 8003ed2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ed6:	fb02 f303 	mul.w	r3, r2, r3
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	4413      	add	r3, r2
 8003ede:	b20a      	sxth	r2, r1
 8003ee0:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 8003ee4:	e165      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	461a      	mov	r2, r3
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	b299      	uxth	r1, r3
 8003efa:	7d7b      	ldrb	r3, [r7, #21]
 8003efc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f00:	fb02 f303 	mul.w	r3, r2, r3
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	4413      	add	r3, r2
 8003f08:	b20a      	sxth	r2, r1
 8003f0a:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      break;
 8003f0e:	e150      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	461a      	mov	r2, r3
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	021b      	lsls	r3, r3, #8
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	b299      	uxth	r1, r3
 8003f24:	7d7b      	ldrb	r3, [r7, #21]
 8003f26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f2a:	fb02 f303 	mul.w	r3, r2, r3
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	4413      	add	r3, r2
 8003f32:	b20a      	sxth	r2, r1
 8003f34:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	3302      	adds	r3, #2
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	3303      	adds	r3, #3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	021b      	lsls	r3, r3, #8
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	b299      	uxth	r1, r3
 8003f4e:	7d7b      	ldrb	r3, [r7, #21]
 8003f50:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	b20a      	sxth	r2, r1
 8003f5e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	3304      	adds	r3, #4
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	3305      	adds	r3, #5
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	021b      	lsls	r3, r3, #8
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	4413      	add	r3, r2
 8003f76:	b299      	uxth	r1, r3
 8003f78:	7d7b      	ldrb	r3, [r7, #21]
 8003f7a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	4413      	add	r3, r2
 8003f86:	b20a      	sxth	r2, r1
 8003f88:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	3306      	adds	r3, #6
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	3307      	adds	r3, #7
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	021b      	lsls	r3, r3, #8
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	4413      	add	r3, r2
 8003fa0:	b299      	uxth	r1, r3
 8003fa2:	7d7b      	ldrb	r3, [r7, #21]
 8003fa4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003fa8:	fb02 f303 	mul.w	r3, r2, r3
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	4413      	add	r3, r2
 8003fb0:	b20a      	sxth	r2, r1
 8003fb2:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	3308      	adds	r3, #8
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	3309      	adds	r3, #9
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	021b      	lsls	r3, r3, #8
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	4413      	add	r3, r2
 8003fca:	b299      	uxth	r1, r3
 8003fcc:	7d7b      	ldrb	r3, [r7, #21]
 8003fce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003fd2:	fb02 f303 	mul.w	r3, r2, r3
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	4413      	add	r3, r2
 8003fda:	b20a      	sxth	r2, r1
 8003fdc:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	330a      	adds	r3, #10
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	330b      	adds	r3, #11
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	b299      	uxth	r1, r3
 8003ff6:	7d7b      	ldrb	r3, [r7, #21]
 8003ff8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ffc:	fb02 f303 	mul.w	r3, r2, r3
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	4413      	add	r3, r2
 8004004:	b20a      	sxth	r2, r1
 8004006:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	330c      	adds	r3, #12
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	461a      	mov	r2, r3
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	330d      	adds	r3, #13
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	021b      	lsls	r3, r3, #8
 800401a:	b29b      	uxth	r3, r3
 800401c:	4413      	add	r3, r2
 800401e:	b299      	uxth	r1, r3
 8004020:	7d7b      	ldrb	r3, [r7, #21]
 8004022:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004026:	fb02 f303 	mul.w	r3, r2, r3
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	4413      	add	r3, r2
 800402e:	b20a      	sxth	r2, r1
 8004030:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	330e      	adds	r3, #14
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	330f      	adds	r3, #15
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	021b      	lsls	r3, r3, #8
 8004044:	b29b      	uxth	r3, r3
 8004046:	4413      	add	r3, r2
 8004048:	b299      	uxth	r1, r3
 800404a:	7d7b      	ldrb	r3, [r7, #21]
 800404c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004050:	fb02 f303 	mul.w	r3, r2, r3
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	4413      	add	r3, r2
 8004058:	b20a      	sxth	r2, r1
 800405a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	3310      	adds	r3, #16
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	3311      	adds	r3, #17
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	021b      	lsls	r3, r3, #8
 800406e:	b29b      	uxth	r3, r3
 8004070:	4413      	add	r3, r2
 8004072:	b299      	uxth	r1, r3
 8004074:	7d7b      	ldrb	r3, [r7, #21]
 8004076:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	4413      	add	r3, r2
 8004082:	b20a      	sxth	r2, r1
 8004084:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	3312      	adds	r3, #18
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	3313      	adds	r3, #19
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	021b      	lsls	r3, r3, #8
 8004098:	b29b      	uxth	r3, r3
 800409a:	4413      	add	r3, r2
 800409c:	b299      	uxth	r1, r3
 800409e:	7d7b      	ldrb	r3, [r7, #21]
 80040a0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80040a4:	fb02 f303 	mul.w	r3, r2, r3
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	4413      	add	r3, r2
 80040ac:	b20a      	sxth	r2, r1
 80040ae:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	3314      	adds	r3, #20
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	461a      	mov	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	3315      	adds	r3, #21
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	021b      	lsls	r3, r3, #8
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	4413      	add	r3, r2
 80040c6:	b299      	uxth	r1, r3
 80040c8:	7d7b      	ldrb	r3, [r7, #21]
 80040ca:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80040ce:	fb02 f303 	mul.w	r3, r2, r3
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	4413      	add	r3, r2
 80040d6:	b20a      	sxth	r2, r1
 80040d8:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	3316      	adds	r3, #22
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	3317      	adds	r3, #23
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	021b      	lsls	r3, r3, #8
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	4413      	add	r3, r2
 80040f0:	b299      	uxth	r1, r3
 80040f2:	7d7b      	ldrb	r3, [r7, #21]
 80040f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80040f8:	fb02 f303 	mul.w	r3, r2, r3
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	4413      	add	r3, r2
 8004100:	b20a      	sxth	r2, r1
 8004102:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	3318      	adds	r3, #24
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	461a      	mov	r2, r3
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	3319      	adds	r3, #25
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	b29b      	uxth	r3, r3
 8004118:	4413      	add	r3, r2
 800411a:	b299      	uxth	r1, r3
 800411c:	7d7b      	ldrb	r3, [r7, #21]
 800411e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004122:	fb02 f303 	mul.w	r3, r2, r3
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	4413      	add	r3, r2
 800412a:	b20a      	sxth	r2, r1
 800412c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	331a      	adds	r3, #26
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	331b      	adds	r3, #27
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	b29b      	uxth	r3, r3
 8004142:	4413      	add	r3, r2
 8004144:	b299      	uxth	r1, r3
 8004146:	7d7b      	ldrb	r3, [r7, #21]
 8004148:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800414c:	fb02 f303 	mul.w	r3, r2, r3
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	4413      	add	r3, r2
 8004154:	b20a      	sxth	r2, r1
 8004156:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	331c      	adds	r3, #28
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	461a      	mov	r2, r3
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	331d      	adds	r3, #29
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	021b      	lsls	r3, r3, #8
 800416a:	b29b      	uxth	r3, r3
 800416c:	4413      	add	r3, r2
 800416e:	b299      	uxth	r1, r3
 8004170:	7d7b      	ldrb	r3, [r7, #21]
 8004172:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004176:	fb02 f303 	mul.w	r3, r2, r3
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	4413      	add	r3, r2
 800417e:	b20a      	sxth	r2, r1
 8004180:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	331e      	adds	r3, #30
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	461a      	mov	r2, r3
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	331f      	adds	r3, #31
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	021b      	lsls	r3, r3, #8
 8004194:	b29b      	uxth	r3, r3
 8004196:	4413      	add	r3, r2
 8004198:	b299      	uxth	r1, r3
 800419a:	7d7b      	ldrb	r3, [r7, #21]
 800419c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80041a0:	fb02 f303 	mul.w	r3, r2, r3
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	4413      	add	r3, r2
 80041a8:	b20a      	sxth	r2, r1
 80041aa:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      break;
 80041ae:	e000      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    default:
      break;
 80041b0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80041b2:	7d7b      	ldrb	r3, [r7, #21]
 80041b4:	3301      	adds	r3, #1
 80041b6:	757b      	strb	r3, [r7, #21]
 80041b8:	7d7a      	ldrb	r2, [r7, #21]
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
 80041bc:	429a      	cmp	r2, r3
 80041be:	f4ff ad31 	bcc.w	8003c24 <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 80041c2:	6938      	ldr	r0, [r7, #16]
 80041c4:	f00d fb2a 	bl	801181c <free>
}
 80041c8:	bf00      	nop
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60b9      	str	r1, [r7, #8]
 80041d8:	607b      	str	r3, [r7, #4]
 80041da:	4603      	mov	r3, r0
 80041dc:	73fb      	strb	r3, [r7, #15]
 80041de:	4613      	mov	r3, r2
 80041e0:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80041e2:	2300      	movs	r3, #0
 80041e4:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 80041e6:	7bbb      	ldrb	r3, [r7, #14]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d102      	bne.n	80041f2 <adBms6830ParseAux+0x22>
 80041ec:	231a      	movs	r3, #26
 80041ee:	75fb      	strb	r3, [r7, #23]
 80041f0:	e001      	b.n	80041f6 <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 80041f2:	2308      	movs	r3, #8
 80041f4:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80041f6:	7dfb      	ldrb	r3, [r7, #23]
 80041f8:	2101      	movs	r1, #1
 80041fa:	4618      	mov	r0, r3
 80041fc:	f00d fad8 	bl	80117b0 <calloc>
 8004200:	4603      	mov	r3, r0
 8004202:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d105      	bne.n	8004216 <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 800420a:	4892      	ldr	r0, [pc, #584]	@ (8004454 <adBms6830ParseAux+0x284>)
 800420c:	f00e fb52 	bl	80128b4 <puts>
    #endif
    exit(0);
 8004210:	2000      	movs	r0, #0
 8004212:	f00d fae9 	bl	80117e8 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004216:	2300      	movs	r3, #0
 8004218:	757b      	strb	r3, [r7, #21]
 800421a:	e21d      	b.n	8004658 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 800421c:	7dbb      	ldrb	r3, [r7, #22]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	4413      	add	r3, r2
 8004222:	7dfa      	ldrb	r2, [r7, #23]
 8004224:	4619      	mov	r1, r3
 8004226:	6938      	ldr	r0, [r7, #16]
 8004228:	f00e fcd5 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (data_size));
 800422c:	7d7b      	ldrb	r3, [r7, #21]
 800422e:	3301      	adds	r3, #1
 8004230:	b2db      	uxtb	r3, r3
 8004232:	7dfa      	ldrb	r2, [r7, #23]
 8004234:	fb12 f303 	smulbb	r3, r2, r3
 8004238:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800423a:	7bbb      	ldrb	r3, [r7, #14]
 800423c:	2b04      	cmp	r3, #4
 800423e:	f200 8207 	bhi.w	8004650 <adBms6830ParseAux+0x480>
 8004242:	a201      	add	r2, pc, #4	@ (adr r2, 8004248 <adBms6830ParseAux+0x78>)
 8004244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004248:	08004459 	.word	0x08004459
 800424c:	0800425d 	.word	0x0800425d
 8004250:	080042db 	.word	0x080042db
 8004254:	08004359 	.word	0x08004359
 8004258:	080043d7 	.word	0x080043d7
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	461a      	mov	r2, r3
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	3301      	adds	r3, #1
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	b29b      	uxth	r3, r3
 800426c:	4413      	add	r3, r2
 800426e:	b299      	uxth	r1, r3
 8004270:	7d7b      	ldrb	r3, [r7, #21]
 8004272:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	4413      	add	r3, r2
 800427e:	b20a      	sxth	r2, r1
 8004280:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	3302      	adds	r3, #2
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	3303      	adds	r3, #3
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	021b      	lsls	r3, r3, #8
 8004294:	b29b      	uxth	r3, r3
 8004296:	4413      	add	r3, r2
 8004298:	b299      	uxth	r1, r3
 800429a:	7d7b      	ldrb	r3, [r7, #21]
 800429c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	4413      	add	r3, r2
 80042a8:	b20a      	sxth	r2, r1
 80042aa:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	3304      	adds	r3, #4
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	461a      	mov	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	3305      	adds	r3, #5
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	021b      	lsls	r3, r3, #8
 80042be:	b29b      	uxth	r3, r3
 80042c0:	4413      	add	r3, r2
 80042c2:	b299      	uxth	r1, r3
 80042c4:	7d7b      	ldrb	r3, [r7, #21]
 80042c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80042ca:	fb02 f303 	mul.w	r3, r2, r3
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	4413      	add	r3, r2
 80042d2:	b20a      	sxth	r2, r1
 80042d4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      break;
 80042d8:	e1bb      	b.n	8004652 <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	461a      	mov	r2, r3
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	3301      	adds	r3, #1
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	021b      	lsls	r3, r3, #8
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	4413      	add	r3, r2
 80042ec:	b299      	uxth	r1, r3
 80042ee:	7d7b      	ldrb	r3, [r7, #21]
 80042f0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80042f4:	fb02 f303 	mul.w	r3, r2, r3
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	4413      	add	r3, r2
 80042fc:	b20a      	sxth	r2, r1
 80042fe:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	3302      	adds	r3, #2
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	3303      	adds	r3, #3
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	b29b      	uxth	r3, r3
 8004314:	4413      	add	r3, r2
 8004316:	b299      	uxth	r1, r3
 8004318:	7d7b      	ldrb	r3, [r7, #21]
 800431a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800431e:	fb02 f303 	mul.w	r3, r2, r3
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	4413      	add	r3, r2
 8004326:	b20a      	sxth	r2, r1
 8004328:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	3304      	adds	r3, #4
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	3305      	adds	r3, #5
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	021b      	lsls	r3, r3, #8
 800433c:	b29b      	uxth	r3, r3
 800433e:	4413      	add	r3, r2
 8004340:	b299      	uxth	r1, r3
 8004342:	7d7b      	ldrb	r3, [r7, #21]
 8004344:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004348:	fb02 f303 	mul.w	r3, r2, r3
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	4413      	add	r3, r2
 8004350:	b20a      	sxth	r2, r1
 8004352:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      break;
 8004356:	e17c      	b.n	8004652 <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	461a      	mov	r2, r3
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	3301      	adds	r3, #1
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	021b      	lsls	r3, r3, #8
 8004366:	b29b      	uxth	r3, r3
 8004368:	4413      	add	r3, r2
 800436a:	b299      	uxth	r1, r3
 800436c:	7d7b      	ldrb	r3, [r7, #21]
 800436e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	4413      	add	r3, r2
 800437a:	b20a      	sxth	r2, r1
 800437c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	3302      	adds	r3, #2
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	3303      	adds	r3, #3
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	b29b      	uxth	r3, r3
 8004392:	4413      	add	r3, r2
 8004394:	b299      	uxth	r1, r3
 8004396:	7d7b      	ldrb	r3, [r7, #21]
 8004398:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800439c:	fb02 f303 	mul.w	r3, r2, r3
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	4413      	add	r3, r2
 80043a4:	b20a      	sxth	r2, r1
 80043a6:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	3304      	adds	r3, #4
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	461a      	mov	r2, r3
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	3305      	adds	r3, #5
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	4413      	add	r3, r2
 80043be:	b299      	uxth	r1, r3
 80043c0:	7d7b      	ldrb	r3, [r7, #21]
 80043c2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80043c6:	fb02 f303 	mul.w	r3, r2, r3
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	4413      	add	r3, r2
 80043ce:	b20a      	sxth	r2, r1
 80043d0:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      break;
 80043d4:	e13d      	b.n	8004652 <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	3301      	adds	r3, #1
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	4413      	add	r3, r2
 80043e8:	b299      	uxth	r1, r3
 80043ea:	7d7b      	ldrb	r3, [r7, #21]
 80043ec:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80043f0:	fb02 f303 	mul.w	r3, r2, r3
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	4413      	add	r3, r2
 80043f8:	b20a      	sxth	r2, r1
 80043fa:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	3302      	adds	r3, #2
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	461a      	mov	r2, r3
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	3303      	adds	r3, #3
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	021b      	lsls	r3, r3, #8
 800440e:	b29b      	uxth	r3, r3
 8004410:	4413      	add	r3, r2
 8004412:	b299      	uxth	r1, r3
 8004414:	7d7b      	ldrb	r3, [r7, #21]
 8004416:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800441a:	fb02 f303 	mul.w	r3, r2, r3
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	4413      	add	r3, r2
 8004422:	b20a      	sxth	r2, r1
 8004424:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	3304      	adds	r3, #4
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	461a      	mov	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	3305      	adds	r3, #5
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	b29b      	uxth	r3, r3
 800443a:	4413      	add	r3, r2
 800443c:	b299      	uxth	r1, r3
 800443e:	7d7b      	ldrb	r3, [r7, #21]
 8004440:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004444:	fb02 f303 	mul.w	r3, r2, r3
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	4413      	add	r3, r2
 800444c:	b20a      	sxth	r2, r1
 800444e:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      break;
 8004452:	e0fe      	b.n	8004652 <adBms6830ParseAux+0x482>
 8004454:	0801619c 	.word	0x0801619c

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	461a      	mov	r2, r3
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	3301      	adds	r3, #1
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	b29b      	uxth	r3, r3
 8004468:	4413      	add	r3, r2
 800446a:	b299      	uxth	r1, r3
 800446c:	7d7b      	ldrb	r3, [r7, #21]
 800446e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004472:	fb02 f303 	mul.w	r3, r2, r3
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	4413      	add	r3, r2
 800447a:	b20a      	sxth	r2, r1
 800447c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	3302      	adds	r3, #2
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	3303      	adds	r3, #3
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	021b      	lsls	r3, r3, #8
 8004490:	b29b      	uxth	r3, r3
 8004492:	4413      	add	r3, r2
 8004494:	b299      	uxth	r1, r3
 8004496:	7d7b      	ldrb	r3, [r7, #21]
 8004498:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800449c:	fb02 f303 	mul.w	r3, r2, r3
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	4413      	add	r3, r2
 80044a4:	b20a      	sxth	r2, r1
 80044a6:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	3304      	adds	r3, #4
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	461a      	mov	r2, r3
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	3305      	adds	r3, #5
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	021b      	lsls	r3, r3, #8
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	4413      	add	r3, r2
 80044be:	b299      	uxth	r1, r3
 80044c0:	7d7b      	ldrb	r3, [r7, #21]
 80044c2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80044c6:	fb02 f303 	mul.w	r3, r2, r3
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	4413      	add	r3, r2
 80044ce:	b20a      	sxth	r2, r1
 80044d0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	3306      	adds	r3, #6
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	3307      	adds	r3, #7
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	021b      	lsls	r3, r3, #8
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	4413      	add	r3, r2
 80044e8:	b299      	uxth	r1, r3
 80044ea:	7d7b      	ldrb	r3, [r7, #21]
 80044ec:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80044f0:	fb02 f303 	mul.w	r3, r2, r3
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	4413      	add	r3, r2
 80044f8:	b20a      	sxth	r2, r1
 80044fa:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	3308      	adds	r3, #8
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	461a      	mov	r2, r3
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	3309      	adds	r3, #9
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	021b      	lsls	r3, r3, #8
 800450e:	b29b      	uxth	r3, r3
 8004510:	4413      	add	r3, r2
 8004512:	b299      	uxth	r1, r3
 8004514:	7d7b      	ldrb	r3, [r7, #21]
 8004516:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800451a:	fb02 f303 	mul.w	r3, r2, r3
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	4413      	add	r3, r2
 8004522:	b20a      	sxth	r2, r1
 8004524:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	330a      	adds	r3, #10
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	330b      	adds	r3, #11
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	021b      	lsls	r3, r3, #8
 8004538:	b29b      	uxth	r3, r3
 800453a:	4413      	add	r3, r2
 800453c:	b299      	uxth	r1, r3
 800453e:	7d7b      	ldrb	r3, [r7, #21]
 8004540:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004544:	fb02 f303 	mul.w	r3, r2, r3
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	4413      	add	r3, r2
 800454c:	b20a      	sxth	r2, r1
 800454e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	330c      	adds	r3, #12
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	461a      	mov	r2, r3
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	330d      	adds	r3, #13
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	b29b      	uxth	r3, r3
 8004564:	4413      	add	r3, r2
 8004566:	b299      	uxth	r1, r3
 8004568:	7d7b      	ldrb	r3, [r7, #21]
 800456a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	4413      	add	r3, r2
 8004576:	b20a      	sxth	r2, r1
 8004578:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	330e      	adds	r3, #14
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	330f      	adds	r3, #15
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	021b      	lsls	r3, r3, #8
 800458c:	b29b      	uxth	r3, r3
 800458e:	4413      	add	r3, r2
 8004590:	b299      	uxth	r1, r3
 8004592:	7d7b      	ldrb	r3, [r7, #21]
 8004594:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004598:	fb02 f303 	mul.w	r3, r2, r3
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	4413      	add	r3, r2
 80045a0:	b20a      	sxth	r2, r1
 80045a2:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	3310      	adds	r3, #16
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	3311      	adds	r3, #17
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	021b      	lsls	r3, r3, #8
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	4413      	add	r3, r2
 80045ba:	b299      	uxth	r1, r3
 80045bc:	7d7b      	ldrb	r3, [r7, #21]
 80045be:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80045c2:	fb02 f303 	mul.w	r3, r2, r3
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	4413      	add	r3, r2
 80045ca:	b20a      	sxth	r2, r1
 80045cc:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	3312      	adds	r3, #18
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	3313      	adds	r3, #19
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	4413      	add	r3, r2
 80045e4:	b299      	uxth	r1, r3
 80045e6:	7d7b      	ldrb	r3, [r7, #21]
 80045e8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80045ec:	fb02 f303 	mul.w	r3, r2, r3
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	4413      	add	r3, r2
 80045f4:	b20a      	sxth	r2, r1
 80045f6:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	3314      	adds	r3, #20
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	461a      	mov	r2, r3
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	3315      	adds	r3, #21
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	b29b      	uxth	r3, r3
 800460c:	4413      	add	r3, r2
 800460e:	b299      	uxth	r1, r3
 8004610:	7d7b      	ldrb	r3, [r7, #21]
 8004612:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004616:	fb02 f303 	mul.w	r3, r2, r3
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	4413      	add	r3, r2
 800461e:	b20a      	sxth	r2, r1
 8004620:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	3316      	adds	r3, #22
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	461a      	mov	r2, r3
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	3317      	adds	r3, #23
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	021b      	lsls	r3, r3, #8
 8004634:	b29b      	uxth	r3, r3
 8004636:	4413      	add	r3, r2
 8004638:	b299      	uxth	r1, r3
 800463a:	7d7b      	ldrb	r3, [r7, #21]
 800463c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004640:	fb02 f303 	mul.w	r3, r2, r3
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	4413      	add	r3, r2
 8004648:	b20a      	sxth	r2, r1
 800464a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
     break;
 800464e:	e000      	b.n	8004652 <adBms6830ParseAux+0x482>

    default:
      break;
 8004650:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004652:	7d7b      	ldrb	r3, [r7, #21]
 8004654:	3301      	adds	r3, #1
 8004656:	757b      	strb	r3, [r7, #21]
 8004658:	7d7a      	ldrb	r2, [r7, #21]
 800465a:	7bfb      	ldrb	r3, [r7, #15]
 800465c:	429a      	cmp	r2, r3
 800465e:	f4ff addd 	bcc.w	800421c <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 8004662:	6938      	ldr	r0, [r7, #16]
 8004664:	f00d f8da 	bl	801181c <free>
}
 8004668:	bf00      	nop
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	607b      	str	r3, [r7, #4]
 800467a:	4603      	mov	r3, r0
 800467c:	73fb      	strb	r3, [r7, #15]
 800467e:	4613      	mov	r3, r2
 8004680:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 8004686:	7bbb      	ldrb	r3, [r7, #14]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <adBms6830ParseRAux+0x22>
 800468c:	2316      	movs	r3, #22
 800468e:	75fb      	strb	r3, [r7, #23]
 8004690:	e001      	b.n	8004696 <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 8004692:	2308      	movs	r3, #8
 8004694:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8004696:	7dfb      	ldrb	r3, [r7, #23]
 8004698:	2101      	movs	r1, #1
 800469a:	4618      	mov	r0, r3
 800469c:	f00d f888 	bl	80117b0 <calloc>
 80046a0:	4603      	mov	r3, r0
 80046a2:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d105      	bne.n	80046b6 <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 80046aa:	487d      	ldr	r0, [pc, #500]	@ (80048a0 <adBms6830ParseRAux+0x230>)
 80046ac:	f00e f902 	bl	80128b4 <puts>
    #endif
    exit(0);
 80046b0:	2000      	movs	r0, #0
 80046b2:	f00d f899 	bl	80117e8 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80046b6:	2300      	movs	r3, #0
 80046b8:	757b      	strb	r3, [r7, #21]
 80046ba:	e1c9      	b.n	8004a50 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 80046bc:	7dbb      	ldrb	r3, [r7, #22]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	4413      	add	r3, r2
 80046c2:	7dfa      	ldrb	r2, [r7, #23]
 80046c4:	4619      	mov	r1, r3
 80046c6:	6938      	ldr	r0, [r7, #16]
 80046c8:	f00e fa85 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80046cc:	7d7b      	ldrb	r3, [r7, #21]
 80046ce:	3301      	adds	r3, #1
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	7dfa      	ldrb	r2, [r7, #23]
 80046d4:	fb12 f303 	smulbb	r3, r2, r3
 80046d8:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80046da:	7bbb      	ldrb	r3, [r7, #14]
 80046dc:	2b04      	cmp	r3, #4
 80046de:	f200 81b3 	bhi.w	8004a48 <adBms6830ParseRAux+0x3d8>
 80046e2:	a201      	add	r2, pc, #4	@ (adr r2, 80046e8 <adBms6830ParseRAux+0x78>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	080048a5 	.word	0x080048a5
 80046ec:	080046fd 	.word	0x080046fd
 80046f0:	0800477b 	.word	0x0800477b
 80046f4:	080047f9 	.word	0x080047f9
 80046f8:	08004877 	.word	0x08004877
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	3301      	adds	r3, #1
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	b29b      	uxth	r3, r3
 800470c:	4413      	add	r3, r2
 800470e:	b299      	uxth	r1, r3
 8004710:	7d7b      	ldrb	r3, [r7, #21]
 8004712:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	4413      	add	r3, r2
 800471e:	b20a      	sxth	r2, r1
 8004720:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	3302      	adds	r3, #2
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	3303      	adds	r3, #3
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	021b      	lsls	r3, r3, #8
 8004734:	b29b      	uxth	r3, r3
 8004736:	4413      	add	r3, r2
 8004738:	b299      	uxth	r1, r3
 800473a:	7d7b      	ldrb	r3, [r7, #21]
 800473c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004740:	fb02 f303 	mul.w	r3, r2, r3
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	4413      	add	r3, r2
 8004748:	b20a      	sxth	r2, r1
 800474a:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	3304      	adds	r3, #4
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	461a      	mov	r2, r3
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	3305      	adds	r3, #5
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	021b      	lsls	r3, r3, #8
 800475e:	b29b      	uxth	r3, r3
 8004760:	4413      	add	r3, r2
 8004762:	b299      	uxth	r1, r3
 8004764:	7d7b      	ldrb	r3, [r7, #21]
 8004766:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800476a:	fb02 f303 	mul.w	r3, r2, r3
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	4413      	add	r3, r2
 8004772:	b20a      	sxth	r2, r1
 8004774:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      break;
 8004778:	e167      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	3301      	adds	r3, #1
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	021b      	lsls	r3, r3, #8
 8004788:	b29b      	uxth	r3, r3
 800478a:	4413      	add	r3, r2
 800478c:	b299      	uxth	r1, r3
 800478e:	7d7b      	ldrb	r3, [r7, #21]
 8004790:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004794:	fb02 f303 	mul.w	r3, r2, r3
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	4413      	add	r3, r2
 800479c:	b20a      	sxth	r2, r1
 800479e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	3302      	adds	r3, #2
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	461a      	mov	r2, r3
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	3303      	adds	r3, #3
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	4413      	add	r3, r2
 80047b6:	b299      	uxth	r1, r3
 80047b8:	7d7b      	ldrb	r3, [r7, #21]
 80047ba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80047be:	fb02 f303 	mul.w	r3, r2, r3
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	4413      	add	r3, r2
 80047c6:	b20a      	sxth	r2, r1
 80047c8:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	3304      	adds	r3, #4
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	461a      	mov	r2, r3
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	3305      	adds	r3, #5
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	021b      	lsls	r3, r3, #8
 80047dc:	b29b      	uxth	r3, r3
 80047de:	4413      	add	r3, r2
 80047e0:	b299      	uxth	r1, r3
 80047e2:	7d7b      	ldrb	r3, [r7, #21]
 80047e4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80047e8:	fb02 f303 	mul.w	r3, r2, r3
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	4413      	add	r3, r2
 80047f0:	b20a      	sxth	r2, r1
 80047f2:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 80047f6:	e128      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	3301      	adds	r3, #1
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	b29b      	uxth	r3, r3
 8004808:	4413      	add	r3, r2
 800480a:	b299      	uxth	r1, r3
 800480c:	7d7b      	ldrb	r3, [r7, #21]
 800480e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004812:	fb02 f303 	mul.w	r3, r2, r3
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	4413      	add	r3, r2
 800481a:	b20a      	sxth	r2, r1
 800481c:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	3302      	adds	r3, #2
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	461a      	mov	r2, r3
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	3303      	adds	r3, #3
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	021b      	lsls	r3, r3, #8
 8004830:	b29b      	uxth	r3, r3
 8004832:	4413      	add	r3, r2
 8004834:	b299      	uxth	r1, r3
 8004836:	7d7b      	ldrb	r3, [r7, #21]
 8004838:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800483c:	fb02 f303 	mul.w	r3, r2, r3
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	4413      	add	r3, r2
 8004844:	b20a      	sxth	r2, r1
 8004846:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	3304      	adds	r3, #4
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	3305      	adds	r3, #5
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	b29b      	uxth	r3, r3
 800485c:	4413      	add	r3, r2
 800485e:	b299      	uxth	r1, r3
 8004860:	7d7b      	ldrb	r3, [r7, #21]
 8004862:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004866:	fb02 f303 	mul.w	r3, r2, r3
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4413      	add	r3, r2
 800486e:	b20a      	sxth	r2, r1
 8004870:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
      break;
 8004874:	e0e9      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	3301      	adds	r3, #1
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	021b      	lsls	r3, r3, #8
 8004884:	b29b      	uxth	r3, r3
 8004886:	4413      	add	r3, r2
 8004888:	b299      	uxth	r1, r3
 800488a:	7d7b      	ldrb	r3, [r7, #21]
 800488c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	4413      	add	r3, r2
 8004898:	b20a      	sxth	r2, r1
 800489a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
      break;
 800489e:	e0d4      	b.n	8004a4a <adBms6830ParseRAux+0x3da>
 80048a0:	080161c4 	.word	0x080161c4

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	461a      	mov	r2, r3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	3301      	adds	r3, #1
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	4413      	add	r3, r2
 80048b6:	b299      	uxth	r1, r3
 80048b8:	7d7b      	ldrb	r3, [r7, #21]
 80048ba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80048be:	fb02 f303 	mul.w	r3, r2, r3
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	4413      	add	r3, r2
 80048c6:	b20a      	sxth	r2, r1
 80048c8:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	3302      	adds	r3, #2
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	3303      	adds	r3, #3
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	021b      	lsls	r3, r3, #8
 80048dc:	b29b      	uxth	r3, r3
 80048de:	4413      	add	r3, r2
 80048e0:	b299      	uxth	r1, r3
 80048e2:	7d7b      	ldrb	r3, [r7, #21]
 80048e4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80048e8:	fb02 f303 	mul.w	r3, r2, r3
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	4413      	add	r3, r2
 80048f0:	b20a      	sxth	r2, r1
 80048f2:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	3304      	adds	r3, #4
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	461a      	mov	r2, r3
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	3305      	adds	r3, #5
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	021b      	lsls	r3, r3, #8
 8004906:	b29b      	uxth	r3, r3
 8004908:	4413      	add	r3, r2
 800490a:	b299      	uxth	r1, r3
 800490c:	7d7b      	ldrb	r3, [r7, #21]
 800490e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004912:	fb02 f303 	mul.w	r3, r2, r3
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	4413      	add	r3, r2
 800491a:	b20a      	sxth	r2, r1
 800491c:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	3306      	adds	r3, #6
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	3307      	adds	r3, #7
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	021b      	lsls	r3, r3, #8
 8004930:	b29b      	uxth	r3, r3
 8004932:	4413      	add	r3, r2
 8004934:	b299      	uxth	r1, r3
 8004936:	7d7b      	ldrb	r3, [r7, #21]
 8004938:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800493c:	fb02 f303 	mul.w	r3, r2, r3
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	4413      	add	r3, r2
 8004944:	b20a      	sxth	r2, r1
 8004946:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	3308      	adds	r3, #8
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	461a      	mov	r2, r3
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	3309      	adds	r3, #9
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	021b      	lsls	r3, r3, #8
 800495a:	b29b      	uxth	r3, r3
 800495c:	4413      	add	r3, r2
 800495e:	b299      	uxth	r1, r3
 8004960:	7d7b      	ldrb	r3, [r7, #21]
 8004962:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004966:	fb02 f303 	mul.w	r3, r2, r3
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	4413      	add	r3, r2
 800496e:	b20a      	sxth	r2, r1
 8004970:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	330a      	adds	r3, #10
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	330b      	adds	r3, #11
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	b29b      	uxth	r3, r3
 8004986:	4413      	add	r3, r2
 8004988:	b299      	uxth	r1, r3
 800498a:	7d7b      	ldrb	r3, [r7, #21]
 800498c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004990:	fb02 f303 	mul.w	r3, r2, r3
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	4413      	add	r3, r2
 8004998:	b20a      	sxth	r2, r1
 800499a:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	330c      	adds	r3, #12
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	461a      	mov	r2, r3
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	330d      	adds	r3, #13
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	021b      	lsls	r3, r3, #8
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	4413      	add	r3, r2
 80049b2:	b299      	uxth	r1, r3
 80049b4:	7d7b      	ldrb	r3, [r7, #21]
 80049b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80049ba:	fb02 f303 	mul.w	r3, r2, r3
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	4413      	add	r3, r2
 80049c2:	b20a      	sxth	r2, r1
 80049c4:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	330e      	adds	r3, #14
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	330f      	adds	r3, #15
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	b29b      	uxth	r3, r3
 80049da:	4413      	add	r3, r2
 80049dc:	b299      	uxth	r1, r3
 80049de:	7d7b      	ldrb	r3, [r7, #21]
 80049e0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80049e4:	fb02 f303 	mul.w	r3, r2, r3
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	4413      	add	r3, r2
 80049ec:	b20a      	sxth	r2, r1
 80049ee:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	3310      	adds	r3, #16
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	461a      	mov	r2, r3
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	3311      	adds	r3, #17
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	021b      	lsls	r3, r3, #8
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	4413      	add	r3, r2
 8004a06:	b299      	uxth	r1, r3
 8004a08:	7d7b      	ldrb	r3, [r7, #21]
 8004a0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004a0e:	fb02 f303 	mul.w	r3, r2, r3
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	4413      	add	r3, r2
 8004a16:	b20a      	sxth	r2, r1
 8004a18:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	3312      	adds	r3, #18
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	461a      	mov	r2, r3
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	3313      	adds	r3, #19
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	021b      	lsls	r3, r3, #8
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	4413      	add	r3, r2
 8004a30:	b299      	uxth	r1, r3
 8004a32:	7d7b      	ldrb	r3, [r7, #21]
 8004a34:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004a38:	fb02 f303 	mul.w	r3, r2, r3
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	4413      	add	r3, r2
 8004a40:	b20a      	sxth	r2, r1
 8004a42:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
     break;
 8004a46:	e000      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    default:
      break;
 8004a48:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a4a:	7d7b      	ldrb	r3, [r7, #21]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	757b      	strb	r3, [r7, #21]
 8004a50:	7d7a      	ldrb	r2, [r7, #21]
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	f4ff ae31 	bcc.w	80046bc <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 8004a5a:	6938      	ldr	r0, [r7, #16]
 8004a5c:	f00c fede 	bl	801181c <free>
}
 8004a60:	bf00      	nop
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
 8004a74:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004a76:	2300      	movs	r3, #0
 8004a78:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	75bb      	strb	r3, [r7, #22]
 8004a7e:	e07d      	b.n	8004b7c <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004a80:	7dbb      	ldrb	r3, [r7, #22]
 8004a82:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004a86:	fb02 f303 	mul.w	r3, r2, r3
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8004a92:	7dfb      	ldrb	r3, [r7, #23]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	4413      	add	r3, r2
 8004a98:	2208      	movs	r2, #8
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	f00e f89b 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004aa0:	7dbb      	ldrb	r3, [r7, #22]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 8004aaa:	7dbb      	ldrb	r3, [r7, #22]
 8004aac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ab0:	fb02 f303 	mul.w	r3, r2, r3
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8004abc:	b21a      	sxth	r2, r3
 8004abe:	7dbb      	ldrb	r3, [r7, #22]
 8004ac0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004ac4:	fb01 f303 	mul.w	r3, r1, r3
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	440b      	add	r3, r1
 8004acc:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8004ad0:	b21b      	sxth	r3, r3
 8004ad2:	021b      	lsls	r3, r3, #8
 8004ad4:	b21b      	sxth	r3, r3
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	b219      	sxth	r1, r3
 8004ada:	7dbb      	ldrb	r3, [r7, #22]
 8004adc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	b28a      	uxth	r2, r1
 8004aea:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004aee:	7dbb      	ldrb	r3, [r7, #22]
 8004af0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004af4:	fb02 f303 	mul.w	r3, r2, r3
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	4413      	add	r3, r2
 8004afc:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 8004b00:	b21a      	sxth	r2, r3
 8004b02:	7dbb      	ldrb	r3, [r7, #22]
 8004b04:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004b08:	fb01 f303 	mul.w	r3, r1, r3
 8004b0c:	68b9      	ldr	r1, [r7, #8]
 8004b0e:	440b      	add	r3, r1
 8004b10:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8004b14:	b21b      	sxth	r3, r3
 8004b16:	021b      	lsls	r3, r3, #8
 8004b18:	b21b      	sxth	r3, r3
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	b219      	sxth	r1, r3
 8004b1e:	7dbb      	ldrb	r3, [r7, #22]
 8004b20:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	b28a      	uxth	r2, r1
 8004b2e:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004b32:	7dbb      	ldrb	r3, [r7, #22]
 8004b34:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004b38:	fb02 f303 	mul.w	r3, r2, r3
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	4413      	add	r3, r2
 8004b40:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004b44:	b21a      	sxth	r2, r3
 8004b46:	7dbb      	ldrb	r3, [r7, #22]
 8004b48:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004b4c:	fb01 f303 	mul.w	r3, r1, r3
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	440b      	add	r3, r1
 8004b54:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004b58:	b21b      	sxth	r3, r3
 8004b5a:	021b      	lsls	r3, r3, #8
 8004b5c:	b21b      	sxth	r3, r3
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	b219      	sxth	r1, r3
 8004b62:	7dbb      	ldrb	r3, [r7, #22]
 8004b64:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	4413      	add	r3, r2
 8004b70:	b28a      	uxth	r2, r1
 8004b72:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004b76:	7dbb      	ldrb	r3, [r7, #22]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	75bb      	strb	r3, [r7, #22]
 8004b7c:	7dba      	ldrb	r2, [r7, #22]
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	f4ff af7d 	bcc.w	8004a80 <adBms6830ParseStatusA+0x18>
  }
}
 8004b86:	bf00      	nop
 8004b88:	bf00      	nop
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	4603      	mov	r3, r0
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75bb      	strb	r3, [r7, #22]
 8004ba6:	e077      	b.n	8004c98 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004ba8:	7dbb      	ldrb	r3, [r7, #22]
 8004baa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004bae:	fb02 f303 	mul.w	r3, r2, r3
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	f00e f807 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004bc8:	7dbb      	ldrb	r3, [r7, #22]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004bd2:	7dbb      	ldrb	r3, [r7, #22]
 8004bd4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004bd8:	fb02 f303 	mul.w	r3, r2, r3
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	4413      	add	r3, r2
 8004be0:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8004be4:	4618      	mov	r0, r3
 8004be6:	7dbb      	ldrb	r3, [r7, #22]
 8004be8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004bec:	fb02 f303 	mul.w	r3, r2, r3
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8004bf8:	021b      	lsls	r3, r3, #8
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	7dbb      	ldrb	r3, [r7, #22]
 8004bfe:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004c02:	fb01 f303 	mul.w	r3, r1, r3
 8004c06:	68b9      	ldr	r1, [r7, #8]
 8004c08:	440b      	add	r3, r1
 8004c0a:	4402      	add	r2, r0
 8004c0c:	b292      	uxth	r2, r2
 8004c0e:	f8a3 20da 	strh.w	r2, [r3, #218]	@ 0xda
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004c12:	7dbb      	ldrb	r3, [r7, #22]
 8004c14:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c18:	fb02 f303 	mul.w	r3, r2, r3
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 8004c24:	4618      	mov	r0, r3
 8004c26:	7dbb      	ldrb	r3, [r7, #22]
 8004c28:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c2c:	fb02 f303 	mul.w	r3, r2, r3
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	4413      	add	r3, r2
 8004c34:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	7dbb      	ldrb	r3, [r7, #22]
 8004c3e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004c42:	fb01 f303 	mul.w	r3, r1, r3
 8004c46:	68b9      	ldr	r1, [r7, #8]
 8004c48:	440b      	add	r3, r1
 8004c4a:	4402      	add	r2, r0
 8004c4c:	b292      	uxth	r2, r2
 8004c4e:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004c52:	7dbb      	ldrb	r3, [r7, #22]
 8004c54:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c58:	fb02 f303 	mul.w	r3, r2, r3
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004c64:	4618      	mov	r0, r3
 8004c66:	7dbb      	ldrb	r3, [r7, #22]
 8004c68:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c6c:	fb02 f303 	mul.w	r3, r2, r3
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	4413      	add	r3, r2
 8004c74:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004c78:	021b      	lsls	r3, r3, #8
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	7dbb      	ldrb	r3, [r7, #22]
 8004c7e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004c82:	fb01 f303 	mul.w	r3, r1, r3
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	440b      	add	r3, r1
 8004c8a:	4402      	add	r2, r0
 8004c8c:	b292      	uxth	r2, r2
 8004c8e:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004c92:	7dbb      	ldrb	r3, [r7, #22]
 8004c94:	3301      	adds	r3, #1
 8004c96:	75bb      	strb	r3, [r7, #22]
 8004c98:	7dba      	ldrb	r2, [r7, #22]
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d383      	bcc.n	8004ba8 <adBms6830ParseStatusB+0x18>
  }
}
 8004ca0:	bf00      	nop
 8004ca2:	bf00      	nop
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b086      	sub	sp, #24
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
 8004cb6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	75bb      	strb	r3, [r7, #22]
 8004cc0:	e1e7      	b.n	8005092 <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004cc2:	7dbb      	ldrb	r3, [r7, #22]
 8004cc4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004cc8:	fb02 f303 	mul.w	r3, r2, r3
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	4413      	add	r3, r2
 8004cda:	2208      	movs	r2, #8
 8004cdc:	4619      	mov	r1, r3
 8004cde:	f00d ff7a 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004ce2:	7dbb      	ldrb	r3, [r7, #22]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004cec:	7dbb      	ldrb	r3, [r7, #22]
 8004cee:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004cf2:	fb02 f303 	mul.w	r3, r2, r3
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8004cfe:	4618      	mov	r0, r3
 8004d00:	7dbb      	ldrb	r3, [r7, #22]
 8004d02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d06:	fb02 f303 	mul.w	r3, r2, r3
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8004d12:	021b      	lsls	r3, r3, #8
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	7dbb      	ldrb	r3, [r7, #22]
 8004d18:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004d1c:	fb01 f303 	mul.w	r3, r1, r3
 8004d20:	68b9      	ldr	r1, [r7, #8]
 8004d22:	440b      	add	r3, r1
 8004d24:	4402      	add	r2, r0
 8004d26:	b292      	uxth	r2, r2
 8004d28:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004d2c:	7dbb      	ldrb	r3, [r7, #22]
 8004d2e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8004d3e:	7dbb      	ldrb	r3, [r7, #22]
 8004d40:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d44:	fb02 f303 	mul.w	r3, r2, r3
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	441a      	add	r2, r3
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	b2d9      	uxtb	r1, r3
 8004d54:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004d58:	f361 13c7 	bfi	r3, r1, #7, #1
 8004d5c:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004d60:	7dbb      	ldrb	r3, [r7, #22]
 8004d62:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004d72:	1059      	asrs	r1, r3, #1
 8004d74:	7dbb      	ldrb	r3, [r7, #22]
 8004d76:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d7a:	fb02 f303 	mul.w	r3, r2, r3
 8004d7e:	68ba      	ldr	r2, [r7, #8]
 8004d80:	441a      	add	r2, r3
 8004d82:	460b      	mov	r3, r1
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	b2d9      	uxtb	r1, r3
 8004d8a:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004d8e:	f361 1386 	bfi	r3, r1, #6, #1
 8004d92:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004d96:	7dbb      	ldrb	r3, [r7, #22]
 8004d98:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d9c:	fb02 f303 	mul.w	r3, r2, r3
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	4413      	add	r3, r2
 8004da4:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004da8:	1099      	asrs	r1, r3, #2
 8004daa:	7dbb      	ldrb	r3, [r7, #22]
 8004dac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004db0:	fb02 f303 	mul.w	r3, r2, r3
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	441a      	add	r2, r3
 8004db8:	460b      	mov	r3, r1
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	b2d9      	uxtb	r1, r3
 8004dc0:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004dc4:	f361 1345 	bfi	r3, r1, #5, #1
 8004dc8:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004dcc:	7dbb      	ldrb	r3, [r7, #22]
 8004dce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004dd2:	fb02 f303 	mul.w	r3, r2, r3
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	4413      	add	r3, r2
 8004dda:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004dde:	10d9      	asrs	r1, r3, #3
 8004de0:	7dbb      	ldrb	r3, [r7, #22]
 8004de2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	441a      	add	r2, r3
 8004dee:	460b      	mov	r3, r1
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	b2d9      	uxtb	r1, r3
 8004df6:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004dfa:	f361 1304 	bfi	r3, r1, #4, #1
 8004dfe:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004e02:	7dbb      	ldrb	r3, [r7, #22]
 8004e04:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e08:	fb02 f303 	mul.w	r3, r2, r3
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004e14:	1119      	asrs	r1, r3, #4
 8004e16:	7dbb      	ldrb	r3, [r7, #22]
 8004e18:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e1c:	fb02 f303 	mul.w	r3, r2, r3
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	441a      	add	r2, r3
 8004e24:	460b      	mov	r3, r1
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	b2d9      	uxtb	r1, r3
 8004e2c:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004e30:	f361 03c3 	bfi	r3, r1, #3, #1
 8004e34:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004e38:	7dbb      	ldrb	r3, [r7, #22]
 8004e3a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e3e:	fb02 f303 	mul.w	r3, r2, r3
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	4413      	add	r3, r2
 8004e46:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004e4a:	1159      	asrs	r1, r3, #5
 8004e4c:	7dbb      	ldrb	r3, [r7, #22]
 8004e4e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
 8004e56:	68ba      	ldr	r2, [r7, #8]
 8004e58:	441a      	add	r2, r3
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	b2d9      	uxtb	r1, r3
 8004e62:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004e66:	f361 0382 	bfi	r3, r1, #2, #1
 8004e6a:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004e6e:	7dbb      	ldrb	r3, [r7, #22]
 8004e70:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e74:	fb02 f303 	mul.w	r3, r2, r3
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004e80:	1199      	asrs	r1, r3, #6
 8004e82:	7dbb      	ldrb	r3, [r7, #22]
 8004e84:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e88:	fb02 f303 	mul.w	r3, r2, r3
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	441a      	add	r2, r3
 8004e90:	460b      	mov	r3, r1
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	b2d9      	uxtb	r1, r3
 8004e98:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004e9c:	f361 0341 	bfi	r3, r1, #1, #1
 8004ea0:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004ea4:	7dbb      	ldrb	r3, [r7, #22]
 8004ea6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004eb6:	09db      	lsrs	r3, r3, #7
 8004eb8:	b2d9      	uxtb	r1, r3
 8004eba:	7dbb      	ldrb	r3, [r7, #22]
 8004ebc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ec0:	fb02 f303 	mul.w	r3, r2, r3
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	441a      	add	r2, r3
 8004ec8:	460b      	mov	r3, r1
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	b2d9      	uxtb	r1, r3
 8004ed0:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004ed4:	f361 0300 	bfi	r3, r1, #0, #1
 8004ed8:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004edc:	7dbb      	ldrb	r3, [r7, #22]
 8004ede:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ee2:	fb02 f303 	mul.w	r3, r2, r3
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	4413      	add	r3, r2
 8004eea:	f893 116a 	ldrb.w	r1, [r3, #362]	@ 0x16a
 8004eee:	7dbb      	ldrb	r3, [r7, #22]
 8004ef0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ef4:	fb02 f303 	mul.w	r3, r2, r3
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	441a      	add	r2, r3
 8004efc:	460b      	mov	r3, r1
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	b2d9      	uxtb	r1, r3
 8004f04:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004f08:	f361 13c7 	bfi	r3, r1, #7, #1
 8004f0c:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004f10:	7dbb      	ldrb	r3, [r7, #22]
 8004f12:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004f22:	1059      	asrs	r1, r3, #1
 8004f24:	7dbb      	ldrb	r3, [r7, #22]
 8004f26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f2a:	fb02 f303 	mul.w	r3, r2, r3
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	441a      	add	r2, r3
 8004f32:	460b      	mov	r3, r1
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	b2d9      	uxtb	r1, r3
 8004f3a:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004f3e:	f361 1386 	bfi	r3, r1, #6, #1
 8004f42:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004f46:	7dbb      	ldrb	r3, [r7, #22]
 8004f48:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f4c:	fb02 f303 	mul.w	r3, r2, r3
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	4413      	add	r3, r2
 8004f54:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004f58:	1099      	asrs	r1, r3, #2
 8004f5a:	7dbb      	ldrb	r3, [r7, #22]
 8004f5c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f60:	fb02 f303 	mul.w	r3, r2, r3
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	441a      	add	r2, r3
 8004f68:	460b      	mov	r3, r1
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	b2d9      	uxtb	r1, r3
 8004f70:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004f74:	f361 1345 	bfi	r3, r1, #5, #1
 8004f78:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004f7c:	7dbb      	ldrb	r3, [r7, #22]
 8004f7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004f8e:	10d9      	asrs	r1, r3, #3
 8004f90:	7dbb      	ldrb	r3, [r7, #22]
 8004f92:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f96:	fb02 f303 	mul.w	r3, r2, r3
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	441a      	add	r2, r3
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	b2d9      	uxtb	r1, r3
 8004fa6:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004faa:	f361 1304 	bfi	r3, r1, #4, #1
 8004fae:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004fb2:	7dbb      	ldrb	r3, [r7, #22]
 8004fb4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004fb8:	fb02 f303 	mul.w	r3, r2, r3
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004fc4:	1119      	asrs	r1, r3, #4
 8004fc6:	7dbb      	ldrb	r3, [r7, #22]
 8004fc8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004fcc:	fb02 f303 	mul.w	r3, r2, r3
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	441a      	add	r2, r3
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	b2d9      	uxtb	r1, r3
 8004fdc:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004fe0:	f361 03c3 	bfi	r3, r1, #3, #1
 8004fe4:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004fe8:	7dbb      	ldrb	r3, [r7, #22]
 8004fea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004fee:	fb02 f303 	mul.w	r3, r2, r3
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004ffa:	1159      	asrs	r1, r3, #5
 8004ffc:	7dbb      	ldrb	r3, [r7, #22]
 8004ffe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	441a      	add	r2, r3
 800500a:	460b      	mov	r3, r1
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	b2d9      	uxtb	r1, r3
 8005012:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8005016:	f361 0382 	bfi	r3, r1, #2, #1
 800501a:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 800501e:	7dbb      	ldrb	r3, [r7, #22]
 8005020:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	4413      	add	r3, r2
 800502c:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8005030:	1199      	asrs	r1, r3, #6
 8005032:	7dbb      	ldrb	r3, [r7, #22]
 8005034:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005038:	fb02 f303 	mul.w	r3, r2, r3
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	441a      	add	r2, r3
 8005040:	460b      	mov	r3, r1
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	b2d9      	uxtb	r1, r3
 8005048:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 800504c:	f361 0341 	bfi	r3, r1, #1, #1
 8005050:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8005054:	7dbb      	ldrb	r3, [r7, #22]
 8005056:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800505a:	fb02 f303 	mul.w	r3, r2, r3
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8005066:	09db      	lsrs	r3, r3, #7
 8005068:	b2d9      	uxtb	r1, r3
 800506a:	7dbb      	ldrb	r3, [r7, #22]
 800506c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005070:	fb02 f303 	mul.w	r3, r2, r3
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	441a      	add	r2, r3
 8005078:	460b      	mov	r3, r1
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	b2d9      	uxtb	r1, r3
 8005080:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8005084:	f361 0300 	bfi	r3, r1, #0, #1
 8005088:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800508c:	7dbb      	ldrb	r3, [r7, #22]
 800508e:	3301      	adds	r3, #1
 8005090:	75bb      	strb	r3, [r7, #22]
 8005092:	7dba      	ldrb	r2, [r7, #22]
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	429a      	cmp	r2, r3
 8005098:	f4ff ae13 	bcc.w	8004cc2 <adBms6830ParseStatusC+0x18>
  }
}
 800509c:	bf00      	nop
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b086      	sub	sp, #24
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	4603      	mov	r3, r0
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	607a      	str	r2, [r7, #4]
 80050b2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80050b4:	2300      	movs	r3, #0
 80050b6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80050b8:	2300      	movs	r3, #0
 80050ba:	75bb      	strb	r3, [r7, #22]
 80050bc:	e32b      	b.n	8005716 <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80050be:	7dbb      	ldrb	r3, [r7, #22]
 80050c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80050c4:	fb02 f303 	mul.w	r3, r2, r3
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	4413      	add	r3, r2
 80050cc:	f203 1065 	addw	r0, r3, #357	@ 0x165
 80050d0:	7dfb      	ldrb	r3, [r7, #23]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	4413      	add	r3, r2
 80050d6:	2208      	movs	r2, #8
 80050d8:	4619      	mov	r1, r3
 80050da:	f00d fd7c 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80050de:	7dbb      	ldrb	r3, [r7, #22]
 80050e0:	3301      	adds	r3, #1
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 80050e8:	7dbb      	ldrb	r3, [r7, #22]
 80050ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80050ee:	fb02 f303 	mul.w	r3, r2, r3
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	4413      	add	r3, r2
 80050f6:	f893 2165 	ldrb.w	r2, [r3, #357]	@ 0x165
 80050fa:	7dbb      	ldrb	r3, [r7, #22]
 80050fc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	68b9      	ldr	r1, [r7, #8]
 8005106:	440b      	add	r3, r1
 8005108:	f002 0201 	and.w	r2, r2, #1
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8005112:	7dbb      	ldrb	r3, [r7, #22]
 8005114:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005118:	fb02 f303 	mul.w	r3, r2, r3
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	4413      	add	r3, r2
 8005120:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8005124:	105b      	asrs	r3, r3, #1
 8005126:	b2da      	uxtb	r2, r3
 8005128:	7dbb      	ldrb	r3, [r7, #22]
 800512a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800512e:	fb01 f303 	mul.w	r3, r1, r3
 8005132:	68b9      	ldr	r1, [r7, #8]
 8005134:	440b      	add	r3, r1
 8005136:	f002 0201 	and.w	r2, r2, #1
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8005140:	7dbb      	ldrb	r3, [r7, #22]
 8005142:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	4413      	add	r3, r2
 800514e:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8005152:	109b      	asrs	r3, r3, #2
 8005154:	b2da      	uxtb	r2, r3
 8005156:	7dbb      	ldrb	r3, [r7, #22]
 8005158:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800515c:	fb01 f303 	mul.w	r3, r1, r3
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	440b      	add	r3, r1
 8005164:	f002 0201 	and.w	r2, r2, #1
 8005168:	b2d2      	uxtb	r2, r2
 800516a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 800516e:	7dbb      	ldrb	r3, [r7, #22]
 8005170:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005174:	fb02 f303 	mul.w	r3, r2, r3
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	4413      	add	r3, r2
 800517c:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8005180:	10db      	asrs	r3, r3, #3
 8005182:	b2da      	uxtb	r2, r3
 8005184:	7dbb      	ldrb	r3, [r7, #22]
 8005186:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	440b      	add	r3, r1
 8005192:	f002 0201 	and.w	r2, r2, #1
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 800519c:	7dbb      	ldrb	r3, [r7, #22]
 800519e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80051a2:	fb02 f303 	mul.w	r3, r2, r3
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	4413      	add	r3, r2
 80051aa:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 80051ae:	111b      	asrs	r3, r3, #4
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	7dbb      	ldrb	r3, [r7, #22]
 80051b4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80051b8:	fb01 f303 	mul.w	r3, r1, r3
 80051bc:	68b9      	ldr	r1, [r7, #8]
 80051be:	440b      	add	r3, r1
 80051c0:	f002 0201 	and.w	r2, r2, #1
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80051d0:	fb02 f303 	mul.w	r3, r2, r3
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	4413      	add	r3, r2
 80051d8:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 80051dc:	115b      	asrs	r3, r3, #5
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	7dbb      	ldrb	r3, [r7, #22]
 80051e2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	68b9      	ldr	r1, [r7, #8]
 80051ec:	440b      	add	r3, r1
 80051ee:	f002 0201 	and.w	r2, r2, #1
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 80051f8:	7dbb      	ldrb	r3, [r7, #22]
 80051fa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4413      	add	r3, r2
 8005206:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 800520a:	119b      	asrs	r3, r3, #6
 800520c:	b2da      	uxtb	r2, r3
 800520e:	7dbb      	ldrb	r3, [r7, #22]
 8005210:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	440b      	add	r3, r1
 800521c:	f002 0201 	and.w	r2, r2, #1
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 8005226:	7dbb      	ldrb	r3, [r7, #22]
 8005228:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800522c:	fb02 f303 	mul.w	r3, r2, r3
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	4413      	add	r3, r2
 8005234:	f893 2165 	ldrb.w	r2, [r3, #357]	@ 0x165
 8005238:	7dbb      	ldrb	r3, [r7, #22]
 800523a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800523e:	fb01 f303 	mul.w	r3, r1, r3
 8005242:	68b9      	ldr	r1, [r7, #8]
 8005244:	440b      	add	r3, r1
 8005246:	09d2      	lsrs	r2, r2, #7
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 800524e:	7dbb      	ldrb	r3, [r7, #22]
 8005250:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005254:	fb02 f303 	mul.w	r3, r2, r3
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	4413      	add	r3, r2
 800525c:	f893 2166 	ldrb.w	r2, [r3, #358]	@ 0x166
 8005260:	7dbb      	ldrb	r3, [r7, #22]
 8005262:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005266:	fb01 f303 	mul.w	r3, r1, r3
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	440b      	add	r3, r1
 800526e:	f002 0201 	and.w	r2, r2, #1
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 8005278:	7dbb      	ldrb	r3, [r7, #22]
 800527a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800527e:	fb02 f303 	mul.w	r3, r2, r3
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	4413      	add	r3, r2
 8005286:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 800528a:	105b      	asrs	r3, r3, #1
 800528c:	b2da      	uxtb	r2, r3
 800528e:	7dbb      	ldrb	r3, [r7, #22]
 8005290:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005294:	fb01 f303 	mul.w	r3, r1, r3
 8005298:	68b9      	ldr	r1, [r7, #8]
 800529a:	440b      	add	r3, r1
 800529c:	f002 0201 	and.w	r2, r2, #1
 80052a0:	b2d2      	uxtb	r2, r2
 80052a2:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 80052a6:	7dbb      	ldrb	r3, [r7, #22]
 80052a8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80052ac:	fb02 f303 	mul.w	r3, r2, r3
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	4413      	add	r3, r2
 80052b4:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 80052b8:	109b      	asrs	r3, r3, #2
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	7dbb      	ldrb	r3, [r7, #22]
 80052be:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80052c2:	fb01 f303 	mul.w	r3, r1, r3
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	440b      	add	r3, r1
 80052ca:	f002 0201 	and.w	r2, r2, #1
 80052ce:	b2d2      	uxtb	r2, r2
 80052d0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 80052d4:	7dbb      	ldrb	r3, [r7, #22]
 80052d6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80052da:	fb02 f303 	mul.w	r3, r2, r3
 80052de:	68ba      	ldr	r2, [r7, #8]
 80052e0:	4413      	add	r3, r2
 80052e2:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 80052e6:	10db      	asrs	r3, r3, #3
 80052e8:	b2da      	uxtb	r2, r3
 80052ea:	7dbb      	ldrb	r3, [r7, #22]
 80052ec:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80052f0:	fb01 f303 	mul.w	r3, r1, r3
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	440b      	add	r3, r1
 80052f8:	f002 0201 	and.w	r2, r2, #1
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 8005302:	7dbb      	ldrb	r3, [r7, #22]
 8005304:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	4413      	add	r3, r2
 8005310:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8005314:	111b      	asrs	r3, r3, #4
 8005316:	b2da      	uxtb	r2, r3
 8005318:	7dbb      	ldrb	r3, [r7, #22]
 800531a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800531e:	fb01 f303 	mul.w	r3, r1, r3
 8005322:	68b9      	ldr	r1, [r7, #8]
 8005324:	440b      	add	r3, r1
 8005326:	f002 0201 	and.w	r2, r2, #1
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8005342:	115b      	asrs	r3, r3, #5
 8005344:	b2da      	uxtb	r2, r3
 8005346:	7dbb      	ldrb	r3, [r7, #22]
 8005348:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800534c:	fb01 f303 	mul.w	r3, r1, r3
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	440b      	add	r3, r1
 8005354:	f002 0201 	and.w	r2, r2, #1
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 800535e:	7dbb      	ldrb	r3, [r7, #22]
 8005360:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005364:	fb02 f303 	mul.w	r3, r2, r3
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	4413      	add	r3, r2
 800536c:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8005370:	119b      	asrs	r3, r3, #6
 8005372:	b2da      	uxtb	r2, r3
 8005374:	7dbb      	ldrb	r3, [r7, #22]
 8005376:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800537a:	fb01 f303 	mul.w	r3, r1, r3
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	440b      	add	r3, r1
 8005382:	f002 0201 	and.w	r2, r2, #1
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 800538c:	7dbb      	ldrb	r3, [r7, #22]
 800538e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005392:	fb02 f303 	mul.w	r3, r2, r3
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	4413      	add	r3, r2
 800539a:	f893 2166 	ldrb.w	r2, [r3, #358]	@ 0x166
 800539e:	7dbb      	ldrb	r3, [r7, #22]
 80053a0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80053a4:	fb01 f303 	mul.w	r3, r1, r3
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	440b      	add	r3, r1
 80053ac:	09d2      	lsrs	r2, r2, #7
 80053ae:	b2d2      	uxtb	r2, r2
 80053b0:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 80053b4:	7dbb      	ldrb	r3, [r7, #22]
 80053b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80053ba:	fb02 f303 	mul.w	r3, r2, r3
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	4413      	add	r3, r2
 80053c2:	f893 2167 	ldrb.w	r2, [r3, #359]	@ 0x167
 80053c6:	7dbb      	ldrb	r3, [r7, #22]
 80053c8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80053cc:	fb01 f303 	mul.w	r3, r1, r3
 80053d0:	68b9      	ldr	r1, [r7, #8]
 80053d2:	440b      	add	r3, r1
 80053d4:	f002 0201 	and.w	r2, r2, #1
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 80053de:	7dbb      	ldrb	r3, [r7, #22]
 80053e0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80053e4:	fb02 f303 	mul.w	r3, r2, r3
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	4413      	add	r3, r2
 80053ec:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80053f0:	105b      	asrs	r3, r3, #1
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	7dbb      	ldrb	r3, [r7, #22]
 80053f6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80053fa:	fb01 f303 	mul.w	r3, r1, r3
 80053fe:	68b9      	ldr	r1, [r7, #8]
 8005400:	440b      	add	r3, r1
 8005402:	f002 0201 	and.w	r2, r2, #1
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 800540c:	7dbb      	ldrb	r3, [r7, #22]
 800540e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005412:	fb02 f303 	mul.w	r3, r2, r3
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	4413      	add	r3, r2
 800541a:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 800541e:	109b      	asrs	r3, r3, #2
 8005420:	b2da      	uxtb	r2, r3
 8005422:	7dbb      	ldrb	r3, [r7, #22]
 8005424:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005428:	fb01 f303 	mul.w	r3, r1, r3
 800542c:	68b9      	ldr	r1, [r7, #8]
 800542e:	440b      	add	r3, r1
 8005430:	f002 0201 	and.w	r2, r2, #1
 8005434:	b2d2      	uxtb	r2, r2
 8005436:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 800543a:	7dbb      	ldrb	r3, [r7, #22]
 800543c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005440:	fb02 f303 	mul.w	r3, r2, r3
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	4413      	add	r3, r2
 8005448:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 800544c:	10db      	asrs	r3, r3, #3
 800544e:	b2da      	uxtb	r2, r3
 8005450:	7dbb      	ldrb	r3, [r7, #22]
 8005452:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005456:	fb01 f303 	mul.w	r3, r1, r3
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	440b      	add	r3, r1
 800545e:	f002 0201 	and.w	r2, r2, #1
 8005462:	b2d2      	uxtb	r2, r2
 8005464:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 8005468:	7dbb      	ldrb	r3, [r7, #22]
 800546a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800546e:	fb02 f303 	mul.w	r3, r2, r3
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	4413      	add	r3, r2
 8005476:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 800547a:	111b      	asrs	r3, r3, #4
 800547c:	b2da      	uxtb	r2, r3
 800547e:	7dbb      	ldrb	r3, [r7, #22]
 8005480:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005484:	fb01 f303 	mul.w	r3, r1, r3
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	440b      	add	r3, r1
 800548c:	f002 0201 	and.w	r2, r2, #1
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8005496:	7dbb      	ldrb	r3, [r7, #22]
 8005498:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800549c:	fb02 f303 	mul.w	r3, r2, r3
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	4413      	add	r3, r2
 80054a4:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80054a8:	115b      	asrs	r3, r3, #5
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	7dbb      	ldrb	r3, [r7, #22]
 80054ae:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	440b      	add	r3, r1
 80054ba:	f002 0201 	and.w	r2, r2, #1
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 80054c4:	7dbb      	ldrb	r3, [r7, #22]
 80054c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80054ca:	fb02 f303 	mul.w	r3, r2, r3
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	4413      	add	r3, r2
 80054d2:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80054d6:	119b      	asrs	r3, r3, #6
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	7dbb      	ldrb	r3, [r7, #22]
 80054dc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	440b      	add	r3, r1
 80054e8:	f002 0201 	and.w	r2, r2, #1
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 80054f2:	7dbb      	ldrb	r3, [r7, #22]
 80054f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80054f8:	fb02 f303 	mul.w	r3, r2, r3
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	4413      	add	r3, r2
 8005500:	f893 2167 	ldrb.w	r2, [r3, #359]	@ 0x167
 8005504:	7dbb      	ldrb	r3, [r7, #22]
 8005506:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800550a:	fb01 f303 	mul.w	r3, r1, r3
 800550e:	68b9      	ldr	r1, [r7, #8]
 8005510:	440b      	add	r3, r1
 8005512:	09d2      	lsrs	r2, r2, #7
 8005514:	b2d2      	uxtb	r2, r2
 8005516:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 800551a:	7dbb      	ldrb	r3, [r7, #22]
 800551c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005520:	fb02 f303 	mul.w	r3, r2, r3
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	4413      	add	r3, r2
 8005528:	f893 2168 	ldrb.w	r2, [r3, #360]	@ 0x168
 800552c:	7dbb      	ldrb	r3, [r7, #22]
 800552e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	68b9      	ldr	r1, [r7, #8]
 8005538:	440b      	add	r3, r1
 800553a:	f002 0201 	and.w	r2, r2, #1
 800553e:	b2d2      	uxtb	r2, r2
 8005540:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8005544:	7dbb      	ldrb	r3, [r7, #22]
 8005546:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800554a:	fb02 f303 	mul.w	r3, r2, r3
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	4413      	add	r3, r2
 8005552:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8005556:	105b      	asrs	r3, r3, #1
 8005558:	b2da      	uxtb	r2, r3
 800555a:	7dbb      	ldrb	r3, [r7, #22]
 800555c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005560:	fb01 f303 	mul.w	r3, r1, r3
 8005564:	68b9      	ldr	r1, [r7, #8]
 8005566:	440b      	add	r3, r1
 8005568:	f002 0201 	and.w	r2, r2, #1
 800556c:	b2d2      	uxtb	r2, r2
 800556e:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 8005572:	7dbb      	ldrb	r3, [r7, #22]
 8005574:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005578:	fb02 f303 	mul.w	r3, r2, r3
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	4413      	add	r3, r2
 8005580:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8005584:	109b      	asrs	r3, r3, #2
 8005586:	b2da      	uxtb	r2, r3
 8005588:	7dbb      	ldrb	r3, [r7, #22]
 800558a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800558e:	fb01 f303 	mul.w	r3, r1, r3
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	440b      	add	r3, r1
 8005596:	f002 0201 	and.w	r2, r2, #1
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 80055a0:	7dbb      	ldrb	r3, [r7, #22]
 80055a2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	4413      	add	r3, r2
 80055ae:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 80055b2:	10db      	asrs	r3, r3, #3
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	7dbb      	ldrb	r3, [r7, #22]
 80055b8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80055bc:	fb01 f303 	mul.w	r3, r1, r3
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	440b      	add	r3, r1
 80055c4:	f002 0201 	and.w	r2, r2, #1
 80055c8:	b2d2      	uxtb	r2, r2
 80055ca:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 80055ce:	7dbb      	ldrb	r3, [r7, #22]
 80055d0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80055d4:	fb02 f303 	mul.w	r3, r2, r3
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	4413      	add	r3, r2
 80055dc:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 80055e0:	111b      	asrs	r3, r3, #4
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	7dbb      	ldrb	r3, [r7, #22]
 80055e6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80055ea:	fb01 f303 	mul.w	r3, r1, r3
 80055ee:	68b9      	ldr	r1, [r7, #8]
 80055f0:	440b      	add	r3, r1
 80055f2:	f002 0201 	and.w	r2, r2, #1
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 80055fc:	7dbb      	ldrb	r3, [r7, #22]
 80055fe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005602:	fb02 f303 	mul.w	r3, r2, r3
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	4413      	add	r3, r2
 800560a:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 800560e:	115b      	asrs	r3, r3, #5
 8005610:	b2da      	uxtb	r2, r3
 8005612:	7dbb      	ldrb	r3, [r7, #22]
 8005614:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005618:	fb01 f303 	mul.w	r3, r1, r3
 800561c:	68b9      	ldr	r1, [r7, #8]
 800561e:	440b      	add	r3, r1
 8005620:	f002 0201 	and.w	r2, r2, #1
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 800562a:	7dbb      	ldrb	r3, [r7, #22]
 800562c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005630:	fb02 f303 	mul.w	r3, r2, r3
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	4413      	add	r3, r2
 8005638:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 800563c:	119b      	asrs	r3, r3, #6
 800563e:	b2da      	uxtb	r2, r3
 8005640:	7dbb      	ldrb	r3, [r7, #22]
 8005642:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005646:	fb01 f303 	mul.w	r3, r1, r3
 800564a:	68b9      	ldr	r1, [r7, #8]
 800564c:	440b      	add	r3, r1
 800564e:	f002 0201 	and.w	r2, r2, #1
 8005652:	b2d2      	uxtb	r2, r2
 8005654:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 8005658:	7dbb      	ldrb	r3, [r7, #22]
 800565a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800565e:	fb02 f303 	mul.w	r3, r2, r3
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	4413      	add	r3, r2
 8005666:	f893 2168 	ldrb.w	r2, [r3, #360]	@ 0x168
 800566a:	7dbb      	ldrb	r3, [r7, #22]
 800566c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005670:	fb01 f303 	mul.w	r3, r1, r3
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	440b      	add	r3, r1
 8005678:	09d2      	lsrs	r2, r2, #7
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 8005680:	7dbb      	ldrb	r3, [r7, #22]
 8005682:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	4413      	add	r3, r2
 800568e:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8005692:	7dbb      	ldrb	r3, [r7, #22]
 8005694:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005698:	fb02 f303 	mul.w	r3, r2, r3
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	441a      	add	r2, r3
 80056a0:	460b      	mov	r3, r1
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	b2d9      	uxtb	r1, r3
 80056a8:	f892 3104 	ldrb.w	r3, [r2, #260]	@ 0x104
 80056ac:	f361 1387 	bfi	r3, r1, #6, #2
 80056b0:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 80056b4:	7dbb      	ldrb	r3, [r7, #22]
 80056b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80056ba:	fb02 f303 	mul.w	r3, r2, r3
 80056be:	68ba      	ldr	r2, [r7, #8]
 80056c0:	4413      	add	r3, r2
 80056c2:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 80056c6:	089b      	lsrs	r3, r3, #2
 80056c8:	b2d9      	uxtb	r1, r3
 80056ca:	7dbb      	ldrb	r3, [r7, #22]
 80056cc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80056d0:	fb02 f303 	mul.w	r3, r2, r3
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	441a      	add	r2, r3
 80056d8:	460b      	mov	r3, r1
 80056da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056de:	b2d9      	uxtb	r1, r3
 80056e0:	f892 3104 	ldrb.w	r3, [r2, #260]	@ 0x104
 80056e4:	f361 0305 	bfi	r3, r1, #0, #6
 80056e8:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 80056ec:	7dbb      	ldrb	r3, [r7, #22]
 80056ee:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80056f2:	fb02 f303 	mul.w	r3, r2, r3
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	441a      	add	r2, r3
 80056fa:	7dbb      	ldrb	r3, [r7, #22]
 80056fc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005700:	fb01 f303 	mul.w	r3, r1, r3
 8005704:	68b9      	ldr	r1, [r7, #8]
 8005706:	440b      	add	r3, r1
 8005708:	f892 216a 	ldrb.w	r2, [r2, #362]	@ 0x16a
 800570c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005710:	7dbb      	ldrb	r3, [r7, #22]
 8005712:	3301      	adds	r3, #1
 8005714:	75bb      	strb	r3, [r7, #22]
 8005716:	7dba      	ldrb	r2, [r7, #22]
 8005718:	7bfb      	ldrb	r3, [r7, #15]
 800571a:	429a      	cmp	r2, r3
 800571c:	f4ff accf 	bcc.w	80050be <adBms6830ParseStatusD+0x18>
  }
}
 8005720:	bf00      	nop
 8005722:	bf00      	nop
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b086      	sub	sp, #24
 800572e:	af00      	add	r7, sp, #0
 8005730:	4603      	mov	r3, r0
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005738:	2300      	movs	r3, #0
 800573a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800573c:	2300      	movs	r3, #0
 800573e:	75bb      	strb	r3, [r7, #22]
 8005740:	e05e      	b.n	8005800 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005742:	7dbb      	ldrb	r3, [r7, #22]
 8005744:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005748:	fb02 f303 	mul.w	r3, r2, r3
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	4413      	add	r3, r2
 8005750:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8005754:	7dfb      	ldrb	r3, [r7, #23]
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	4413      	add	r3, r2
 800575a:	2208      	movs	r2, #8
 800575c:	4619      	mov	r1, r3
 800575e:	f00d fa3a 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005762:	7dbb      	ldrb	r3, [r7, #22]
 8005764:	3301      	adds	r3, #1
 8005766:	b2db      	uxtb	r3, r3
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 800576c:	7dbb      	ldrb	r3, [r7, #22]
 800576e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4413      	add	r3, r2
 800577a:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800577e:	4619      	mov	r1, r3
 8005780:	7dbb      	ldrb	r3, [r7, #22]
 8005782:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005786:	fb02 f303 	mul.w	r3, r2, r3
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	4413      	add	r3, r2
 800578e:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8005792:	021b      	lsls	r3, r3, #8
 8005794:	b29b      	uxth	r3, r3
 8005796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800579a:	b29b      	uxth	r3, r3
 800579c:	440b      	add	r3, r1
 800579e:	b299      	uxth	r1, r3
 80057a0:	7dbb      	ldrb	r3, [r7, #22]
 80057a2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80057a6:	fb02 f303 	mul.w	r3, r2, r3
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	441a      	add	r2, r3
 80057ae:	460b      	mov	r3, r1
 80057b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057b4:	b299      	uxth	r1, r3
 80057b6:	f8b2 3106 	ldrh.w	r3, [r2, #262]	@ 0x106
 80057ba:	f361 0309 	bfi	r3, r1, #0, #10
 80057be:	f8a2 3106 	strh.w	r3, [r2, #262]	@ 0x106
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 80057c2:	7dbb      	ldrb	r3, [r7, #22]
 80057c4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80057c8:	fb02 f303 	mul.w	r3, r2, r3
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	4413      	add	r3, r2
 80057d0:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 80057d4:	091b      	lsrs	r3, r3, #4
 80057d6:	b2d9      	uxtb	r1, r3
 80057d8:	7dbb      	ldrb	r3, [r7, #22]
 80057da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80057de:	fb02 f303 	mul.w	r3, r2, r3
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	441a      	add	r2, r3
 80057e6:	460b      	mov	r3, r1
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	b2d9      	uxtb	r1, r3
 80057ee:	f892 3107 	ldrb.w	r3, [r2, #263]	@ 0x107
 80057f2:	f361 0385 	bfi	r3, r1, #2, #4
 80057f6:	f882 3107 	strb.w	r3, [r2, #263]	@ 0x107
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80057fa:	7dbb      	ldrb	r3, [r7, #22]
 80057fc:	3301      	adds	r3, #1
 80057fe:	75bb      	strb	r3, [r7, #22]
 8005800:	7dba      	ldrb	r2, [r7, #22]
 8005802:	7bfb      	ldrb	r3, [r7, #15]
 8005804:	429a      	cmp	r2, r3
 8005806:	d39c      	bcc.n	8005742 <adBms6830ParseStatusE+0x18>
  }
}
 8005808:	bf00      	nop
 800580a:	bf00      	nop
 800580c:	3718      	adds	r7, #24
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
	...

08005814 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b088      	sub	sp, #32
 8005818:	af00      	add	r7, sp, #0
 800581a:	60b9      	str	r1, [r7, #8]
 800581c:	607b      	str	r3, [r7, #4]
 800581e:	4603      	mov	r3, r0
 8005820:	73fb      	strb	r3, [r7, #15]
 8005822:	4613      	mov	r3, r2
 8005824:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 8005826:	7bbb      	ldrb	r3, [r7, #14]
 8005828:	2b05      	cmp	r3, #5
 800582a:	d868      	bhi.n	80058fe <adBms6830ParseStatus+0xea>
 800582c:	a201      	add	r2, pc, #4	@ (adr r2, 8005834 <adBms6830ParseStatus+0x20>)
 800582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005832:	bf00      	nop
 8005834:	08005893 	.word	0x08005893
 8005838:	0800584d 	.word	0x0800584d
 800583c:	0800585b 	.word	0x0800585b
 8005840:	08005869 	.word	0x08005869
 8005844:	08005877 	.word	0x08005877
 8005848:	08005885 	.word	0x08005885
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	68b9      	ldr	r1, [r7, #8]
 8005852:	4618      	mov	r0, r3
 8005854:	f7ff f908 	bl	8004a68 <adBms6830ParseStatusA>
      break;
 8005858:	e052      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 800585a:	7bfb      	ldrb	r3, [r7, #15]
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	68b9      	ldr	r1, [r7, #8]
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff f995 	bl	8004b90 <adBms6830ParseStatusB>
      break;
 8005866:	e04b      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff fa1b 	bl	8004caa <adBms6830ParseStatusC>
      break;
 8005874:	e044      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 8005876:	7bfb      	ldrb	r3, [r7, #15]
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	68b9      	ldr	r1, [r7, #8]
 800587c:	4618      	mov	r0, r3
 800587e:	f7ff fc12 	bl	80050a6 <adBms6830ParseStatusD>
      break;
 8005882:	e03d      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 8005884:	7bfb      	ldrb	r3, [r7, #15]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	68b9      	ldr	r1, [r7, #8]
 800588a:	4618      	mov	r0, r3
 800588c:	f7ff ff4d 	bl	800572a <adBms6830ParseStatusE>
      break;
 8005890:	e036      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	4618      	mov	r0, r3
 800589a:	f7ff f8e5 	bl	8004a68 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	1d9a      	adds	r2, r3, #6
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	68b9      	ldr	r1, [r7, #8]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7ff f972 	bl	8004b90 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	7b1b      	ldrb	r3, [r3, #12]
 80058b0:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	7b5b      	ldrb	r3, [r3, #13]
 80058b6:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	7b9b      	ldrb	r3, [r3, #14]
 80058bc:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	7bdb      	ldrb	r3, [r3, #15]
 80058c2:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 80058c4:	f107 0218 	add.w	r2, r7, #24
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff f9ec 	bl	8004caa <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f103 0210 	add.w	r2, r3, #16
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff fbe2 	bl	80050a6 <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7d9b      	ldrb	r3, [r3, #22]
 80058e6:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	7ddb      	ldrb	r3, [r3, #23]
 80058ec:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 80058ee:	f107 0210 	add.w	r2, r7, #16
 80058f2:	7bfb      	ldrb	r3, [r7, #15]
 80058f4:	68b9      	ldr	r1, [r7, #8]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff ff17 	bl	800572a <adBms6830ParseStatusE>
     break;
 80058fc:	e000      	b.n	8005900 <adBms6830ParseStatus+0xec>

    default:
      break;
 80058fe:	bf00      	nop
  }
}
 8005900:	bf00      	nop
 8005902:	3720      	adds	r7, #32
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	607a      	str	r2, [r7, #4]
 8005914:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005916:	2300      	movs	r3, #0
 8005918:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800591a:	2300      	movs	r3, #0
 800591c:	75bb      	strb	r3, [r7, #22]
 800591e:	e0c8      	b.n	8005ab2 <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005920:	7dbb      	ldrb	r3, [r7, #22]
 8005922:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005926:	fb02 f303 	mul.w	r3, r2, r3
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	4413      	add	r3, r2
 800592e:	f203 1073 	addw	r0, r3, #371	@ 0x173
 8005932:	7dfb      	ldrb	r3, [r7, #23]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4413      	add	r3, r2
 8005938:	2208      	movs	r2, #8
 800593a:	4619      	mov	r1, r3
 800593c:	f00d f94b 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005940:	7dbb      	ldrb	r3, [r7, #22]
 8005942:	3301      	adds	r3, #1
 8005944:	b2db      	uxtb	r3, r3
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 800594a:	7dbb      	ldrb	r3, [r7, #22]
 800594c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005950:	fb02 f303 	mul.w	r3, r2, r3
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	4413      	add	r3, r2
 8005958:	f893 2173 	ldrb.w	r2, [r3, #371]	@ 0x173
 800595c:	7dbb      	ldrb	r3, [r7, #22]
 800595e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005962:	fb01 f303 	mul.w	r3, r1, r3
 8005966:	68b9      	ldr	r1, [r7, #8]
 8005968:	440b      	add	r3, r1
 800596a:	0912      	lsrs	r2, r2, #4
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 8005972:	7dbb      	ldrb	r3, [r7, #22]
 8005974:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	4413      	add	r3, r2
 8005980:	f893 2173 	ldrb.w	r2, [r3, #371]	@ 0x173
 8005984:	7dbb      	ldrb	r3, [r7, #22]
 8005986:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800598a:	fb01 f303 	mul.w	r3, r1, r3
 800598e:	68b9      	ldr	r1, [r7, #8]
 8005990:	440b      	add	r3, r1
 8005992:	f002 020f 	and.w	r2, r2, #15
 8005996:	b2d2      	uxtb	r2, r2
 8005998:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 800599c:	7dbb      	ldrb	r3, [r7, #22]
 800599e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80059a2:	fb02 f303 	mul.w	r3, r2, r3
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	441a      	add	r2, r3
 80059aa:	7dbb      	ldrb	r3, [r7, #22]
 80059ac:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80059b0:	fb01 f303 	mul.w	r3, r1, r3
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	440b      	add	r3, r1
 80059b8:	f892 2174 	ldrb.w	r2, [r2, #372]	@ 0x174
 80059bc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 80059c0:	7dbb      	ldrb	r3, [r7, #22]
 80059c2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80059c6:	fb02 f303 	mul.w	r3, r2, r3
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	4413      	add	r3, r2
 80059ce:	f893 2175 	ldrb.w	r2, [r3, #373]	@ 0x175
 80059d2:	7dbb      	ldrb	r3, [r7, #22]
 80059d4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80059d8:	fb01 f303 	mul.w	r3, r1, r3
 80059dc:	68b9      	ldr	r1, [r7, #8]
 80059de:	440b      	add	r3, r1
 80059e0:	0912      	lsrs	r2, r2, #4
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 80059e8:	7dbb      	ldrb	r3, [r7, #22]
 80059ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80059ee:	fb02 f303 	mul.w	r3, r2, r3
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	441a      	add	r2, r3
 80059f6:	7dbb      	ldrb	r3, [r7, #22]
 80059f8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80059fc:	fb01 f303 	mul.w	r3, r1, r3
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	440b      	add	r3, r1
 8005a04:	f892 2176 	ldrb.w	r2, [r2, #374]	@ 0x176
 8005a08:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 8005a0c:	7dbb      	ldrb	r3, [r7, #22]
 8005a0e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a12:	fb02 f303 	mul.w	r3, r2, r3
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	4413      	add	r3, r2
 8005a1a:	f893 2175 	ldrb.w	r2, [r3, #373]	@ 0x175
 8005a1e:	7dbb      	ldrb	r3, [r7, #22]
 8005a20:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a24:	fb01 f303 	mul.w	r3, r1, r3
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	440b      	add	r3, r1
 8005a2c:	f002 020f 	and.w	r2, r2, #15
 8005a30:	b2d2      	uxtb	r2, r2
 8005a32:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 8005a36:	7dbb      	ldrb	r3, [r7, #22]
 8005a38:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a3c:	fb02 f303 	mul.w	r3, r2, r3
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	4413      	add	r3, r2
 8005a44:	f893 2177 	ldrb.w	r2, [r3, #375]	@ 0x177
 8005a48:	7dbb      	ldrb	r3, [r7, #22]
 8005a4a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a4e:	fb01 f303 	mul.w	r3, r1, r3
 8005a52:	68b9      	ldr	r1, [r7, #8]
 8005a54:	440b      	add	r3, r1
 8005a56:	0912      	lsrs	r2, r2, #4
 8005a58:	b2d2      	uxtb	r2, r2
 8005a5a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 8005a5e:	7dbb      	ldrb	r3, [r7, #22]
 8005a60:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a64:	fb02 f303 	mul.w	r3, r2, r3
 8005a68:	68ba      	ldr	r2, [r7, #8]
 8005a6a:	441a      	add	r2, r3
 8005a6c:	7dbb      	ldrb	r3, [r7, #22]
 8005a6e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a72:	fb01 f303 	mul.w	r3, r1, r3
 8005a76:	68b9      	ldr	r1, [r7, #8]
 8005a78:	440b      	add	r3, r1
 8005a7a:	f892 2178 	ldrb.w	r2, [r2, #376]	@ 0x178
 8005a7e:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 8005a82:	7dbb      	ldrb	r3, [r7, #22]
 8005a84:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a88:	fb02 f303 	mul.w	r3, r2, r3
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f893 2177 	ldrb.w	r2, [r3, #375]	@ 0x177
 8005a94:	7dbb      	ldrb	r3, [r7, #22]
 8005a96:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a9a:	fb01 f303 	mul.w	r3, r1, r3
 8005a9e:	68b9      	ldr	r1, [r7, #8]
 8005aa0:	440b      	add	r3, r1
 8005aa2:	f002 020f 	and.w	r2, r2, #15
 8005aa6:	b2d2      	uxtb	r2, r2
 8005aa8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005aac:	7dbb      	ldrb	r3, [r7, #22]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	75bb      	strb	r3, [r7, #22]
 8005ab2:	7dba      	ldrb	r2, [r7, #22]
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	f4ff af32 	bcc.w	8005920 <adBms6830ParseComm+0x18>
  }
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b086      	sub	sp, #24
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	4603      	mov	r3, r0
 8005ace:	60b9      	str	r1, [r7, #8]
 8005ad0:	607a      	str	r2, [r7, #4]
 8005ad2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ad8:	2300      	movs	r3, #0
 8005ada:	75bb      	strb	r3, [r7, #22]
 8005adc:	e083      	b.n	8005be6 <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005ade:	7dbb      	ldrb	r3, [r7, #22]
 8005ae0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005ae4:	fb02 f303 	mul.w	r3, r2, r3
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	4413      	add	r3, r2
 8005aec:	f203 109d 	addw	r0, r3, #413	@ 0x19d
 8005af0:	7dfb      	ldrb	r3, [r7, #23]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	4413      	add	r3, r2
 8005af6:	2208      	movs	r2, #8
 8005af8:	4619      	mov	r1, r3
 8005afa:	f00d f86c 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005afe:	7dbb      	ldrb	r3, [r7, #22]
 8005b00:	3301      	adds	r3, #1
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005b08:	7dbb      	ldrb	r3, [r7, #22]
 8005b0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b0e:	fb02 f303 	mul.w	r3, r2, r3
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	441a      	add	r2, r3
 8005b16:	7dbb      	ldrb	r3, [r7, #22]
 8005b18:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b1c:	fb01 f303 	mul.w	r3, r1, r3
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	440b      	add	r3, r1
 8005b24:	f892 219d 	ldrb.w	r2, [r2, #413]	@ 0x19d
 8005b28:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005b2c:	7dbb      	ldrb	r3, [r7, #22]
 8005b2e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b32:	fb02 f303 	mul.w	r3, r2, r3
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	441a      	add	r2, r3
 8005b3a:	7dbb      	ldrb	r3, [r7, #22]
 8005b3c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b40:	fb01 f303 	mul.w	r3, r1, r3
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	440b      	add	r3, r1
 8005b48:	f892 219e 	ldrb.w	r2, [r2, #414]	@ 0x19e
 8005b4c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005b50:	7dbb      	ldrb	r3, [r7, #22]
 8005b52:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b56:	fb02 f303 	mul.w	r3, r2, r3
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	441a      	add	r2, r3
 8005b5e:	7dbb      	ldrb	r3, [r7, #22]
 8005b60:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b64:	fb01 f303 	mul.w	r3, r1, r3
 8005b68:	68b9      	ldr	r1, [r7, #8]
 8005b6a:	440b      	add	r3, r1
 8005b6c:	f892 219f 	ldrb.w	r2, [r2, #415]	@ 0x19f
 8005b70:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005b74:	7dbb      	ldrb	r3, [r7, #22]
 8005b76:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b7a:	fb02 f303 	mul.w	r3, r2, r3
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	441a      	add	r2, r3
 8005b82:	7dbb      	ldrb	r3, [r7, #22]
 8005b84:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b88:	fb01 f303 	mul.w	r3, r1, r3
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	440b      	add	r3, r1
 8005b90:	f892 21a0 	ldrb.w	r2, [r2, #416]	@ 0x1a0
 8005b94:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005b98:	7dbb      	ldrb	r3, [r7, #22]
 8005b9a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	441a      	add	r2, r3
 8005ba6:	7dbb      	ldrb	r3, [r7, #22]
 8005ba8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005bac:	fb01 f303 	mul.w	r3, r1, r3
 8005bb0:	68b9      	ldr	r1, [r7, #8]
 8005bb2:	440b      	add	r3, r1
 8005bb4:	f892 21a1 	ldrb.w	r2, [r2, #417]	@ 0x1a1
 8005bb8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005bbc:	7dbb      	ldrb	r3, [r7, #22]
 8005bbe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005bc2:	fb02 f303 	mul.w	r3, r2, r3
 8005bc6:	68ba      	ldr	r2, [r7, #8]
 8005bc8:	441a      	add	r2, r3
 8005bca:	7dbb      	ldrb	r3, [r7, #22]
 8005bcc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005bd0:	fb01 f303 	mul.w	r3, r1, r3
 8005bd4:	68b9      	ldr	r1, [r7, #8]
 8005bd6:	440b      	add	r3, r1
 8005bd8:	f892 21a2 	ldrb.w	r2, [r2, #418]	@ 0x1a2
 8005bdc:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005be0:	7dbb      	ldrb	r3, [r7, #22]
 8005be2:	3301      	adds	r3, #1
 8005be4:	75bb      	strb	r3, [r7, #22]
 8005be6:	7dba      	ldrb	r2, [r7, #22]
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	f4ff af77 	bcc.w	8005ade <adBms6830ParseSID+0x18>
  }
}
 8005bf0:	bf00      	nop
 8005bf2:	bf00      	nop
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b086      	sub	sp, #24
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	4603      	mov	r3, r0
 8005c02:	60b9      	str	r1, [r7, #8]
 8005c04:	607a      	str	r2, [r7, #4]
 8005c06:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	75bb      	strb	r3, [r7, #22]
 8005c10:	e10d      	b.n	8005e2e <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005c12:	7dbb      	ldrb	r3, [r7, #22]
 8005c14:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c18:	fb02 f303 	mul.w	r3, r2, r3
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f203 1081 	addw	r0, r3, #385	@ 0x181
 8005c24:	7dfb      	ldrb	r3, [r7, #23]
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	4413      	add	r3, r2
 8005c2a:	2208      	movs	r2, #8
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	f00c ffd2 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005c32:	7dbb      	ldrb	r3, [r7, #22]
 8005c34:	3301      	adds	r3, #1
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	00db      	lsls	r3, r3, #3
 8005c3a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005c3c:	7dbb      	ldrb	r3, [r7, #22]
 8005c3e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c42:	fb02 f303 	mul.w	r3, r2, r3
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f893 2181 	ldrb.w	r2, [r3, #385]	@ 0x181
 8005c4e:	7dbb      	ldrb	r3, [r7, #22]
 8005c50:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005c54:	fb01 f303 	mul.w	r3, r1, r3
 8005c58:	68b9      	ldr	r1, [r7, #8]
 8005c5a:	440b      	add	r3, r1
 8005c5c:	f002 020f 	and.w	r2, r2, #15
 8005c60:	b2d2      	uxtb	r2, r2
 8005c62:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005c66:	7dbb      	ldrb	r3, [r7, #22]
 8005c68:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c6c:	fb02 f303 	mul.w	r3, r2, r3
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	4413      	add	r3, r2
 8005c74:	f893 2181 	ldrb.w	r2, [r3, #385]	@ 0x181
 8005c78:	7dbb      	ldrb	r3, [r7, #22]
 8005c7a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005c7e:	fb01 f303 	mul.w	r3, r1, r3
 8005c82:	68b9      	ldr	r1, [r7, #8]
 8005c84:	440b      	add	r3, r1
 8005c86:	0912      	lsrs	r2, r2, #4
 8005c88:	b2d2      	uxtb	r2, r2
 8005c8a:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005c8e:	7dbb      	ldrb	r3, [r7, #22]
 8005c90:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f893 2182 	ldrb.w	r2, [r3, #386]	@ 0x182
 8005ca0:	7dbb      	ldrb	r3, [r7, #22]
 8005ca2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005ca6:	fb01 f303 	mul.w	r3, r1, r3
 8005caa:	68b9      	ldr	r1, [r7, #8]
 8005cac:	440b      	add	r3, r1
 8005cae:	f002 020f 	and.w	r2, r2, #15
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005cb8:	7dbb      	ldrb	r3, [r7, #22]
 8005cba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005cbe:	fb02 f303 	mul.w	r3, r2, r3
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f893 2182 	ldrb.w	r2, [r3, #386]	@ 0x182
 8005cca:	7dbb      	ldrb	r3, [r7, #22]
 8005ccc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005cd0:	fb01 f303 	mul.w	r3, r1, r3
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	440b      	add	r3, r1
 8005cd8:	0912      	lsrs	r2, r2, #4
 8005cda:	b2d2      	uxtb	r2, r2
 8005cdc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005ce0:	7dbb      	ldrb	r3, [r7, #22]
 8005ce2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005ce6:	fb02 f303 	mul.w	r3, r2, r3
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	4413      	add	r3, r2
 8005cee:	f893 2183 	ldrb.w	r2, [r3, #387]	@ 0x183
 8005cf2:	7dbb      	ldrb	r3, [r7, #22]
 8005cf4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	68b9      	ldr	r1, [r7, #8]
 8005cfe:	440b      	add	r3, r1
 8005d00:	f002 020f 	and.w	r2, r2, #15
 8005d04:	b2d2      	uxtb	r2, r2
 8005d06:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005d0a:	7dbb      	ldrb	r3, [r7, #22]
 8005d0c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	4413      	add	r3, r2
 8005d18:	f893 2183 	ldrb.w	r2, [r3, #387]	@ 0x183
 8005d1c:	7dbb      	ldrb	r3, [r7, #22]
 8005d1e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d22:	fb01 f303 	mul.w	r3, r1, r3
 8005d26:	68b9      	ldr	r1, [r7, #8]
 8005d28:	440b      	add	r3, r1
 8005d2a:	0912      	lsrs	r2, r2, #4
 8005d2c:	b2d2      	uxtb	r2, r2
 8005d2e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005d32:	7dbb      	ldrb	r3, [r7, #22]
 8005d34:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d38:	fb02 f303 	mul.w	r3, r2, r3
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f893 2184 	ldrb.w	r2, [r3, #388]	@ 0x184
 8005d44:	7dbb      	ldrb	r3, [r7, #22]
 8005d46:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d4a:	fb01 f303 	mul.w	r3, r1, r3
 8005d4e:	68b9      	ldr	r1, [r7, #8]
 8005d50:	440b      	add	r3, r1
 8005d52:	f002 020f 	and.w	r2, r2, #15
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005d5c:	7dbb      	ldrb	r3, [r7, #22]
 8005d5e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d62:	fb02 f303 	mul.w	r3, r2, r3
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f893 2184 	ldrb.w	r2, [r3, #388]	@ 0x184
 8005d6e:	7dbb      	ldrb	r3, [r7, #22]
 8005d70:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	440b      	add	r3, r1
 8005d7c:	0912      	lsrs	r2, r2, #4
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005d84:	7dbb      	ldrb	r3, [r7, #22]
 8005d86:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	4413      	add	r3, r2
 8005d92:	f893 2185 	ldrb.w	r2, [r3, #389]	@ 0x185
 8005d96:	7dbb      	ldrb	r3, [r7, #22]
 8005d98:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d9c:	fb01 f303 	mul.w	r3, r1, r3
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	440b      	add	r3, r1
 8005da4:	f002 020f 	and.w	r2, r2, #15
 8005da8:	b2d2      	uxtb	r2, r2
 8005daa:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005dae:	7dbb      	ldrb	r3, [r7, #22]
 8005db0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005db4:	fb02 f303 	mul.w	r3, r2, r3
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	4413      	add	r3, r2
 8005dbc:	f893 2185 	ldrb.w	r2, [r3, #389]	@ 0x185
 8005dc0:	7dbb      	ldrb	r3, [r7, #22]
 8005dc2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005dc6:	fb01 f303 	mul.w	r3, r1, r3
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	440b      	add	r3, r1
 8005dce:	0912      	lsrs	r2, r2, #4
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005dd6:	7dbb      	ldrb	r3, [r7, #22]
 8005dd8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005ddc:	fb02 f303 	mul.w	r3, r2, r3
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	4413      	add	r3, r2
 8005de4:	f893 2186 	ldrb.w	r2, [r3, #390]	@ 0x186
 8005de8:	7dbb      	ldrb	r3, [r7, #22]
 8005dea:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005dee:	fb01 f303 	mul.w	r3, r1, r3
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	440b      	add	r3, r1
 8005df6:	f002 020f 	and.w	r2, r2, #15
 8005dfa:	b2d2      	uxtb	r2, r2
 8005dfc:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005e00:	7dbb      	ldrb	r3, [r7, #22]
 8005e02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005e06:	fb02 f303 	mul.w	r3, r2, r3
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f893 2186 	ldrb.w	r2, [r3, #390]	@ 0x186
 8005e12:	7dbb      	ldrb	r3, [r7, #22]
 8005e14:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005e18:	fb01 f303 	mul.w	r3, r1, r3
 8005e1c:	68b9      	ldr	r1, [r7, #8]
 8005e1e:	440b      	add	r3, r1
 8005e20:	0912      	lsrs	r2, r2, #4
 8005e22:	b2d2      	uxtb	r2, r2
 8005e24:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e28:	7dbb      	ldrb	r3, [r7, #22]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	75bb      	strb	r3, [r7, #22]
 8005e2e:	7dba      	ldrb	r2, [r7, #22]
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	f4ff aeed 	bcc.w	8005c12 <adBms6830ParsePwma+0x18>
  }
}
 8005e38:	bf00      	nop
 8005e3a:	bf00      	nop
 8005e3c:	3718      	adds	r7, #24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b086      	sub	sp, #24
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	4603      	mov	r3, r0
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	607a      	str	r2, [r7, #4]
 8005e4e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005e50:	2300      	movs	r3, #0
 8005e52:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e54:	2300      	movs	r3, #0
 8005e56:	75bb      	strb	r3, [r7, #22]
 8005e58:	e069      	b.n	8005f2e <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005e5a:	7dbb      	ldrb	r3, [r7, #22]
 8005e5c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005e60:	fb02 f303 	mul.w	r3, r2, r3
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	4413      	add	r3, r2
 8005e68:	f203 108f 	addw	r0, r3, #399	@ 0x18f
 8005e6c:	7dfb      	ldrb	r3, [r7, #23]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	4413      	add	r3, r2
 8005e72:	2208      	movs	r2, #8
 8005e74:	4619      	mov	r1, r3
 8005e76:	f00c feae 	bl	8012bd6 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005e7a:	7dbb      	ldrb	r3, [r7, #22]
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005e84:	7dbb      	ldrb	r3, [r7, #22]
 8005e86:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005e8a:	fb02 f303 	mul.w	r3, r2, r3
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	4413      	add	r3, r2
 8005e92:	f893 218f 	ldrb.w	r2, [r3, #399]	@ 0x18f
 8005e96:	7dbb      	ldrb	r3, [r7, #22]
 8005e98:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005e9c:	fb01 f303 	mul.w	r3, r1, r3
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	440b      	add	r3, r1
 8005ea4:	f002 020f 	and.w	r2, r2, #15
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005eae:	7dbb      	ldrb	r3, [r7, #22]
 8005eb0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005eb4:	fb02 f303 	mul.w	r3, r2, r3
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f893 218f 	ldrb.w	r2, [r3, #399]	@ 0x18f
 8005ec0:	7dbb      	ldrb	r3, [r7, #22]
 8005ec2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005ec6:	fb01 f303 	mul.w	r3, r1, r3
 8005eca:	68b9      	ldr	r1, [r7, #8]
 8005ecc:	440b      	add	r3, r1
 8005ece:	0912      	lsrs	r2, r2, #4
 8005ed0:	b2d2      	uxtb	r2, r2
 8005ed2:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005ed6:	7dbb      	ldrb	r3, [r7, #22]
 8005ed8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005edc:	fb02 f303 	mul.w	r3, r2, r3
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f893 2190 	ldrb.w	r2, [r3, #400]	@ 0x190
 8005ee8:	7dbb      	ldrb	r3, [r7, #22]
 8005eea:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005eee:	fb01 f303 	mul.w	r3, r1, r3
 8005ef2:	68b9      	ldr	r1, [r7, #8]
 8005ef4:	440b      	add	r3, r1
 8005ef6:	f002 020f 	and.w	r2, r2, #15
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005f00:	7dbb      	ldrb	r3, [r7, #22]
 8005f02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005f06:	fb02 f303 	mul.w	r3, r2, r3
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f893 2190 	ldrb.w	r2, [r3, #400]	@ 0x190
 8005f12:	7dbb      	ldrb	r3, [r7, #22]
 8005f14:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005f18:	fb01 f303 	mul.w	r3, r1, r3
 8005f1c:	68b9      	ldr	r1, [r7, #8]
 8005f1e:	440b      	add	r3, r1
 8005f20:	0912      	lsrs	r2, r2, #4
 8005f22:	b2d2      	uxtb	r2, r2
 8005f24:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f28:	7dbb      	ldrb	r3, [r7, #22]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	75bb      	strb	r3, [r7, #22]
 8005f2e:	7dba      	ldrb	r2, [r7, #22]
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d391      	bcc.n	8005e5a <adBms6830ParsePwmb+0x18>
  }
}
 8005f36:	bf00      	nop
 8005f38:	bf00      	nop
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60b9      	str	r1, [r7, #8]
 8005f48:	607b      	str	r3, [r7, #4]
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	73fb      	strb	r3, [r7, #15]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005f52:	7bbb      	ldrb	r3, [r7, #14]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d002      	beq.n	8005f5e <adBms6830ParsePwm+0x1e>
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d007      	beq.n	8005f6c <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005f5c:	e00d      	b.n	8005f7a <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005f5e:	7bfb      	ldrb	r3, [r7, #15]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7ff fe48 	bl	8005bfa <adBms6830ParsePwma>
      break;
 8005f6a:	e006      	b.n	8005f7a <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005f6c:	7bfb      	ldrb	r3, [r7, #15]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	68b9      	ldr	r1, [r7, #8]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff ff65 	bl	8005e42 <adBms6830ParsePwmb>
      break;
 8005f78:	bf00      	nop
  }
}
 8005f7a:	bf00      	nop
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b085      	sub	sp, #20
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	4603      	mov	r3, r0
 8005f8a:	6039      	str	r1, [r7, #0]
 8005f8c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]
 8005f92:	e0fa      	b.n	800618a <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005f9a:	fb02 f303 	mul.w	r3, r2, r3
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	b25b      	sxtb	r3, r3
 8005fac:	01db      	lsls	r3, r3, #7
 8005fae:	b25a      	sxtb	r2, r3
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005fb6:	fb01 f303 	mul.w	r3, r1, r3
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	440b      	add	r3, r1
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	b25b      	sxtb	r3, r3
 8005fc8:	f003 0307 	and.w	r3, r3, #7
 8005fcc:	b25b      	sxtb	r3, r3
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	b259      	sxtb	r1, r3
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005fd8:	fb02 f303 	mul.w	r3, r2, r3
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	4413      	add	r3, r2
 8005fe0:	b2ca      	uxtb	r2, r1
 8005fe2:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
 8005fe8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005fec:	fb02 f303 	mul.w	r3, r2, r3
 8005ff0:	683a      	ldr	r2, [r7, #0]
 8005ff2:	441a      	add	r2, r3
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005ffa:	fb01 f303 	mul.w	r3, r1, r3
 8005ffe:	6839      	ldr	r1, [r7, #0]
 8006000:	440b      	add	r3, r1
 8006002:	7852      	ldrb	r2, [r2, #1]
 8006004:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8006008:	7bfb      	ldrb	r3, [r7, #15]
 800600a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800600e:	fb02 f303 	mul.w	r3, r2, r3
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	4413      	add	r3, r2
 8006016:	789b      	ldrb	r3, [r3, #2]
 8006018:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800601c:	b2db      	uxtb	r3, r3
 800601e:	b25b      	sxtb	r3, r3
 8006020:	01db      	lsls	r3, r3, #7
 8006022:	b25a      	sxtb	r2, r3
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800602a:	fb01 f303 	mul.w	r3, r1, r3
 800602e:	6839      	ldr	r1, [r7, #0]
 8006030:	440b      	add	r3, r1
 8006032:	789b      	ldrb	r3, [r3, #2]
 8006034:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006038:	b2db      	uxtb	r3, r3
 800603a:	b25b      	sxtb	r3, r3
 800603c:	019b      	lsls	r3, r3, #6
 800603e:	b25b      	sxtb	r3, r3
 8006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006044:	b25b      	sxtb	r3, r3
 8006046:	4313      	orrs	r3, r2
 8006048:	b25a      	sxtb	r2, r3
 800604a:	7bfb      	ldrb	r3, [r7, #15]
 800604c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	6839      	ldr	r1, [r7, #0]
 8006056:	440b      	add	r3, r1
 8006058:	789b      	ldrb	r3, [r3, #2]
 800605a:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800605e:	b2db      	uxtb	r3, r3
 8006060:	b25b      	sxtb	r3, r3
 8006062:	00db      	lsls	r3, r3, #3
 8006064:	b25b      	sxtb	r3, r3
 8006066:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800606a:	b25b      	sxtb	r3, r3
 800606c:	4313      	orrs	r3, r2
 800606e:	b259      	sxtb	r1, r3
 8006070:	7bfb      	ldrb	r3, [r7, #15]
 8006072:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006076:	fb02 f303 	mul.w	r3, r2, r3
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	4413      	add	r3, r2
 800607e:	b2ca      	uxtb	r2, r1
 8006080:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8006084:	7bfb      	ldrb	r3, [r7, #15]
 8006086:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800608a:	fb02 f303 	mul.w	r3, r2, r3
 800608e:	683a      	ldr	r2, [r7, #0]
 8006090:	4413      	add	r3, r2
 8006092:	885b      	ldrh	r3, [r3, #2]
 8006094:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8006098:	b299      	uxth	r1, r3
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	4413      	add	r3, r2
 80060a8:	b2ca      	uxtb	r2, r1
 80060aa:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
 80060b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80060b4:	fb02 f303 	mul.w	r3, r2, r3
 80060b8:	683a      	ldr	r2, [r7, #0]
 80060ba:	4413      	add	r3, r2
 80060bc:	885b      	ldrh	r3, [r3, #2]
 80060be:	f3c3 1349 	ubfx	r3, r3, #5, #10
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	121b      	asrs	r3, r3, #8
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
 80060ca:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80060ce:	fb01 f303 	mul.w	r3, r1, r3
 80060d2:	6839      	ldr	r1, [r7, #0]
 80060d4:	440b      	add	r3, r1
 80060d6:	f002 0203 	and.w	r2, r2, #3
 80060da:	b2d2      	uxtb	r2, r2
 80060dc:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 80060e0:	7bfb      	ldrb	r3, [r7, #15]
 80060e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80060e6:	fb02 f303 	mul.w	r3, r2, r3
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	4413      	add	r3, r2
 80060ee:	78db      	ldrb	r3, [r3, #3]
 80060f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	b25b      	sxtb	r3, r3
 80060f8:	015b      	lsls	r3, r3, #5
 80060fa:	b25b      	sxtb	r3, r3
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	b25a      	sxtb	r2, r3
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006108:	fb01 f303 	mul.w	r3, r1, r3
 800610c:	6839      	ldr	r1, [r7, #0]
 800610e:	440b      	add	r3, r1
 8006110:	791b      	ldrb	r3, [r3, #4]
 8006112:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006116:	b2db      	uxtb	r3, r3
 8006118:	b25b      	sxtb	r3, r3
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	b25b      	sxtb	r3, r3
 800611e:	f003 0310 	and.w	r3, r3, #16
 8006122:	b25b      	sxtb	r3, r3
 8006124:	4313      	orrs	r3, r2
 8006126:	b25a      	sxtb	r2, r3
 8006128:	7bfb      	ldrb	r3, [r7, #15]
 800612a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800612e:	fb01 f303 	mul.w	r3, r1, r3
 8006132:	6839      	ldr	r1, [r7, #0]
 8006134:	440b      	add	r3, r1
 8006136:	791b      	ldrb	r3, [r3, #4]
 8006138:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800613c:	b2db      	uxtb	r3, r3
 800613e:	b25b      	sxtb	r3, r3
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	b25b      	sxtb	r3, r3
 8006144:	f003 0308 	and.w	r3, r3, #8
 8006148:	b25b      	sxtb	r3, r3
 800614a:	4313      	orrs	r3, r2
 800614c:	b25a      	sxtb	r2, r3
 800614e:	7bfb      	ldrb	r3, [r7, #15]
 8006150:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006154:	fb01 f303 	mul.w	r3, r1, r3
 8006158:	6839      	ldr	r1, [r7, #0]
 800615a:	440b      	add	r3, r1
 800615c:	791b      	ldrb	r3, [r3, #4]
 800615e:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8006162:	b2db      	uxtb	r3, r3
 8006164:	b25b      	sxtb	r3, r3
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	b25b      	sxtb	r3, r3
 800616c:	4313      	orrs	r3, r2
 800616e:	b259      	sxtb	r1, r3
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006176:	fb02 f303 	mul.w	r3, r2, r3
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	4413      	add	r3, r2
 800617e:	b2ca      	uxtb	r2, r1
 8006180:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	3301      	adds	r3, #1
 8006188:	73fb      	strb	r3, [r7, #15]
 800618a:	7bfa      	ldrb	r2, [r7, #15]
 800618c:	79fb      	ldrb	r3, [r7, #7]
 800618e:	429a      	cmp	r2, r3
 8006190:	f4ff af00 	bcc.w	8005f94 <adBms6830CreateConfiga+0x12>
  }
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b085      	sub	sp, #20
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	4603      	mov	r3, r0
 80061aa:	6039      	str	r1, [r7, #0]
 80061ac:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80061ae:	2300      	movs	r3, #0
 80061b0:	73fb      	strb	r3, [r7, #15]
 80061b2:	e0ac      	b.n	800630e <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	4413      	add	r3, r2
 80061c2:	8999      	ldrh	r1, [r3, #12]
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
 80061c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80061ca:	fb02 f303 	mul.w	r3, r2, r3
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	4413      	add	r3, r2
 80061d2:	b2ca      	uxtb	r2, r1
 80061d4:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
 80061da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80061de:	fb02 f303 	mul.w	r3, r2, r3
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	4413      	add	r3, r2
 80061e6:	89db      	ldrh	r3, [r3, #14]
 80061e8:	b25b      	sxtb	r3, r3
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	b25a      	sxtb	r2, r3
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
 80061f0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80061f4:	fb01 f303 	mul.w	r3, r1, r3
 80061f8:	6839      	ldr	r1, [r7, #0]
 80061fa:	440b      	add	r3, r1
 80061fc:	899b      	ldrh	r3, [r3, #12]
 80061fe:	0a1b      	lsrs	r3, r3, #8
 8006200:	b29b      	uxth	r3, r3
 8006202:	b25b      	sxtb	r3, r3
 8006204:	4313      	orrs	r3, r2
 8006206:	b259      	sxtb	r1, r3
 8006208:	7bfb      	ldrb	r3, [r7, #15]
 800620a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800620e:	fb02 f303 	mul.w	r3, r2, r3
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	4413      	add	r3, r2
 8006216:	b2ca      	uxtb	r2, r1
 8006218:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 800621c:	7bfb      	ldrb	r3, [r7, #15]
 800621e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006222:	fb02 f303 	mul.w	r3, r2, r3
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	4413      	add	r3, r2
 800622a:	89db      	ldrh	r3, [r3, #14]
 800622c:	091b      	lsrs	r3, r3, #4
 800622e:	b299      	uxth	r1, r3
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006236:	fb02 f303 	mul.w	r3, r2, r3
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	4413      	add	r3, r2
 800623e:	b2ca      	uxtb	r2, r1
 8006240:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8006244:	7bfb      	ldrb	r3, [r7, #15]
 8006246:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800624a:	fb02 f303 	mul.w	r3, r2, r3
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	4413      	add	r3, r2
 8006252:	7c1b      	ldrb	r3, [r3, #16]
 8006254:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006258:	b2db      	uxtb	r3, r3
 800625a:	b25b      	sxtb	r3, r3
 800625c:	01db      	lsls	r3, r3, #7
 800625e:	b25a      	sxtb	r2, r3
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006266:	fb01 f303 	mul.w	r3, r1, r3
 800626a:	6839      	ldr	r1, [r7, #0]
 800626c:	440b      	add	r3, r1
 800626e:	7c1b      	ldrb	r3, [r3, #16]
 8006270:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006274:	b2db      	uxtb	r3, r3
 8006276:	b25b      	sxtb	r3, r3
 8006278:	019b      	lsls	r3, r3, #6
 800627a:	b25b      	sxtb	r3, r3
 800627c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006280:	b25b      	sxtb	r3, r3
 8006282:	4313      	orrs	r3, r2
 8006284:	b25a      	sxtb	r2, r3
 8006286:	7bfb      	ldrb	r3, [r7, #15]
 8006288:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800628c:	fb01 f303 	mul.w	r3, r1, r3
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	440b      	add	r3, r1
 8006294:	7c1b      	ldrb	r3, [r3, #16]
 8006296:	f3c3 0385 	ubfx	r3, r3, #2, #6
 800629a:	b2db      	uxtb	r3, r3
 800629c:	b25b      	sxtb	r3, r3
 800629e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062a2:	b25b      	sxtb	r3, r3
 80062a4:	4313      	orrs	r3, r2
 80062a6:	b259      	sxtb	r1, r3
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4413      	add	r3, r2
 80062b6:	b2ca      	uxtb	r2, r1
 80062b8:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062c2:	fb02 f303 	mul.w	r3, r2, r3
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	4413      	add	r3, r2
 80062ca:	8a59      	ldrh	r1, [r3, #18]
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
 80062ce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	4413      	add	r3, r2
 80062da:	b2ca      	uxtb	r2, r1
 80062dc:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 80062e0:	7bfb      	ldrb	r3, [r7, #15]
 80062e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	4413      	add	r3, r2
 80062ee:	8a5b      	ldrh	r3, [r3, #18]
 80062f0:	0a1b      	lsrs	r3, r3, #8
 80062f2:	b299      	uxth	r1, r3
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	4413      	add	r3, r2
 8006302:	b2ca      	uxtb	r2, r1
 8006304:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	3301      	adds	r3, #1
 800630c:	73fb      	strb	r3, [r7, #15]
 800630e:	7bfa      	ldrb	r2, [r7, #15]
 8006310:	79fb      	ldrb	r3, [r7, #7]
 8006312:	429a      	cmp	r2, r3
 8006314:	f4ff af4e 	bcc.w	80061b4 <adBms6830CreateConfigb+0x12>
  }
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <adBms6830CreateConfigc>:

void adBms6830CreateConfigc(uint8_t tIC, cell_asic *ic)
{
 8006326:	b480      	push	{r7}
 8006328:	b085      	sub	sp, #20
 800632a:	af00      	add	r7, sp, #0
 800632c:	4603      	mov	r3, r0
 800632e:	6039      	str	r1, [r7, #0]
 8006330:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006332:	2300      	movs	r3, #0
 8006334:	73fb      	strb	r3, [r7, #15]
 8006336:	e05b      	b.n	80063f0 <adBms6830CreateConfigc+0xca>
  {
    /* Byte 0 and 1: 16-bit Cell Enable Mask */
    ic[curr_ic].configc.tx_data[0] = (ic[curr_ic].tx_cfgc.cell_en & 0x00FF);
 8006338:	7bfb      	ldrb	r3, [r7, #15]
 800633a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800633e:	fb02 f303 	mul.w	r3, r2, r3
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	4413      	add	r3, r2
 8006346:	8b99      	ldrh	r1, [r3, #28]
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	4413      	add	r3, r2
 8006356:	b2ca      	uxtb	r2, r1
 8006358:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
    ic[curr_ic].configc.tx_data[1] = ((ic[curr_ic].tx_cfgc.cell_en & 0xFF00) >> 8);
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006362:	fb02 f303 	mul.w	r3, r2, r3
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	4413      	add	r3, r2
 800636a:	8b9b      	ldrh	r3, [r3, #28]
 800636c:	0a1b      	lsrs	r3, r3, #8
 800636e:	b299      	uxth	r1, r3
 8006370:	7bfb      	ldrb	r3, [r7, #15]
 8006372:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006376:	fb02 f303 	mul.w	r3, r2, r3
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	4413      	add	r3, r2
 800637e:	b2ca      	uxtb	r2, r1
 8006380:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144

    /* Byte 2: Filter Configuration [2:0] */
    ic[curr_ic].configc.tx_data[2] = (ic[curr_ic].tx_cfgc.fc & 0x07);
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	4413      	add	r3, r2
 8006392:	7f9b      	ldrb	r3, [r3, #30]
 8006394:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8006398:	b2d9      	uxtb	r1, r3
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063a0:	fb02 f303 	mul.w	r3, r2, r3
 80063a4:	683a      	ldr	r2, [r7, #0]
 80063a6:	4413      	add	r3, r2
 80063a8:	460a      	mov	r2, r1
 80063aa:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

    /* Bytes 3-5: Reserved (Set to 0 for safety) */
    ic[curr_ic].configc.tx_data[3] = 0x00;
 80063ae:	7bfb      	ldrb	r3, [r7, #15]
 80063b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063b4:	fb02 f303 	mul.w	r3, r2, r3
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	4413      	add	r3, r2
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    ic[curr_ic].configc.tx_data[4] = 0x00;
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063c8:	fb02 f303 	mul.w	r3, r2, r3
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	4413      	add	r3, r2
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    ic[curr_ic].configc.tx_data[5] = 0x00;
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063dc:	fb02 f303 	mul.w	r3, r2, r3
 80063e0:	683a      	ldr	r2, [r7, #0]
 80063e2:	4413      	add	r3, r2
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80063ea:	7bfb      	ldrb	r3, [r7, #15]
 80063ec:	3301      	adds	r3, #1
 80063ee:	73fb      	strb	r3, [r7, #15]
 80063f0:	7bfa      	ldrb	r2, [r7, #15]
 80063f2:	79fb      	ldrb	r3, [r7, #7]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d39f      	bcc.n	8006338 <adBms6830CreateConfigc+0x12>
  }
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 8006406:	b480      	push	{r7}
 8006408:	b085      	sub	sp, #20
 800640a:	af00      	add	r7, sp, #0
 800640c:	4603      	mov	r3, r0
 800640e:	6039      	str	r1, [r7, #0]
 8006410:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006412:	2300      	movs	r3, #0
 8006414:	73fb      	strb	r3, [r7, #15]
 8006416:	e147      	b.n	80066a8 <adBms6830CreateClrflagData+0x2a2>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 8006418:	7bfb      	ldrb	r3, [r7, #15]
 800641a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800641e:	fb02 f303 	mul.w	r3, r2, r3
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	4413      	add	r3, r2
 8006426:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
 8006428:	7bfb      	ldrb	r3, [r7, #15]
 800642a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800642e:	fb02 f303 	mul.w	r3, r2, r3
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	4413      	add	r3, r2
 8006436:	b2ca      	uxtb	r2, r1
 8006438:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 800643c:	7bfb      	ldrb	r3, [r7, #15]
 800643e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006442:	fb02 f303 	mul.w	r3, r2, r3
 8006446:	683a      	ldr	r2, [r7, #0]
 8006448:	4413      	add	r3, r2
 800644a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800644c:	0a1b      	lsrs	r3, r3, #8
 800644e:	b299      	uxth	r1, r3
 8006450:	7bfb      	ldrb	r3, [r7, #15]
 8006452:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006456:	fb02 f303 	mul.w	r3, r2, r3
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	4413      	add	r3, r2
 800645e:	b2ca      	uxtb	r2, r1
 8006460:	f883 2152 	strb.w	r2, [r3, #338]	@ 0x152
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800646a:	fb02 f303 	mul.w	r3, r2, r3
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	4413      	add	r3, r2
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2153 	strb.w	r2, [r3, #339]	@ 0x153
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800647e:	fb02 f303 	mul.w	r3, r2, r3
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	4413      	add	r3, r2
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2154 	strb.w	r2, [r3, #340]	@ 0x154
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 800648c:	7bfb      	ldrb	r3, [r7, #15]
 800648e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006492:	fb02 f303 	mul.w	r3, r2, r3
 8006496:	683a      	ldr	r2, [r7, #0]
 8006498:	4413      	add	r3, r2
 800649a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800649e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	b25b      	sxtb	r3, r3
 80064a6:	01db      	lsls	r3, r3, #7
 80064a8:	b25a      	sxtb	r2, r3
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
 80064ac:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064b0:	fb01 f303 	mul.w	r3, r1, r3
 80064b4:	6839      	ldr	r1, [r7, #0]
 80064b6:	440b      	add	r3, r1
 80064b8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80064bc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	b25b      	sxtb	r3, r3
 80064c4:	019b      	lsls	r3, r3, #6
 80064c6:	b25b      	sxtb	r3, r3
 80064c8:	4313      	orrs	r3, r2
 80064ca:	b25a      	sxtb	r2, r3
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064d2:	fb01 f303 	mul.w	r3, r1, r3
 80064d6:	6839      	ldr	r1, [r7, #0]
 80064d8:	440b      	add	r3, r1
 80064da:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80064de:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	b25b      	sxtb	r3, r3
 80064e6:	015b      	lsls	r3, r3, #5
 80064e8:	b25b      	sxtb	r3, r3
 80064ea:	4313      	orrs	r3, r2
 80064ec:	b25a      	sxtb	r2, r3
 80064ee:	7bfb      	ldrb	r3, [r7, #15]
 80064f0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064f4:	fb01 f303 	mul.w	r3, r1, r3
 80064f8:	6839      	ldr	r1, [r7, #0]
 80064fa:	440b      	add	r3, r1
 80064fc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006500:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006504:	b2db      	uxtb	r3, r3
 8006506:	b25b      	sxtb	r3, r3
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	b25b      	sxtb	r3, r3
 800650c:	4313      	orrs	r3, r2
 800650e:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006516:	fb01 f303 	mul.w	r3, r1, r3
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	440b      	add	r3, r1
 800651e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006522:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006526:	b2db      	uxtb	r3, r3
 8006528:	b25b      	sxtb	r3, r3
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	b25b      	sxtb	r3, r3
 800652e:	4313      	orrs	r3, r2
 8006530:	b25a      	sxtb	r2, r3
 8006532:	7bfb      	ldrb	r3, [r7, #15]
 8006534:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006538:	fb01 f303 	mul.w	r3, r1, r3
 800653c:	6839      	ldr	r1, [r7, #0]
 800653e:	440b      	add	r3, r1
 8006540:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006544:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006548:	b2db      	uxtb	r3, r3
 800654a:	b25b      	sxtb	r3, r3
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	b25b      	sxtb	r3, r3
 8006550:	4313      	orrs	r3, r2
 8006552:	b25a      	sxtb	r2, r3
 8006554:	7bfb      	ldrb	r3, [r7, #15]
 8006556:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800655a:	fb01 f303 	mul.w	r3, r1, r3
 800655e:	6839      	ldr	r1, [r7, #0]
 8006560:	440b      	add	r3, r1
 8006562:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006566:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800656a:	b2db      	uxtb	r3, r3
 800656c:	b25b      	sxtb	r3, r3
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	b25b      	sxtb	r3, r3
 8006572:	4313      	orrs	r3, r2
 8006574:	b25a      	sxtb	r2, r3
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800657c:	fb01 f303 	mul.w	r3, r1, r3
 8006580:	6839      	ldr	r1, [r7, #0]
 8006582:	440b      	add	r3, r1
 8006584:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006588:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800658c:	b2db      	uxtb	r3, r3
 800658e:	b25b      	sxtb	r3, r3
 8006590:	4313      	orrs	r3, r2
 8006592:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006594:	7bfb      	ldrb	r3, [r7, #15]
 8006596:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800659a:	fb02 f303 	mul.w	r3, r2, r3
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 80065a2:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80065a4:	f883 2155 	strb.w	r2, [r3, #341]	@ 0x155
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80065a8:	7bfb      	ldrb	r3, [r7, #15]
 80065aa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80065ae:	fb02 f303 	mul.w	r3, r2, r3
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	4413      	add	r3, r2
 80065b6:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80065ba:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	b25b      	sxtb	r3, r3
 80065c2:	01db      	lsls	r3, r3, #7
 80065c4:	b25a      	sxtb	r2, r3
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
 80065c8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80065cc:	fb01 f303 	mul.w	r3, r1, r3
 80065d0:	6839      	ldr	r1, [r7, #0]
 80065d2:	440b      	add	r3, r1
 80065d4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80065d8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	b25b      	sxtb	r3, r3
 80065e0:	019b      	lsls	r3, r3, #6
 80065e2:	b25b      	sxtb	r3, r3
 80065e4:	4313      	orrs	r3, r2
 80065e6:	b25a      	sxtb	r2, r3
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80065ee:	fb01 f303 	mul.w	r3, r1, r3
 80065f2:	6839      	ldr	r1, [r7, #0]
 80065f4:	440b      	add	r3, r1
 80065f6:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80065fa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	b25b      	sxtb	r3, r3
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	b25b      	sxtb	r3, r3
 8006606:	4313      	orrs	r3, r2
 8006608:	b25a      	sxtb	r2, r3
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006610:	fb01 f303 	mul.w	r3, r1, r3
 8006614:	6839      	ldr	r1, [r7, #0]
 8006616:	440b      	add	r3, r1
 8006618:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800661c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006620:	b2db      	uxtb	r3, r3
 8006622:	b25b      	sxtb	r3, r3
 8006624:	00db      	lsls	r3, r3, #3
 8006626:	b25b      	sxtb	r3, r3
 8006628:	4313      	orrs	r3, r2
 800662a:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006632:	fb01 f303 	mul.w	r3, r1, r3
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	440b      	add	r3, r1
 800663a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800663e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006642:	b2db      	uxtb	r3, r3
 8006644:	b25b      	sxtb	r3, r3
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	b25b      	sxtb	r3, r3
 800664a:	4313      	orrs	r3, r2
 800664c:	b25a      	sxtb	r2, r3
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006654:	fb01 f303 	mul.w	r3, r1, r3
 8006658:	6839      	ldr	r1, [r7, #0]
 800665a:	440b      	add	r3, r1
 800665c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006660:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006664:	b2db      	uxtb	r3, r3
 8006666:	b25b      	sxtb	r3, r3
 8006668:	005b      	lsls	r3, r3, #1
 800666a:	b25b      	sxtb	r3, r3
 800666c:	4313      	orrs	r3, r2
 800666e:	b25a      	sxtb	r2, r3
 8006670:	7bfb      	ldrb	r3, [r7, #15]
 8006672:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006676:	fb01 f303 	mul.w	r3, r1, r3
 800667a:	6839      	ldr	r1, [r7, #0]
 800667c:	440b      	add	r3, r1
 800667e:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006682:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	b25b      	sxtb	r3, r3
 800668a:	4313      	orrs	r3, r2
 800668c:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800668e:	7bfb      	ldrb	r3, [r7, #15]
 8006690:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006694:	fb02 f303 	mul.w	r3, r2, r3
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800669c:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800669e:	f883 2156 	strb.w	r2, [r3, #342]	@ 0x156
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
 80066a4:	3301      	adds	r3, #1
 80066a6:	73fb      	strb	r3, [r7, #15]
 80066a8:	7bfa      	ldrb	r2, [r7, #15]
 80066aa:	79fb      	ldrb	r3, [r7, #7]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	f4ff aeb3 	bcc.w	8006418 <adBms6830CreateClrflagData+0x12>
  }
}
 80066b2:	bf00      	nop
 80066b4:	bf00      	nop
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	6039      	str	r1, [r7, #0]
 80066ca:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066cc:	2300      	movs	r3, #0
 80066ce:	73fb      	strb	r3, [r7, #15]
 80066d0:	e0a7      	b.n	8006822 <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
 80066d4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80066d8:	fb02 f303 	mul.w	r3, r2, r3
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	4413      	add	r3, r2
 80066e0:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80066e4:	b25b      	sxtb	r3, r3
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	b25a      	sxtb	r2, r3
 80066ea:	7bfb      	ldrb	r3, [r7, #15]
 80066ec:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80066f0:	fb01 f303 	mul.w	r3, r1, r3
 80066f4:	6839      	ldr	r1, [r7, #0]
 80066f6:	440b      	add	r3, r1
 80066f8:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80066fc:	b25b      	sxtb	r3, r3
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	b25b      	sxtb	r3, r3
 8006704:	4313      	orrs	r3, r2
 8006706:	b259      	sxtb	r1, r3
 8006708:	7bfb      	ldrb	r3, [r7, #15]
 800670a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800670e:	fb02 f303 	mul.w	r3, r2, r3
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	4413      	add	r3, r2
 8006716:	b2ca      	uxtb	r2, r1
 8006718:	f883 216d 	strb.w	r2, [r3, #365]	@ 0x16d
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 800671c:	7bfb      	ldrb	r3, [r7, #15]
 800671e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006722:	fb02 f303 	mul.w	r3, r2, r3
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	441a      	add	r2, r3
 800672a:	7bfb      	ldrb	r3, [r7, #15]
 800672c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006730:	fb01 f303 	mul.w	r3, r1, r3
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	440b      	add	r3, r1
 8006738:	f892 210e 	ldrb.w	r2, [r2, #270]	@ 0x10e
 800673c:	f883 216e 	strb.w	r2, [r3, #366]	@ 0x16e
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 8006740:	7bfb      	ldrb	r3, [r7, #15]
 8006742:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006746:	fb02 f303 	mul.w	r3, r2, r3
 800674a:	683a      	ldr	r2, [r7, #0]
 800674c:	4413      	add	r3, r2
 800674e:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8006752:	b25b      	sxtb	r3, r3
 8006754:	011b      	lsls	r3, r3, #4
 8006756:	b25a      	sxtb	r2, r3
 8006758:	7bfb      	ldrb	r3, [r7, #15]
 800675a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800675e:	fb01 f303 	mul.w	r3, r1, r3
 8006762:	6839      	ldr	r1, [r7, #0]
 8006764:	440b      	add	r3, r1
 8006766:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800676a:	b25b      	sxtb	r3, r3
 800676c:	f003 030f 	and.w	r3, r3, #15
 8006770:	b25b      	sxtb	r3, r3
 8006772:	4313      	orrs	r3, r2
 8006774:	b259      	sxtb	r1, r3
 8006776:	7bfb      	ldrb	r3, [r7, #15]
 8006778:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800677c:	fb02 f303 	mul.w	r3, r2, r3
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	4413      	add	r3, r2
 8006784:	b2ca      	uxtb	r2, r1
 8006786:	f883 216f 	strb.w	r2, [r3, #367]	@ 0x16f
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 800678a:	7bfb      	ldrb	r3, [r7, #15]
 800678c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006790:	fb02 f303 	mul.w	r3, r2, r3
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	441a      	add	r2, r3
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800679e:	fb01 f303 	mul.w	r3, r1, r3
 80067a2:	6839      	ldr	r1, [r7, #0]
 80067a4:	440b      	add	r3, r1
 80067a6:	f892 210f 	ldrb.w	r2, [r2, #271]	@ 0x10f
 80067aa:	f883 2170 	strb.w	r2, [r3, #368]	@ 0x170
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
 80067b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80067b4:	fb02 f303 	mul.w	r3, r2, r3
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	4413      	add	r3, r2
 80067bc:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80067c0:	b25b      	sxtb	r3, r3
 80067c2:	011b      	lsls	r3, r3, #4
 80067c4:	b25a      	sxtb	r2, r3
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
 80067c8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80067cc:	fb01 f303 	mul.w	r3, r1, r3
 80067d0:	6839      	ldr	r1, [r7, #0]
 80067d2:	440b      	add	r3, r1
 80067d4:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80067d8:	b25b      	sxtb	r3, r3
 80067da:	f003 030f 	and.w	r3, r3, #15
 80067de:	b25b      	sxtb	r3, r3
 80067e0:	4313      	orrs	r3, r2
 80067e2:	b259      	sxtb	r1, r3
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	4413      	add	r3, r2
 80067f2:	b2ca      	uxtb	r2, r1
 80067f4:	f883 2171 	strb.w	r2, [r3, #369]	@ 0x171
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 80067f8:	7bfb      	ldrb	r3, [r7, #15]
 80067fa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80067fe:	fb02 f303 	mul.w	r3, r2, r3
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	441a      	add	r2, r3
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800680c:	fb01 f303 	mul.w	r3, r1, r3
 8006810:	6839      	ldr	r1, [r7, #0]
 8006812:	440b      	add	r3, r1
 8006814:	f892 2110 	ldrb.w	r2, [r2, #272]	@ 0x110
 8006818:	f883 2172 	strb.w	r2, [r3, #370]	@ 0x172
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	3301      	adds	r3, #1
 8006820:	73fb      	strb	r3, [r7, #15]
 8006822:	7bfa      	ldrb	r2, [r7, #15]
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	429a      	cmp	r2, r3
 8006828:	f4ff af53 	bcc.w	80066d2 <adBms6830CreateComm+0x12>
  }
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr

0800683a <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 800683a:	b480      	push	{r7}
 800683c:	b085      	sub	sp, #20
 800683e:	af00      	add	r7, sp, #0
 8006840:	4603      	mov	r3, r0
 8006842:	6039      	str	r1, [r7, #0]
 8006844:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006846:	2300      	movs	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
 800684a:	e0e0      	b.n	8006a0e <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 800684c:	7bfb      	ldrb	r3, [r7, #15]
 800684e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006852:	fb02 f303 	mul.w	r3, r2, r3
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	4413      	add	r3, r2
 800685a:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800685e:	b25b      	sxtb	r3, r3
 8006860:	011b      	lsls	r3, r3, #4
 8006862:	b25a      	sxtb	r2, r3
 8006864:	7bfb      	ldrb	r3, [r7, #15]
 8006866:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800686a:	fb01 f303 	mul.w	r3, r1, r3
 800686e:	6839      	ldr	r1, [r7, #0]
 8006870:	440b      	add	r3, r1
 8006872:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8006876:	b25b      	sxtb	r3, r3
 8006878:	f003 030f 	and.w	r3, r3, #15
 800687c:	b25b      	sxtb	r3, r3
 800687e:	4313      	orrs	r3, r2
 8006880:	b259      	sxtb	r1, r3
 8006882:	7bfb      	ldrb	r3, [r7, #15]
 8006884:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006888:	fb02 f303 	mul.w	r3, r2, r3
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	4413      	add	r3, r2
 8006890:	b2ca      	uxtb	r2, r1
 8006892:	f883 217b 	strb.w	r2, [r3, #379]	@ 0x17b
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 8006896:	7bfb      	ldrb	r3, [r7, #15]
 8006898:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800689c:	fb02 f303 	mul.w	r3, r2, r3
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	4413      	add	r3, r2
 80068a4:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80068a8:	b25b      	sxtb	r3, r3
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	b25a      	sxtb	r2, r3
 80068ae:	7bfb      	ldrb	r3, [r7, #15]
 80068b0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80068b4:	fb01 f303 	mul.w	r3, r1, r3
 80068b8:	6839      	ldr	r1, [r7, #0]
 80068ba:	440b      	add	r3, r1
 80068bc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80068c0:	b25b      	sxtb	r3, r3
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	b25b      	sxtb	r3, r3
 80068c8:	4313      	orrs	r3, r2
 80068ca:	b259      	sxtb	r1, r3
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80068d2:	fb02 f303 	mul.w	r3, r2, r3
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	4413      	add	r3, r2
 80068da:	b2ca      	uxtb	r2, r1
 80068dc:	f883 217c 	strb.w	r2, [r3, #380]	@ 0x17c
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
 80068e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80068e6:	fb02 f303 	mul.w	r3, r2, r3
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	4413      	add	r3, r2
 80068ee:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80068f2:	b25b      	sxtb	r3, r3
 80068f4:	011b      	lsls	r3, r3, #4
 80068f6:	b25a      	sxtb	r2, r3
 80068f8:	7bfb      	ldrb	r3, [r7, #15]
 80068fa:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80068fe:	fb01 f303 	mul.w	r3, r1, r3
 8006902:	6839      	ldr	r1, [r7, #0]
 8006904:	440b      	add	r3, r1
 8006906:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800690a:	b25b      	sxtb	r3, r3
 800690c:	f003 030f 	and.w	r3, r3, #15
 8006910:	b25b      	sxtb	r3, r3
 8006912:	4313      	orrs	r3, r2
 8006914:	b259      	sxtb	r1, r3
 8006916:	7bfb      	ldrb	r3, [r7, #15]
 8006918:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800691c:	fb02 f303 	mul.w	r3, r2, r3
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	4413      	add	r3, r2
 8006924:	b2ca      	uxtb	r2, r1
 8006926:	f883 217d 	strb.w	r2, [r3, #381]	@ 0x17d
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 800692a:	7bfb      	ldrb	r3, [r7, #15]
 800692c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006930:	fb02 f303 	mul.w	r3, r2, r3
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	4413      	add	r3, r2
 8006938:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800693c:	b25b      	sxtb	r3, r3
 800693e:	011b      	lsls	r3, r3, #4
 8006940:	b25a      	sxtb	r2, r3
 8006942:	7bfb      	ldrb	r3, [r7, #15]
 8006944:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006948:	fb01 f303 	mul.w	r3, r1, r3
 800694c:	6839      	ldr	r1, [r7, #0]
 800694e:	440b      	add	r3, r1
 8006950:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8006954:	b25b      	sxtb	r3, r3
 8006956:	f003 030f 	and.w	r3, r3, #15
 800695a:	b25b      	sxtb	r3, r3
 800695c:	4313      	orrs	r3, r2
 800695e:	b259      	sxtb	r1, r3
 8006960:	7bfb      	ldrb	r3, [r7, #15]
 8006962:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006966:	fb02 f303 	mul.w	r3, r2, r3
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	4413      	add	r3, r2
 800696e:	b2ca      	uxtb	r2, r1
 8006970:	f883 217e 	strb.w	r2, [r3, #382]	@ 0x17e
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	4413      	add	r3, r2
 8006982:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8006986:	b25b      	sxtb	r3, r3
 8006988:	011b      	lsls	r3, r3, #4
 800698a:	b25a      	sxtb	r2, r3
 800698c:	7bfb      	ldrb	r3, [r7, #15]
 800698e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006992:	fb01 f303 	mul.w	r3, r1, r3
 8006996:	6839      	ldr	r1, [r7, #0]
 8006998:	440b      	add	r3, r1
 800699a:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 800699e:	b25b      	sxtb	r3, r3
 80069a0:	f003 030f 	and.w	r3, r3, #15
 80069a4:	b25b      	sxtb	r3, r3
 80069a6:	4313      	orrs	r3, r2
 80069a8:	b259      	sxtb	r1, r3
 80069aa:	7bfb      	ldrb	r3, [r7, #15]
 80069ac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80069b0:	fb02 f303 	mul.w	r3, r2, r3
 80069b4:	683a      	ldr	r2, [r7, #0]
 80069b6:	4413      	add	r3, r2
 80069b8:	b2ca      	uxtb	r2, r1
 80069ba:	f883 217f 	strb.w	r2, [r3, #383]	@ 0x17f
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 80069be:	7bfb      	ldrb	r3, [r7, #15]
 80069c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80069c4:	fb02 f303 	mul.w	r3, r2, r3
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	4413      	add	r3, r2
 80069cc:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80069d0:	b25b      	sxtb	r3, r3
 80069d2:	011b      	lsls	r3, r3, #4
 80069d4:	b25a      	sxtb	r2, r3
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
 80069d8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80069dc:	fb01 f303 	mul.w	r3, r1, r3
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	440b      	add	r3, r1
 80069e4:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80069e8:	b25b      	sxtb	r3, r3
 80069ea:	f003 030f 	and.w	r3, r3, #15
 80069ee:	b25b      	sxtb	r3, r3
 80069f0:	4313      	orrs	r3, r2
 80069f2:	b259      	sxtb	r1, r3
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80069fa:	fb02 f303 	mul.w	r3, r2, r3
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	4413      	add	r3, r2
 8006a02:	b2ca      	uxtb	r2, r1
 8006a04:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	73fb      	strb	r3, [r7, #15]
 8006a0e:	7bfa      	ldrb	r2, [r7, #15]
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	f4ff af1a 	bcc.w	800684c <adBms6830CreatePwma+0x12>
  }
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b085      	sub	sp, #20
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	6039      	str	r1, [r7, #0]
 8006a30:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006a32:	2300      	movs	r3, #0
 8006a34:	73fb      	strb	r3, [r7, #15]
 8006a36:	e04c      	b.n	8006ad2 <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
 8006a3a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006a3e:	fb02 f303 	mul.w	r3, r2, r3
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	4413      	add	r3, r2
 8006a46:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8006a4a:	b25b      	sxtb	r3, r3
 8006a4c:	011b      	lsls	r3, r3, #4
 8006a4e:	b25a      	sxtb	r2, r3
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
 8006a52:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006a56:	fb01 f303 	mul.w	r3, r1, r3
 8006a5a:	6839      	ldr	r1, [r7, #0]
 8006a5c:	440b      	add	r3, r1
 8006a5e:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8006a62:	b25b      	sxtb	r3, r3
 8006a64:	f003 030f 	and.w	r3, r3, #15
 8006a68:	b25b      	sxtb	r3, r3
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	b259      	sxtb	r1, r3
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
 8006a70:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006a74:	fb02 f303 	mul.w	r3, r2, r3
 8006a78:	683a      	ldr	r2, [r7, #0]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	b2ca      	uxtb	r2, r1
 8006a7e:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006a88:	fb02 f303 	mul.w	r3, r2, r3
 8006a8c:	683a      	ldr	r2, [r7, #0]
 8006a8e:	4413      	add	r3, r2
 8006a90:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8006a94:	b25b      	sxtb	r3, r3
 8006a96:	011b      	lsls	r3, r3, #4
 8006a98:	b25a      	sxtb	r2, r3
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006aa0:	fb01 f303 	mul.w	r3, r1, r3
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	440b      	add	r3, r1
 8006aa8:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8006aac:	b25b      	sxtb	r3, r3
 8006aae:	f003 030f 	and.w	r3, r3, #15
 8006ab2:	b25b      	sxtb	r3, r3
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	b259      	sxtb	r1, r3
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006abe:	fb02 f303 	mul.w	r3, r2, r3
 8006ac2:	683a      	ldr	r2, [r7, #0]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	b2ca      	uxtb	r2, r1
 8006ac8:	f883 218a 	strb.w	r2, [r3, #394]	@ 0x18a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	73fb      	strb	r3, [r7, #15]
 8006ad2:	7bfa      	ldrb	r2, [r7, #15]
 8006ad4:	79fb      	ldrb	r3, [r7, #7]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d3ae      	bcc.n	8006a38 <adBms6830CreatePwmb+0x12>
  }
}
 8006ada:	bf00      	nop
 8006adc:	bf00      	nop
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <adbms_main>:

uint16_t multiMask = 0;
uint16_t tick = 0;


void adbms_main(int command) {
 8006ae8:	b5b0      	push	{r4, r5, r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	6078      	str	r0, [r7, #4]
	//     user_command = command;
	//     // printf("Received: %c\n", user_command);
	//     // printf("Enter cmd:%d\n", user_command);
	// #endif
	// run_command(user_command);
	if (accy_status == -1 || accy_status == 0) {
 8006af0:	4ba7      	ldr	r3, [pc, #668]	@ (8006d90 <adbms_main+0x2a8>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af8:	d003      	beq.n	8006b02 <adbms_main+0x1a>
 8006afa:	4ba5      	ldr	r3, [pc, #660]	@ (8006d90 <adbms_main+0x2a8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <adbms_main+0x1e>
		// If the accessory is not in charge or ready state, set the accumulator status
		user_adBms6830_getAccyStatus(); // Determine whether the accy is in charge or ready state
 8006b02:	f001 ff51 	bl	80089a8 <user_adBms6830_getAccyStatus>
	}

	readSegment += IC_CHUNK;
 8006b06:	4ba3      	ldr	r3, [pc, #652]	@ (8006d94 <adbms_main+0x2ac>)
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	b2da      	uxtb	r2, r3
 8006b0e:	4ba1      	ldr	r3, [pc, #644]	@ (8006d94 <adbms_main+0x2ac>)
 8006b10:	701a      	strb	r2, [r3, #0]
	if (readSegment >= TOTAL_IC) {
 8006b12:	4ba0      	ldr	r3, [pc, #640]	@ (8006d94 <adbms_main+0x2ac>)
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d002      	beq.n	8006b20 <adbms_main+0x38>
		readSegment = 0;
 8006b1a:	4b9e      	ldr	r3, [pc, #632]	@ (8006d94 <adbms_main+0x2ac>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
	//	TEMP_IC[1] = IC[(readSegment*2)+1];

//	    populateIC(TEMP_IC, 2);
//	populateIC(&IC[0], TOTAL_IC);

	populateIC(&IC[readSegment], IC_CHUNK);
 8006b20:	4b9c      	ldr	r3, [pc, #624]	@ (8006d94 <adbms_main+0x2ac>)
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	461a      	mov	r2, r3
 8006b26:	f44f 732e 	mov.w	r3, #696	@ 0x2b8
 8006b2a:	fb02 f303 	mul.w	r3, r2, r3
 8006b2e:	4a9a      	ldr	r2, [pc, #616]	@ (8006d98 <adbms_main+0x2b0>)
 8006b30:	4413      	add	r3, r2
 8006b32:	2101      	movs	r1, #1
 8006b34:	4618      	mov	r0, r3
 8006b36:	f001 fc09 	bl	800834c <populateIC>

	if (accy_status == READY_POWER && !cell_fault && !temp_fault) {
 8006b3a:	4b98      	ldr	r3, [pc, #608]	@ (8006d9c <adbms_main+0x2b4>)
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	4b93      	ldr	r3, [pc, #588]	@ (8006d90 <adbms_main+0x2a8>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d121      	bne.n	8006b8c <adbms_main+0xa4>
 8006b48:	4b95      	ldr	r3, [pc, #596]	@ (8006da0 <adbms_main+0x2b8>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d11d      	bne.n	8006b8c <adbms_main+0xa4>
 8006b50:	4b94      	ldr	r3, [pc, #592]	@ (8006da4 <adbms_main+0x2bc>)
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d119      	bne.n	8006b8c <adbms_main+0xa4>
		user_adBms6830_setFaults(); // Check for faults and set GPIO pins accordingly
 8006b58:	f001 fea2 	bl	80088a0 <user_adBms6830_setFaults>
		getPackVoltage(TOTAL_IC, &IC[0]); // Get the pack voltage
 8006b5c:	498e      	ldr	r1, [pc, #568]	@ (8006d98 <adbms_main+0x2b0>)
 8006b5e:	2001      	movs	r0, #1
 8006b60:	f002 f8d6 	bl	8008d10 <getPackVoltage>
		// getCurrentSensorData();               // Get the current sensor data  ==> moved into populateIC
		updateSOC();  // Get the state of charge (SOC) based on the pack voltage
 8006b64:	f002 f948 	bl	8008df8 <updateSOC>
		ccl = calcCCL();                      // get charge current limit
 8006b68:	f002 fc58 	bl	800941c <calcCCL>
 8006b6c:	eef0 7a40 	vmov.f32	s15, s0
 8006b70:	4b8d      	ldr	r3, [pc, #564]	@ (8006da8 <adbms_main+0x2c0>)
 8006b72:	edc3 7a00 	vstr	s15, [r3]
		dcl = calcDCL();                      // get discharge current limit
 8006b76:	f002 fabb 	bl	80090f0 <calcDCL>
 8006b7a:	eef0 7a40 	vmov.f32	s15, s0
 8006b7e:	4b8b      	ldr	r3, [pc, #556]	@ (8006dac <adbms_main+0x2c4>)
 8006b80:	edc3 7a00 	vstr	s15, [r3]



		uint32_t now = HAL_GetTick();
 8006b84:	f003 fffa 	bl	800ab7c <HAL_GetTick>
 8006b88:	6178      	str	r0, [r7, #20]
	if (accy_status == READY_POWER && !cell_fault && !temp_fault) {
 8006b8a:	e088      	b.n	8006c9e <adbms_main+0x1b6>

	} else if (accy_status == CHARGE_POWER && !cell_fault && !temp_fault) {
 8006b8c:	4b88      	ldr	r3, [pc, #544]	@ (8006db0 <adbms_main+0x2c8>)
 8006b8e:	781b      	ldrb	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	4b7f      	ldr	r3, [pc, #508]	@ (8006d90 <adbms_main+0x2a8>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d12d      	bne.n	8006bf6 <adbms_main+0x10e>
 8006b9a:	4b81      	ldr	r3, [pc, #516]	@ (8006da0 <adbms_main+0x2b8>)
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d129      	bne.n	8006bf6 <adbms_main+0x10e>
 8006ba2:	4b80      	ldr	r3, [pc, #512]	@ (8006da4 <adbms_main+0x2bc>)
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d125      	bne.n	8006bf6 <adbms_main+0x10e>
		uint32_t timingshits = HAL_GetTick();
 8006baa:	f003 ffe7 	bl	800ab7c <HAL_GetTick>
 8006bae:	6138      	str	r0, [r7, #16]
		if (PRINT_ON) printf("time to read once: %.2f", HAL_GetTick() - timingshits);
 8006bb0:	f003 ffe4 	bl	800ab7c <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	4619      	mov	r1, r3
 8006bbc:	487d      	ldr	r0, [pc, #500]	@ (8006db4 <adbms_main+0x2cc>)
 8006bbe:	f00b fe09 	bl	80127d4 <iprintf>

		user_adBms6830_setFaults(); // Check for faults and set GPIO pins accordingly
 8006bc2:	f001 fe6d 	bl	80088a0 <user_adBms6830_setFaults>
		getPackVoltage(TOTAL_IC, &IC[0]); // Get the pack voltage
 8006bc6:	4974      	ldr	r1, [pc, #464]	@ (8006d98 <adbms_main+0x2b0>)
 8006bc8:	2001      	movs	r0, #1
 8006bca:	f002 f8a1 	bl	8008d10 <getPackVoltage>
		// getCurrentSensorData();               // Get the current sensor data   ==> moved into populateIC
		updateSOC();  // Get the state of charge (SOC) based on the pack voltage
 8006bce:	f002 f913 	bl	8008df8 <updateSOC>
		ccl = calcCCL();                      // get charge current limit
 8006bd2:	f002 fc23 	bl	800941c <calcCCL>
 8006bd6:	eef0 7a40 	vmov.f32	s15, s0
 8006bda:	4b73      	ldr	r3, [pc, #460]	@ (8006da8 <adbms_main+0x2c0>)
 8006bdc:	edc3 7a00 	vstr	s15, [r3]
		dcl = calcDCL();                      // get discharge current limit
 8006be0:	f002 fa86 	bl	80090f0 <calcDCL>
 8006be4:	eef0 7a40 	vmov.f32	s15, s0
 8006be8:	4b70      	ldr	r3, [pc, #448]	@ (8006dac <adbms_main+0x2c4>)
 8006bea:	edc3 7a00 	vstr	s15, [r3]
		//    fanPWMControl(highest_temp, htimPWM); // Control the fan based on the highest temperature


		uint32_t now = HAL_GetTick();
 8006bee:	f003 ffc5 	bl	800ab7c <HAL_GetTick>
 8006bf2:	60f8      	str	r0, [r7, #12]
	} else if (accy_status == CHARGE_POWER && !cell_fault && !temp_fault) {
 8006bf4:	e053      	b.n	8006c9e <adbms_main+0x1b6>
	} else {
		if (PRINT_ON) printf("Fan Status: %.2f\n", fan_status);
 8006bf6:	4b70      	ldr	r3, [pc, #448]	@ (8006db8 <adbms_main+0x2d0>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7f9 fcac 	bl	8000558 <__aeabi_f2d>
 8006c00:	4602      	mov	r2, r0
 8006c02:	460b      	mov	r3, r1
 8006c04:	486d      	ldr	r0, [pc, #436]	@ (8006dbc <adbms_main+0x2d4>)
 8006c06:	f00b fde5 	bl	80127d4 <iprintf>
		// fanPWMControl(42.0f, htimPWM);
		ccl = calcCCL();                      // get charge current limit
 8006c0a:	f002 fc07 	bl	800941c <calcCCL>
 8006c0e:	eef0 7a40 	vmov.f32	s15, s0
 8006c12:	4b65      	ldr	r3, [pc, #404]	@ (8006da8 <adbms_main+0x2c0>)
 8006c14:	edc3 7a00 	vstr	s15, [r3]
		dcl = calcDCL();
 8006c18:	f002 fa6a 	bl	80090f0 <calcDCL>
 8006c1c:	eef0 7a40 	vmov.f32	s15, s0
 8006c20:	4b62      	ldr	r3, [pc, #392]	@ (8006dac <adbms_main+0x2c4>)
 8006c22:	edc3 7a00 	vstr	s15, [r3]
		user_adBms6830_setFaults(); // Check for faults and set GPIO pins accordingly
 8006c26:	f001 fe3b 	bl	80088a0 <user_adBms6830_setFaults>
		getPackVoltage(TOTAL_IC, &IC[0]); // Get the pack voltage
 8006c2a:	495b      	ldr	r1, [pc, #364]	@ (8006d98 <adbms_main+0x2b0>)
 8006c2c:	2001      	movs	r0, #1
 8006c2e:	f002 f86f 	bl	8008d10 <getPackVoltage>
		// getCurrentSensorData();           // Get the current sensor data   ==> moved into populateIC
		updateSOC(); // Get the state of charge (SOC) based on the pack voltage
 8006c32:	f002 f8e1 	bl	8008df8 <updateSOC>

		if (!cell_fault && !temp_fault && balancing == 1) {
 8006c36:	4b5a      	ldr	r3, [pc, #360]	@ (8006da0 <adbms_main+0x2b8>)
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10e      	bne.n	8006c5c <adbms_main+0x174>
 8006c3e:	4b59      	ldr	r3, [pc, #356]	@ (8006da4 <adbms_main+0x2bc>)
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <adbms_main+0x174>
 8006c46:	4b5e      	ldr	r3, [pc, #376]	@ (8006dc0 <adbms_main+0x2d8>)
 8006c48:	f993 3000 	ldrsb.w	r3, [r3]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d105      	bne.n	8006c5c <adbms_main+0x174>
			// If there are no faults, balance the cells
			balanceCells(TOTAL_IC, IC, PWM_100_0_PCT); // TODO: Set the duty cycle for balancing
 8006c50:	220f      	movs	r2, #15
 8006c52:	4951      	ldr	r1, [pc, #324]	@ (8006d98 <adbms_main+0x2b0>)
 8006c54:	2001      	movs	r0, #1
 8006c56:	f000 f9bb 	bl	8006fd0 <balanceCells>
 8006c5a:	e00b      	b.n	8006c74 <adbms_main+0x18c>
		} else if (balancing == 1) {
 8006c5c:	4b58      	ldr	r3, [pc, #352]	@ (8006dc0 <adbms_main+0x2d8>)
 8006c5e:	f993 3000 	ldrsb.w	r3, [r3]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d106      	bne.n	8006c74 <adbms_main+0x18c>
			balancing = 0;               // Stop balancing if there are faults
 8006c66:	4b56      	ldr	r3, [pc, #344]	@ (8006dc0 <adbms_main+0x2d8>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	701a      	strb	r2, [r3, #0]
			stopBalancing(TOTAL_IC, IC); // Stop balancing if there are faults
 8006c6c:	494a      	ldr	r1, [pc, #296]	@ (8006d98 <adbms_main+0x2b0>)
 8006c6e:	2001      	movs	r0, #1
 8006c70:	f000 fa9c 	bl	80071ac <stopBalancing>
		}

		if (PRINT_ON) printReadPwmDutyCycle(TOTAL_IC, IC, PWMA, ALL_GRP);
 8006c74:	2300      	movs	r3, #0
 8006c76:	220c      	movs	r2, #12
 8006c78:	4947      	ldr	r1, [pc, #284]	@ (8006d98 <adbms_main+0x2b0>)
 8006c7a:	2001      	movs	r0, #1
 8006c7c:	f000 fec4 	bl	8007a08 <printReadPwmDutyCycle>
		if (PRINT_ON) printWritePwmDutyCycle(TOTAL_IC, IC, PWMA, ALL_GRP); // Print the PWM duty cycle for debugging
 8006c80:	2300      	movs	r3, #0
 8006c82:	220c      	movs	r2, #12
 8006c84:	4944      	ldr	r1, [pc, #272]	@ (8006d98 <adbms_main+0x2b0>)
 8006c86:	2001      	movs	r0, #1
 8006c88:	f000 fda2 	bl	80077d0 <printWritePwmDutyCycle>

		// printPwmRegisters(TOTAL_IC, IC); // Print the PWM registers for debugging

		tick++;
 8006c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8006dc4 <adbms_main+0x2dc>)
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	3301      	adds	r3, #1
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	4b4b      	ldr	r3, [pc, #300]	@ (8006dc4 <adbms_main+0x2dc>)
 8006c96:	801a      	strh	r2, [r3, #0]


		uint32_t now = HAL_GetTick();
 8006c98:	f003 ff70 	bl	800ab7c <HAL_GetTick>
 8006c9c:	60b8      	str	r0, [r7, #8]

	}

	if (PRINT_ON) {
		printVoltages(TOTAL_IC, &IC[0], Cell);
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	493d      	ldr	r1, [pc, #244]	@ (8006d98 <adbms_main+0x2b0>)
 8006ca2:	2001      	movs	r0, #1
 8006ca4:	f000 fb70 	bl	8007388 <printVoltages>

		printf("accy_status: %d, balancing: %d\n", accy_status, balancing);
 8006ca8:	4b39      	ldr	r3, [pc, #228]	@ (8006d90 <adbms_main+0x2a8>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a44      	ldr	r2, [pc, #272]	@ (8006dc0 <adbms_main+0x2d8>)
 8006cae:	f992 2000 	ldrsb.w	r2, [r2]
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4844      	ldr	r0, [pc, #272]	@ (8006dc8 <adbms_main+0x2e0>)
 8006cb6:	f00b fd8d 	bl	80127d4 <iprintf>
		printf("Pack Voltage: %.2fV, SOC: %.2f\n",
				getPackVoltage(TOTAL_IC, &IC[0]), soc);
 8006cba:	4937      	ldr	r1, [pc, #220]	@ (8006d98 <adbms_main+0x2b0>)
 8006cbc:	2001      	movs	r0, #1
 8006cbe:	f002 f827 	bl	8008d10 <getPackVoltage>
 8006cc2:	ee10 3a10 	vmov	r3, s0
		printf("Pack Voltage: %.2fV, SOC: %.2f\n",
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7f9 fc46 	bl	8000558 <__aeabi_f2d>
 8006ccc:	4604      	mov	r4, r0
 8006cce:	460d      	mov	r5, r1
 8006cd0:	4b3e      	ldr	r3, [pc, #248]	@ (8006dcc <adbms_main+0x2e4>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7f9 fc3f 	bl	8000558 <__aeabi_f2d>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	460b      	mov	r3, r1
 8006cde:	e9cd 2300 	strd	r2, r3, [sp]
 8006ce2:	4622      	mov	r2, r4
 8006ce4:	462b      	mov	r3, r5
 8006ce6:	483a      	ldr	r0, [pc, #232]	@ (8006dd0 <adbms_main+0x2e8>)
 8006ce8:	f00b fd74 	bl	80127d4 <iprintf>
		printf("Lowest V: %.2fV, ", lowest_cell);
 8006cec:	4b39      	ldr	r3, [pc, #228]	@ (8006dd4 <adbms_main+0x2ec>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7f9 fc31 	bl	8000558 <__aeabi_f2d>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	4837      	ldr	r0, [pc, #220]	@ (8006dd8 <adbms_main+0x2f0>)
 8006cfc:	f00b fd6a 	bl	80127d4 <iprintf>
		printf("Highest V: %.2fV, ", highest_cell);
 8006d00:	4b36      	ldr	r3, [pc, #216]	@ (8006ddc <adbms_main+0x2f4>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7f9 fc27 	bl	8000558 <__aeabi_f2d>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4834      	ldr	r0, [pc, #208]	@ (8006de0 <adbms_main+0x2f8>)
 8006d10:	f00b fd60 	bl	80127d4 <iprintf>
		printf("Average V: %.2fV, ", avg_cell);
 8006d14:	4b33      	ldr	r3, [pc, #204]	@ (8006de4 <adbms_main+0x2fc>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7f9 fc1d 	bl	8000558 <__aeabi_f2d>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	4831      	ldr	r0, [pc, #196]	@ (8006de8 <adbms_main+0x300>)
 8006d24:	f00b fd56 	bl	80127d4 <iprintf>
		printf("Target lowest V: %.2fV\n", target_lowest_cell);
 8006d28:	4b30      	ldr	r3, [pc, #192]	@ (8006dec <adbms_main+0x304>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7f9 fc13 	bl	8000558 <__aeabi_f2d>
 8006d32:	4602      	mov	r2, r0
 8006d34:	460b      	mov	r3, r1
 8006d36:	482e      	ldr	r0, [pc, #184]	@ (8006df0 <adbms_main+0x308>)
 8006d38:	f00b fd4c 	bl	80127d4 <iprintf>
		printf("Lowest temp: %.2fC, ID: %d", lowest_temp, lowest_temp_ID);
 8006d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8006df4 <adbms_main+0x30c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7f9 fc09 	bl	8000558 <__aeabi_f2d>
 8006d46:	4602      	mov	r2, r0
 8006d48:	460b      	mov	r3, r1
 8006d4a:	492b      	ldr	r1, [pc, #172]	@ (8006df8 <adbms_main+0x310>)
 8006d4c:	6809      	ldr	r1, [r1, #0]
 8006d4e:	9100      	str	r1, [sp, #0]
 8006d50:	482a      	ldr	r0, [pc, #168]	@ (8006dfc <adbms_main+0x314>)
 8006d52:	f00b fd3f 	bl	80127d4 <iprintf>
		printf("Highest temp: %.2fC, ID: %d", highest_temp, highest_temp_ID);
 8006d56:	4b2a      	ldr	r3, [pc, #168]	@ (8006e00 <adbms_main+0x318>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7f9 fbfc 	bl	8000558 <__aeabi_f2d>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4927      	ldr	r1, [pc, #156]	@ (8006e04 <adbms_main+0x31c>)
 8006d66:	6809      	ldr	r1, [r1, #0]
 8006d68:	9100      	str	r1, [sp, #0]
 8006d6a:	4827      	ldr	r0, [pc, #156]	@ (8006e08 <adbms_main+0x320>)
 8006d6c:	f00b fd32 	bl	80127d4 <iprintf>
		printf("Average temp: %.2fC\n\n", avg_temp);
 8006d70:	4b26      	ldr	r3, [pc, #152]	@ (8006e0c <adbms_main+0x324>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7f9 fbef 	bl	8000558 <__aeabi_f2d>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	4824      	ldr	r0, [pc, #144]	@ (8006e10 <adbms_main+0x328>)
 8006d80:	f00b fd28 	bl	80127d4 <iprintf>
		print_fault_summary(); // Print the fault summary
 8006d84:	f001 fa36 	bl	80081f4 <print_fault_summary>
	//    // Transmit via mailman
	//    uint32_t now = HAL_GetTick();
	//    FDCAN_BMS_Mailman(hfdcan, ctx, now);

	//    getCurrentSensorData();
}
 8006d88:	bf00      	nop
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8006d90:	200004dc 	.word	0x200004dc
 8006d94:	200004d1 	.word	0x200004d1
 8006d98:	20000218 	.word	0x20000218
 8006d9c:	0801733c 	.word	0x0801733c
 8006da0:	200004d6 	.word	0x200004d6
 8006da4:	200004d7 	.word	0x200004d7
 8006da8:	200004fc 	.word	0x200004fc
 8006dac:	20000500 	.word	0x20000500
 8006db0:	0801733d 	.word	0x0801733d
 8006db4:	080161ec 	.word	0x080161ec
 8006db8:	20000518 	.word	0x20000518
 8006dbc:	08016204 	.word	0x08016204
 8006dc0:	200004d0 	.word	0x200004d0
 8006dc4:	200004d4 	.word	0x200004d4
 8006dc8:	08016218 	.word	0x08016218
 8006dcc:	200004e4 	.word	0x200004e4
 8006dd0:	08016238 	.word	0x08016238
 8006dd4:	200004e8 	.word	0x200004e8
 8006dd8:	08016258 	.word	0x08016258
 8006ddc:	200004ec 	.word	0x200004ec
 8006de0:	0801626c 	.word	0x0801626c
 8006de4:	200004f0 	.word	0x200004f0
 8006de8:	08016280 	.word	0x08016280
 8006dec:	20000034 	.word	0x20000034
 8006df0:	08016294 	.word	0x08016294
 8006df4:	20000504 	.word	0x20000504
 8006df8:	2000050c 	.word	0x2000050c
 8006dfc:	080162ac 	.word	0x080162ac
 8006e00:	20000508 	.word	0x20000508
 8006e04:	20000510 	.word	0x20000510
 8006e08:	080162c8 	.word	0x080162c8
 8006e0c:	20000514 	.word	0x20000514
 8006e10:	080162e4 	.word	0x080162e4

08006e14 <adBms6830_start_adc_cell_voltage_measurment>:
/**
 *******************************************************************************
 * @brief Start ADC Cell Voltage Measurement
 *******************************************************************************
 */
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC) {
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006e1e:	79fb      	ldrb	r3, [r7, #7]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f000 fa93 	bl	800734c <adBmsWakeupIc>
	adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006e26:	2300      	movs	r3, #0
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	2101      	movs	r1, #1
 8006e30:	2001      	movs	r0, #1
 8006e32:	f7fb faa7 	bl	8002384 <adBms6830_Adcv>
#ifdef MBED
	// pc.printf("Cell conversion completed\n");
#else
	// printf("Cell conversion completed\n");
#endif
}
 8006e36:	bf00      	nop
 8006e38:	3708      	adds	r7, #8
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
	...

08006e40 <adBms6830_read_cell_voltages>:
/**
 *******************************************************************************
 * @brief Read Cell Voltages
 *******************************************************************************
 */
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic) {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af02      	add	r7, sp, #8
 8006e46:	4603      	mov	r3, r0
 8006e48:	6039      	str	r1, [r7, #0]
 8006e4a:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 fa7c 	bl	800734c <adBmsWakeupIc>
	adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006e54:	2300      	movs	r3, #0
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	2300      	movs	r3, #0
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	2001      	movs	r0, #1
 8006e60:	f7fb fa90 	bl	8002384 <adBms6830_Adcv>
	HAL_Delay(100);
 8006e64:	2064      	movs	r0, #100	@ 0x64
 8006e66:	f003 fe95 	bl	800ab94 <HAL_Delay>
	adBms6830_Snap();
 8006e6a:	f7fb fabe 	bl	80023ea <adBms6830_Snap>
	adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006e6e:	79f8      	ldrb	r0, [r7, #7]
 8006e70:	2301      	movs	r3, #1
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	2300      	movs	r3, #0
 8006e76:	4a11      	ldr	r2, [pc, #68]	@ (8006ebc <adBms6830_read_cell_voltages+0x7c>)
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	f7fa faa9 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006e7e:	79f8      	ldrb	r0, [r7, #7]
 8006e80:	2302      	movs	r3, #2
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	2300      	movs	r3, #0
 8006e86:	4a0e      	ldr	r2, [pc, #56]	@ (8006ec0 <adBms6830_read_cell_voltages+0x80>)
 8006e88:	6839      	ldr	r1, [r7, #0]
 8006e8a:	f7fa faa1 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006e8e:	79f8      	ldrb	r0, [r7, #7]
 8006e90:	2303      	movs	r3, #3
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	2300      	movs	r3, #0
 8006e96:	4a0b      	ldr	r2, [pc, #44]	@ (8006ec4 <adBms6830_read_cell_voltages+0x84>)
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	f7fa fa99 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006e9e:	79f8      	ldrb	r0, [r7, #7]
 8006ea0:	2304      	movs	r3, #4
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	4a08      	ldr	r2, [pc, #32]	@ (8006ec8 <adBms6830_read_cell_voltages+0x88>)
 8006ea8:	6839      	ldr	r1, [r7, #0]
 8006eaa:	f7fa fa91 	bl	80013d0 <adBmsReadData>
	//adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
	//adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
	adBms6830_Unsnap();
 8006eae:	f7fb faab 	bl	8002408 <adBms6830_Unsnap>

}
 8006eb2:	bf00      	nop
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	20000008 	.word	0x20000008
 8006ec0:	2000000c 	.word	0x2000000c
 8006ec4:	20000010 	.word	0x20000010
 8006ec8:	20000014 	.word	0x20000014

08006ecc <adBms6830_start_aux_voltage_measurment>:
/**
 *******************************************************************************
 * @brief Start AUX, VMV, V+ Voltages Measurement
 *******************************************************************************
 */
void adBms6830_start_aux_voltage_measurment(uint8_t tIC, cell_asic *ic) {
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	6039      	str	r1, [r7, #0]
 8006ed6:	71fb      	strb	r3, [r7, #7]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006ed8:	2300      	movs	r3, #0
 8006eda:	73fb      	strb	r3, [r7, #15]
 8006edc:	e01a      	b.n	8006f14 <adBms6830_start_aux_voltage_measurment+0x48>
		/* Init config A */
		ic[cic].tx_cfga.refon = PWR_UP;
 8006ede:	7bfb      	ldrb	r3, [r7, #15]
 8006ee0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006ee4:	fb02 f303 	mul.w	r3, r2, r3
 8006ee8:	683a      	ldr	r2, [r7, #0]
 8006eea:	441a      	add	r2, r3
 8006eec:	7813      	ldrb	r3, [r2, #0]
 8006eee:	f043 0301 	orr.w	r3, r3, #1
 8006ef2:	7013      	strb	r3, [r2, #0]
		ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006ef4:	7bfb      	ldrb	r3, [r7, #15]
 8006ef6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006efa:	fb02 f303 	mul.w	r3, r2, r3
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	441a      	add	r2, r3
 8006f02:	8853      	ldrh	r3, [r2, #2]
 8006f04:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006f08:	f361 134e 	bfi	r3, r1, #5, #10
 8006f0c:	8053      	strh	r3, [r2, #2]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
 8006f10:	3301      	adds	r3, #1
 8006f12:	73fb      	strb	r3, [r7, #15]
 8006f14:	7bfa      	ldrb	r2, [r7, #15]
 8006f16:	79fb      	ldrb	r3, [r7, #7]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d3e0      	bcc.n	8006ede <adBms6830_start_aux_voltage_measurment+0x12>
	}
	adBmsWakeupIc(tIC);
 8006f1c:	79fb      	ldrb	r3, [r7, #7]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 fa14 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006f24:	79f8      	ldrb	r0, [r7, #7]
 8006f26:	2301      	movs	r3, #1
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	2308      	movs	r3, #8
 8006f2c:	4a06      	ldr	r2, [pc, #24]	@ (8006f48 <adBms6830_start_aux_voltage_measurment+0x7c>)
 8006f2e:	6839      	ldr	r1, [r7, #0]
 8006f30:	f7fb f84a 	bl	8001fc8 <adBmsWriteData>
	adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 8006f34:	2200      	movs	r2, #0
 8006f36:	2100      	movs	r1, #0
 8006f38:	2000      	movs	r0, #0
 8006f3a:	f7fb fa74 	bl	8002426 <adBms6830_Adax>
#ifdef MBED
	// pc.printf("Aux voltage conversion completed\n");
#else
	// printf("Aux voltage conversion completed\n");
#endif
}
 8006f3e:	bf00      	nop
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20000000 	.word	0x20000000

08006f4c <adBms6830_read_aux_voltages>:
/**
 *******************************************************************************
 * @brief Read AUX, VMV, V+ Voltages
 *******************************************************************************
 */
void adBms6830_read_aux_voltages(uint8_t tIC, cell_asic *ic) {
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af02      	add	r7, sp, #8
 8006f52:	4603      	mov	r3, r0
 8006f54:	6039      	str	r1, [r7, #0]
 8006f56:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006f58:	79fb      	ldrb	r3, [r7, #7]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 f9f6 	bl	800734c <adBmsWakeupIc>
	adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 8006f60:	2200      	movs	r2, #0
 8006f62:	2100      	movs	r1, #0
 8006f64:	2000      	movs	r0, #0
 8006f66:	f7fb fa5e 	bl	8002426 <adBms6830_Adax>
	adBmsReadData(tIC, &ic[0], RDAUXA, Aux, A);
 8006f6a:	79f8      	ldrb	r0, [r7, #7]
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	2301      	movs	r3, #1
 8006f72:	4a13      	ldr	r2, [pc, #76]	@ (8006fc0 <adBms6830_read_aux_voltages+0x74>)
 8006f74:	6839      	ldr	r1, [r7, #0]
 8006f76:	f7fa fa2b 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXB, Aux, B);
 8006f7a:	79f8      	ldrb	r0, [r7, #7]
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	9300      	str	r3, [sp, #0]
 8006f80:	2301      	movs	r3, #1
 8006f82:	4a10      	ldr	r2, [pc, #64]	@ (8006fc4 <adBms6830_read_aux_voltages+0x78>)
 8006f84:	6839      	ldr	r1, [r7, #0]
 8006f86:	f7fa fa23 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXC, Aux, C);
 8006f8a:	79f8      	ldrb	r0, [r7, #7]
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	2301      	movs	r3, #1
 8006f92:	4a0d      	ldr	r2, [pc, #52]	@ (8006fc8 <adBms6830_read_aux_voltages+0x7c>)
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	f7fa fa1b 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXD, Aux, D);
 8006f9a:	79f8      	ldrb	r0, [r7, #7]
 8006f9c:	2304      	movs	r3, #4
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8006fcc <adBms6830_read_aux_voltages+0x80>)
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	f7fa fa13 	bl	80013d0 <adBmsReadData>
	printVoltages(tIC, &ic[0], Aux);
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	2201      	movs	r2, #1
 8006fae:	6839      	ldr	r1, [r7, #0]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 f9e9 	bl	8007388 <printVoltages>
}
 8006fb6:	bf00      	nop
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20000018 	.word	0x20000018
 8006fc4:	2000001c 	.word	0x2000001c
 8006fc8:	20000020 	.word	0x20000020
 8006fcc:	20000024 	.word	0x20000024

08006fd0 <balanceCells>:
#else
	// printf("Fcell Registers Cleared\n\n");
#endif
}

void balanceCells(uint8_t tIC, cell_asic *ic, PWM_DUTY duty_cycle) {
 8006fd0:	b5b0      	push	{r4, r5, r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af02      	add	r7, sp, #8
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	6039      	str	r1, [r7, #0]
 8006fda:	71fb      	strb	r3, [r7, #7]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	71bb      	strb	r3, [r7, #6]
	// Reset after max duration to prevent overheating
	if (tick > 200) {
 8006fe0:	4b69      	ldr	r3, [pc, #420]	@ (8007188 <balanceCells+0x1b8>)
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fe6:	d90c      	bls.n	8007002 <balanceCells+0x32>
		stopBalancing(tIC, ic);
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 f8dd 	bl	80071ac <stopBalancing>
		tick = 0;
 8006ff2:	4b65      	ldr	r3, [pc, #404]	@ (8007188 <balanceCells+0x1b8>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	801a      	strh	r2, [r3, #0]
		// Consider updating target voltage after each cycle
		target_lowest_cell = lowest_cell;
 8006ff8:	4b64      	ldr	r3, [pc, #400]	@ (800718c <balanceCells+0x1bc>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a64      	ldr	r2, [pc, #400]	@ (8007190 <balanceCells+0x1c0>)
 8006ffe:	6013      	str	r3, [r2, #0]
		return;
 8007000:	e0b9      	b.n	8007176 <balanceCells+0x1a6>
	}

	// Initialize target when first called
	if (target_lowest_cell == -1) {
 8007002:	4b63      	ldr	r3, [pc, #396]	@ (8007190 <balanceCells+0x1c0>)
 8007004:	edd3 7a00 	vldr	s15, [r3]
 8007008:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800700c:	eef4 7a47 	vcmp.f32	s15, s14
 8007010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007014:	d103      	bne.n	800701e <balanceCells+0x4e>
		target_lowest_cell = lowest_cell;
 8007016:	4b5d      	ldr	r3, [pc, #372]	@ (800718c <balanceCells+0x1bc>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a5d      	ldr	r2, [pc, #372]	@ (8007190 <balanceCells+0x1c0>)
 800701c:	6013      	str	r3, [r2, #0]
	}

	// Only update balancing configuration periodically
	if (tick == 10) {
 800701e:	4b5a      	ldr	r3, [pc, #360]	@ (8007188 <balanceCells+0x1b8>)
 8007020:	881b      	ldrh	r3, [r3, #0]
 8007022:	2b0a      	cmp	r3, #10
 8007024:	d17c      	bne.n	8007120 <balanceCells+0x150>
		// Clear balance mask for new calculation
		multiMask = 0;
 8007026:	4b5b      	ldr	r3, [pc, #364]	@ (8007194 <balanceCells+0x1c4>)
 8007028:	2200      	movs	r2, #0
 800702a:	801a      	strh	r2, [r3, #0]

		for (uint8_t dev = 0; dev < tIC; ++dev) {
 800702c:	2300      	movs	r3, #0
 800702e:	73fb      	strb	r3, [r7, #15]
 8007030:	e072      	b.n	8007118 <balanceCells+0x148>
			// Start with all balance switches off
			ic[dev].tx_cfgb.dcc = 0;
 8007032:	7bfb      	ldrb	r3, [r7, #15]
 8007034:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	4413      	add	r3, r2
 8007040:	2200      	movs	r2, #0
 8007042:	825a      	strh	r2, [r3, #18]

			for (uint8_t ch = 0; ch < cell_count; ++ch) {
 8007044:	2300      	movs	r3, #0
 8007046:	73bb      	strb	r3, [r7, #14]
 8007048:	e050      	b.n	80070ec <balanceCells+0x11c>
				float v = getVoltage(ic[dev].cell.c_codes[ch]);
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007050:	fb02 f303 	mul.w	r3, r2, r3
 8007054:	683a      	ldr	r2, [r7, #0]
 8007056:	4413      	add	r3, r2
 8007058:	7bba      	ldrb	r2, [r7, #14]
 800705a:	3214      	adds	r2, #20
 800705c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8007060:	4618      	mov	r0, r3
 8007062:	f000 ff55 	bl	8007f10 <getVoltage>
 8007066:	ed87 0a02 	vstr	s0, [r7, #8]

				// Improved logic: Balance cells above target with a small hysteresis
				if (v > (target_lowest_cell + 0.01)) { // 10mV hysteresis
 800706a:	68b8      	ldr	r0, [r7, #8]
 800706c:	f7f9 fa74 	bl	8000558 <__aeabi_f2d>
 8007070:	4604      	mov	r4, r0
 8007072:	460d      	mov	r5, r1
 8007074:	4b46      	ldr	r3, [pc, #280]	@ (8007190 <balanceCells+0x1c0>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4618      	mov	r0, r3
 800707a:	f7f9 fa6d 	bl	8000558 <__aeabi_f2d>
 800707e:	a340      	add	r3, pc, #256	@ (adr r3, 8007180 <balanceCells+0x1b0>)
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f7f9 f90a 	bl	800029c <__adddf3>
 8007088:	4602      	mov	r2, r0
 800708a:	460b      	mov	r3, r1
 800708c:	4620      	mov	r0, r4
 800708e:	4629      	mov	r1, r5
 8007090:	f7f9 fd4a 	bl	8000b28 <__aeabi_dcmpgt>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d019      	beq.n	80070ce <balanceCells+0xfe>
													   // Set this cell for balancing
					multiMask |= (1 << ch);
 800709a:	7bbb      	ldrb	r3, [r7, #14]
 800709c:	2201      	movs	r2, #1
 800709e:	fa02 f303 	lsl.w	r3, r2, r3
 80070a2:	b21a      	sxth	r2, r3
 80070a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007194 <balanceCells+0x1c4>)
 80070a6:	881b      	ldrh	r3, [r3, #0]
 80070a8:	b21b      	sxth	r3, r3
 80070aa:	4313      	orrs	r3, r2
 80070ac:	b21b      	sxth	r3, r3
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	4b38      	ldr	r3, [pc, #224]	@ (8007194 <balanceCells+0x1c4>)
 80070b2:	801a      	strh	r2, [r3, #0]
					// Configure PWM duty cycle
					ic[dev].PwmA.pwma[ch] = duty_cycle;
 80070b4:	7bfb      	ldrb	r3, [r7, #15]
 80070b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	441a      	add	r2, r3
 80070c2:	7bbb      	ldrb	r3, [r7, #14]
 80070c4:	4413      	add	r3, r2
 80070c6:	79ba      	ldrb	r2, [r7, #6]
 80070c8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
 80070cc:	e00b      	b.n	80070e6 <balanceCells+0x116>
				} else {
					// Ensure PWM is off for cells we don't balance
					ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80070ce:	7bfb      	ldrb	r3, [r7, #15]
 80070d0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80070d4:	fb02 f303 	mul.w	r3, r2, r3
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	441a      	add	r2, r3
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
 80070de:	4413      	add	r3, r2
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
			for (uint8_t ch = 0; ch < cell_count; ++ch) {
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	3301      	adds	r3, #1
 80070ea:	73bb      	strb	r3, [r7, #14]
 80070ec:	4b2a      	ldr	r3, [pc, #168]	@ (8007198 <balanceCells+0x1c8>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	7bba      	ldrb	r2, [r7, #14]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d3a9      	bcc.n	800704a <balanceCells+0x7a>
				}
			}

			// Apply the mask directly (cleaner than the previous approach)
			ic[dev].tx_cfgb.dcc = ConfigB_DccBits(multiMask, DCC_BIT_SET);
 80070f6:	4b27      	ldr	r3, [pc, #156]	@ (8007194 <balanceCells+0x1c4>)
 80070f8:	8818      	ldrh	r0, [r3, #0]
 80070fa:	7bfb      	ldrb	r3, [r7, #15]
 80070fc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007100:	fb02 f303 	mul.w	r3, r2, r3
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	18d4      	adds	r4, r2, r3
 8007108:	2101      	movs	r1, #1
 800710a:	f7fb f9b8 	bl	800247e <ConfigB_DccBits>
 800710e:	4603      	mov	r3, r0
 8007110:	8263      	strh	r3, [r4, #18]
		for (uint8_t dev = 0; dev < tIC; ++dev) {
 8007112:	7bfb      	ldrb	r3, [r7, #15]
 8007114:	3301      	adds	r3, #1
 8007116:	73fb      	strb	r3, [r7, #15]
 8007118:	7bfa      	ldrb	r2, [r7, #15]
 800711a:	79fb      	ldrb	r3, [r7, #7]
 800711c:	429a      	cmp	r2, r3
 800711e:	d388      	bcc.n	8007032 <balanceCells+0x62>
		}
	}

	// Send configuration to the hardware - this should happen every time
	// to ensure the balancing continues even if we don't update the mask
	adBmsWakeupIc(tIC);
 8007120:	79fb      	ldrb	r3, [r7, #7]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 f912 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A); /* cells 1-8 */
 8007128:	79f8      	ldrb	r0, [r7, #7]
 800712a:	2301      	movs	r3, #1
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	2304      	movs	r3, #4
 8007130:	4a1a      	ldr	r2, [pc, #104]	@ (800719c <balanceCells+0x1cc>)
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	f7fa ff48 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007138:	79fb      	ldrb	r3, [r7, #7]
 800713a:	4618      	mov	r0, r3
 800713c:	f000 f906 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B); /* cells 9-16 */
 8007140:	79f8      	ldrb	r0, [r7, #7]
 8007142:	2302      	movs	r3, #2
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	2304      	movs	r3, #4
 8007148:	4a15      	ldr	r2, [pc, #84]	@ (80071a0 <balanceCells+0x1d0>)
 800714a:	6839      	ldr	r1, [r7, #0]
 800714c:	f7fa ff3c 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007150:	79fb      	ldrb	r3, [r7, #7]
 8007152:	4618      	mov	r0, r3
 8007154:	f000 f8fa 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B); /* push DCC */
 8007158:	79f8      	ldrb	r0, [r7, #7]
 800715a:	2302      	movs	r3, #2
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	2308      	movs	r3, #8
 8007160:	4a10      	ldr	r2, [pc, #64]	@ (80071a4 <balanceCells+0x1d4>)
 8007162:	6839      	ldr	r1, [r7, #0]
 8007164:	f7fa ff30 	bl	8001fc8 <adBmsWriteData>

	// Enable S-pin control
	adBmsWakeupIc(tIC);
 8007168:	79fb      	ldrb	r3, [r7, #7]
 800716a:	4618      	mov	r0, r3
 800716c:	f000 f8ee 	bl	800734c <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 8007170:	480d      	ldr	r0, [pc, #52]	@ (80071a8 <balanceCells+0x1d8>)
 8007172:	f7f9 fffd 	bl	8001170 <spiSendCmd>
}
 8007176:	3710      	adds	r7, #16
 8007178:	46bd      	mov	sp, r7
 800717a:	bdb0      	pop	{r4, r5, r7, pc}
 800717c:	f3af 8000 	nop.w
 8007180:	47ae147b 	.word	0x47ae147b
 8007184:	3f847ae1 	.word	0x3f847ae1
 8007188:	200004d4 	.word	0x200004d4
 800718c:	200004e8 	.word	0x200004e8
 8007190:	20000034 	.word	0x20000034
 8007194:	200004d2 	.word	0x200004d2
 8007198:	2000003c 	.word	0x2000003c
 800719c:	20000028 	.word	0x20000028
 80071a0:	2000002c 	.word	0x2000002c
 80071a4:	20000004 	.word	0x20000004
 80071a8:	20000030 	.word	0x20000030

080071ac <stopBalancing>:

void stopBalancing(uint8_t tIC, cell_asic *ic) {
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	4603      	mov	r3, r0
 80071b4:	6039      	str	r1, [r7, #0]
 80071b6:	71fb      	strb	r3, [r7, #7]
	// Clear all balance control
	multiMask = 0;
 80071b8:	4b2d      	ldr	r3, [pc, #180]	@ (8007270 <stopBalancing+0xc4>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	801a      	strh	r2, [r3, #0]

	for (uint8_t dev = 0; dev < tIC; ++dev) {
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
 80071c2:	e022      	b.n	800720a <stopBalancing+0x5e>
		// Clear all DCC bits for all cells
		ic[dev].tx_cfgb.dcc = 0;
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80071ca:	fb02 f303 	mul.w	r3, r2, r3
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	4413      	add	r3, r2
 80071d2:	2200      	movs	r2, #0
 80071d4:	825a      	strh	r2, [r3, #18]

		// Also ensure all PWM settings are zero
		for (uint8_t ch = 0; ch < cell_count; ++ch) {
 80071d6:	2300      	movs	r3, #0
 80071d8:	73bb      	strb	r3, [r7, #14]
 80071da:	e00e      	b.n	80071fa <stopBalancing+0x4e>
			ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
 80071de:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80071e2:	fb02 f303 	mul.w	r3, r2, r3
 80071e6:	683a      	ldr	r2, [r7, #0]
 80071e8:	441a      	add	r2, r3
 80071ea:	7bbb      	ldrb	r3, [r7, #14]
 80071ec:	4413      	add	r3, r2
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
		for (uint8_t ch = 0; ch < cell_count; ++ch) {
 80071f4:	7bbb      	ldrb	r3, [r7, #14]
 80071f6:	3301      	adds	r3, #1
 80071f8:	73bb      	strb	r3, [r7, #14]
 80071fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007274 <stopBalancing+0xc8>)
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	7bba      	ldrb	r2, [r7, #14]
 8007200:	429a      	cmp	r2, r3
 8007202:	d3eb      	bcc.n	80071dc <stopBalancing+0x30>
	for (uint8_t dev = 0; dev < tIC; ++dev) {
 8007204:	7bfb      	ldrb	r3, [r7, #15]
 8007206:	3301      	adds	r3, #1
 8007208:	73fb      	strb	r3, [r7, #15]
 800720a:	7bfa      	ldrb	r2, [r7, #15]
 800720c:	79fb      	ldrb	r3, [r7, #7]
 800720e:	429a      	cmp	r2, r3
 8007210:	d3d8      	bcc.n	80071c4 <stopBalancing+0x18>
		}
	}

	// Update hardware registers
	adBmsWakeupIc(tIC);
 8007212:	79fb      	ldrb	r3, [r7, #7]
 8007214:	4618      	mov	r0, r3
 8007216:	f000 f899 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A);
 800721a:	79f8      	ldrb	r0, [r7, #7]
 800721c:	2301      	movs	r3, #1
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	2304      	movs	r3, #4
 8007222:	4a15      	ldr	r2, [pc, #84]	@ (8007278 <stopBalancing+0xcc>)
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	f7fa fecf 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 800722a:	79fb      	ldrb	r3, [r7, #7]
 800722c:	4618      	mov	r0, r3
 800722e:	f000 f88d 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B);
 8007232:	79f8      	ldrb	r0, [r7, #7]
 8007234:	2302      	movs	r3, #2
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	2304      	movs	r3, #4
 800723a:	4a10      	ldr	r2, [pc, #64]	@ (800727c <stopBalancing+0xd0>)
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	f7fa fec3 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007242:	79fb      	ldrb	r3, [r7, #7]
 8007244:	4618      	mov	r0, r3
 8007246:	f000 f881 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 800724a:	79f8      	ldrb	r0, [r7, #7]
 800724c:	2302      	movs	r3, #2
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	2308      	movs	r3, #8
 8007252:	4a0b      	ldr	r2, [pc, #44]	@ (8007280 <stopBalancing+0xd4>)
 8007254:	6839      	ldr	r1, [r7, #0]
 8007256:	f7fa feb7 	bl	8001fc8 <adBmsWriteData>

	// Ensure S-pins are operational
	adBmsWakeupIc(tIC);
 800725a:	79fb      	ldrb	r3, [r7, #7]
 800725c:	4618      	mov	r0, r3
 800725e:	f000 f875 	bl	800734c <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 8007262:	4808      	ldr	r0, [pc, #32]	@ (8007284 <stopBalancing+0xd8>)
 8007264:	f7f9 ff84 	bl	8001170 <spiSendCmd>
}
 8007268:	bf00      	nop
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	200004d2 	.word	0x200004d2
 8007274:	2000003c 	.word	0x2000003c
 8007278:	20000028 	.word	0x20000028
 800727c:	2000002c 	.word	0x2000002c
 8007280:	20000004 	.word	0x20000004
 8007284:	20000030 	.word	0x20000030

08007288 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f003 fc7f 	bl	800ab94 <HAL_Delay>
}
 8007296:	bf00      	nop
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
	...

080072a0 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 80072a4:	2200      	movs	r2, #0
 80072a6:	2140      	movs	r1, #64	@ 0x40
 80072a8:	4802      	ldr	r0, [pc, #8]	@ (80072b4 <adBmsCsLow+0x14>)
 80072aa:	f006 f875 	bl	800d398 <HAL_GPIO_WritePin>
}
 80072ae:	bf00      	nop
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	48000400 	.word	0x48000400

080072b8 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 80072bc:	2201      	movs	r2, #1
 80072be:	2140      	movs	r1, #64	@ 0x40
 80072c0:	4802      	ldr	r0, [pc, #8]	@ (80072cc <adBmsCsHigh+0x14>)
 80072c2:	f006 f869 	bl	800d398 <HAL_GPIO_WritePin>
}
 80072c6:	bf00      	nop
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	48000400 	.word	0x48000400

080072d0 <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	4603      	mov	r3, r0
 80072d8:	6039      	str	r1, [r7, #0]
 80072da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT);
 80072dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007308 <spiWriteBytes+0x38>)
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	88fa      	ldrh	r2, [r7, #6]
 80072e2:	f04f 33ff 	mov.w	r3, #4294967295
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	f007 fb98 	bl	800ea1c <HAL_SPI_Transmit>
 80072ec:	4603      	mov	r3, r0
 80072ee:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) {
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d004      	beq.n	8007300 <spiWriteBytes+0x30>
        // If you hit this, your SPI handle is likely invalid or the peripheral clock is off
        printf("SPI Error: %d\n", status);
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	4619      	mov	r1, r3
 80072fa:	4804      	ldr	r0, [pc, #16]	@ (800730c <spiWriteBytes+0x3c>)
 80072fc:	f00b fa6a 	bl	80127d4 <iprintf>
    }
}
 8007300:	bf00      	nop
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	20000038 	.word	0x20000038
 800730c:	08016310 	.word	0x08016310

08007310 <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	4613      	mov	r3, r2
 800731c:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 800731e:	4b0a      	ldr	r3, [pc, #40]	@ (8007348 <spiWriteReadBytes+0x38>)
 8007320:	6818      	ldr	r0, [r3, #0]
 8007322:	f04f 33ff 	mov.w	r3, #4294967295
 8007326:	2204      	movs	r2, #4
 8007328:	68f9      	ldr	r1, [r7, #12]
 800732a:	f007 fb77 	bl	800ea1c <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 800732e:	4b06      	ldr	r3, [pc, #24]	@ (8007348 <spiWriteReadBytes+0x38>)
 8007330:	6818      	ldr	r0, [r3, #0]
 8007332:	88fa      	ldrh	r2, [r7, #6]
 8007334:	f04f 33ff 	mov.w	r3, #4294967295
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	f007 fce5 	bl	800ed08 <HAL_SPI_Receive>
}
 800733e:	bf00      	nop
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	20000038 	.word	0x20000038

0800734c <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	4603      	mov	r3, r0
 8007354:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007356:	2300      	movs	r3, #0
 8007358:	73fb      	strb	r3, [r7, #15]
 800735a:	e00c      	b.n	8007376 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 800735c:	f7ff ffa0 	bl	80072a0 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8007360:	2001      	movs	r0, #1
 8007362:	f7ff ff91 	bl	8007288 <Delay_ms>
    adBmsCsHigh();
 8007366:	f7ff ffa7 	bl	80072b8 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 800736a:	2001      	movs	r0, #1
 800736c:	f7ff ff8c 	bl	8007288 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007370:	7bfb      	ldrb	r3, [r7, #15]
 8007372:	3301      	adds	r3, #1
 8007374:	73fb      	strb	r3, [r7, #15]
 8007376:	7bfa      	ldrb	r2, [r7, #15]
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	429a      	cmp	r2, r3
 800737c:	d3ee      	bcc.n	800735c <adBmsWakeupIc+0x10>
  }
}
 800737e:	bf00      	nop
 8007380:	bf00      	nop
 8007382:	3710      	adds	r7, #16
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8007388:	b5b0      	push	{r4, r5, r7, lr}
 800738a:	b088      	sub	sp, #32
 800738c:	af00      	add	r7, sp, #0
 800738e:	4603      	mov	r3, r0
 8007390:	6039      	str	r1, [r7, #0]
 8007392:	71fb      	strb	r3, [r7, #7]
 8007394:	4613      	mov	r3, r2
 8007396:	71bb      	strb	r3, [r7, #6]
	if (PRINT_ON) {
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8007398:	79bb      	ldrb	r3, [r7, #6]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d008      	beq.n	80073b0 <printVoltages+0x28>
 800739e:	79bb      	ldrb	r3, [r7, #6]
 80073a0:	2b05      	cmp	r3, #5
 80073a2:	d005      	beq.n	80073b0 <printVoltages+0x28>
 80073a4:	79bb      	ldrb	r3, [r7, #6]
 80073a6:	2b07      	cmp	r3, #7
 80073a8:	d002      	beq.n	80073b0 <printVoltages+0x28>
 80073aa:	79bb      	ldrb	r3, [r7, #6]
 80073ac:	2b06      	cmp	r3, #6
 80073ae:	d102      	bne.n	80073b6 <printVoltages+0x2e>
  {
    channel = CELL;
 80073b0:	2310      	movs	r3, #16
 80073b2:	777b      	strb	r3, [r7, #29]
 80073b4:	e00a      	b.n	80073cc <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 80073b6:	79bb      	ldrb	r3, [r7, #6]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d102      	bne.n	80073c2 <printVoltages+0x3a>
 80073bc:	230c      	movs	r3, #12
 80073be:	777b      	strb	r3, [r7, #29]
 80073c0:	e004      	b.n	80073cc <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 80073c2:	79bb      	ldrb	r3, [r7, #6]
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d101      	bne.n	80073cc <printVoltages+0x44>
 80073c8:	230a      	movs	r3, #10
 80073ca:	777b      	strb	r3, [r7, #29]
  for(uint8_t ic = 0; ic < tIC; ic++)
 80073cc:	2300      	movs	r3, #0
 80073ce:	773b      	strb	r3, [r7, #28]
 80073d0:	e1d7      	b.n	8007782 <printVoltages+0x3fa>
  {
    printf("IC%d:",(ic+1));
 80073d2:	7f3b      	ldrb	r3, [r7, #28]
 80073d4:	3301      	adds	r3, #1
 80073d6:	4619      	mov	r1, r3
 80073d8:	4893      	ldr	r0, [pc, #588]	@ (8007628 <printVoltages+0x2a0>)
 80073da:	f00b f9fb 	bl	80127d4 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 80073de:	2300      	movs	r3, #0
 80073e0:	76fb      	strb	r3, [r7, #27]
 80073e2:	e1c3      	b.n	800776c <printVoltages+0x3e4>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 80073e4:	79bb      	ldrb	r3, [r7, #6]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d10c      	bne.n	8007404 <printVoltages+0x7c>
 80073ea:	7f3b      	ldrb	r3, [r7, #28]
 80073ec:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80073f0:	fb02 f303 	mul.w	r3, r2, r3
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	4413      	add	r3, r2
 80073f8:	7efa      	ldrb	r2, [r7, #27]
 80073fa:	3214      	adds	r2, #20
 80073fc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007400:	83fb      	strh	r3, [r7, #30]
 8007402:	e04e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 8007404:	79bb      	ldrb	r3, [r7, #6]
 8007406:	2b05      	cmp	r3, #5
 8007408:	d10c      	bne.n	8007424 <printVoltages+0x9c>
 800740a:	7f3b      	ldrb	r3, [r7, #28]
 800740c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007410:	fb02 f303 	mul.w	r3, r2, r3
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	4413      	add	r3, r2
 8007418:	7efa      	ldrb	r2, [r7, #27]
 800741a:	3224      	adds	r2, #36	@ 0x24
 800741c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007420:	83fb      	strh	r3, [r7, #30]
 8007422:	e03e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 8007424:	79bb      	ldrb	r3, [r7, #6]
 8007426:	2b07      	cmp	r3, #7
 8007428:	d10c      	bne.n	8007444 <printVoltages+0xbc>
 800742a:	7f3b      	ldrb	r3, [r7, #28]
 800742c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007430:	fb02 f303 	mul.w	r3, r2, r3
 8007434:	683a      	ldr	r2, [r7, #0]
 8007436:	4413      	add	r3, r2
 8007438:	7efa      	ldrb	r2, [r7, #27]
 800743a:	3244      	adds	r2, #68	@ 0x44
 800743c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007440:	83fb      	strh	r3, [r7, #30]
 8007442:	e02e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 8007444:	79bb      	ldrb	r3, [r7, #6]
 8007446:	2b06      	cmp	r3, #6
 8007448:	d10c      	bne.n	8007464 <printVoltages+0xdc>
 800744a:	7f3b      	ldrb	r3, [r7, #28]
 800744c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007450:	fb02 f303 	mul.w	r3, r2, r3
 8007454:	683a      	ldr	r2, [r7, #0]
 8007456:	4413      	add	r3, r2
 8007458:	7efa      	ldrb	r2, [r7, #27]
 800745a:	3234      	adds	r2, #52	@ 0x34
 800745c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007460:	83fb      	strh	r3, [r7, #30]
 8007462:	e01e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 8007464:	79bb      	ldrb	r3, [r7, #6]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d10c      	bne.n	8007484 <printVoltages+0xfc>
 800746a:	7f3b      	ldrb	r3, [r7, #28]
 800746c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007470:	fb02 f303 	mul.w	r3, r2, r3
 8007474:	683a      	ldr	r2, [r7, #0]
 8007476:	4413      	add	r3, r2
 8007478:	7efa      	ldrb	r2, [r7, #27]
 800747a:	3254      	adds	r2, #84	@ 0x54
 800747c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007480:	83fb      	strh	r3, [r7, #30]
 8007482:	e00e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 8007484:	79bb      	ldrb	r3, [r7, #6]
 8007486:	2b02      	cmp	r3, #2
 8007488:	d10b      	bne.n	80074a2 <printVoltages+0x11a>
 800748a:	7f3b      	ldrb	r3, [r7, #28]
 800748c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007490:	fb02 f303 	mul.w	r3, r2, r3
 8007494:	683a      	ldr	r2, [r7, #0]
 8007496:	4413      	add	r3, r2
 8007498:	7efa      	ldrb	r2, [r7, #27]
 800749a:	3260      	adds	r2, #96	@ 0x60
 800749c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80074a0:	83fb      	strh	r3, [r7, #30]
      voltage = getVoltage(temp);
 80074a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 fd32 	bl	8007f10 <getVoltage>
 80074ac:	ed87 0a05 	vstr	s0, [r7, #20]

      if(type == Cell)
 80074b0:	79bb      	ldrb	r3, [r7, #6]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d12b      	bne.n	800750e <printVoltages+0x186>
      {
    	printf("C%d=%fV, ",(index+1), voltage);
 80074b6:	7efb      	ldrb	r3, [r7, #27]
 80074b8:	1c5c      	adds	r4, r3, #1
 80074ba:	6978      	ldr	r0, [r7, #20]
 80074bc:	f7f9 f84c 	bl	8000558 <__aeabi_f2d>
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4621      	mov	r1, r4
 80074c6:	4859      	ldr	r0, [pc, #356]	@ (800762c <printVoltages+0x2a4>)
 80074c8:	f00b f984 	bl	80127d4 <iprintf>
//    	printf("%d", ((int) voltage * 100)/100);
//    	printf(".%d", ((int) (voltage * 1000) - ((int) voltage * 1000)));
//    	printf("V, ");

        if(index == (channel-1))
 80074cc:	7efa      	ldrb	r2, [r7, #27]
 80074ce:	7f7b      	ldrb	r3, [r7, #29]
 80074d0:	3b01      	subs	r3, #1
 80074d2:	429a      	cmp	r2, r3
 80074d4:	f040 8147 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80074d8:	7f3b      	ldrb	r3, [r7, #28]
 80074da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80074de:	fb02 f303 	mul.w	r3, r2, r3
 80074e2:	683a      	ldr	r2, [r7, #0]
 80074e4:	4413      	add	r3, r2
 80074e6:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 80074ea:	4619      	mov	r1, r3
 80074ec:	4850      	ldr	r0, [pc, #320]	@ (8007630 <printVoltages+0x2a8>)
 80074ee:	f00b f971 	bl	80127d4 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 80074f2:	7f3b      	ldrb	r3, [r7, #28]
 80074f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80074f8:	fb02 f303 	mul.w	r3, r2, r3
 80074fc:	683a      	ldr	r2, [r7, #0]
 80074fe:	4413      	add	r3, r2
 8007500:	f893 31a7 	ldrb.w	r3, [r3, #423]	@ 0x1a7
 8007504:	4619      	mov	r1, r3
 8007506:	484b      	ldr	r0, [pc, #300]	@ (8007634 <printVoltages+0x2ac>)
 8007508:	f00b f964 	bl	80127d4 <iprintf>
 800750c:	e12b      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else if(type == AvgCell)
 800750e:	79bb      	ldrb	r3, [r7, #6]
 8007510:	2b05      	cmp	r3, #5
 8007512:	d12b      	bne.n	800756c <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 8007514:	7efb      	ldrb	r3, [r7, #27]
 8007516:	1c5c      	adds	r4, r3, #1
 8007518:	6978      	ldr	r0, [r7, #20]
 800751a:	f7f9 f81d 	bl	8000558 <__aeabi_f2d>
 800751e:	4602      	mov	r2, r0
 8007520:	460b      	mov	r3, r1
 8007522:	4621      	mov	r1, r4
 8007524:	4844      	ldr	r0, [pc, #272]	@ (8007638 <printVoltages+0x2b0>)
 8007526:	f00b f955 	bl	80127d4 <iprintf>
        if(index == (channel-1))
 800752a:	7efa      	ldrb	r2, [r7, #27]
 800752c:	7f7b      	ldrb	r3, [r7, #29]
 800752e:	3b01      	subs	r3, #1
 8007530:	429a      	cmp	r2, r3
 8007532:	f040 8118 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007536:	7f3b      	ldrb	r3, [r7, #28]
 8007538:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800753c:	fb02 f303 	mul.w	r3, r2, r3
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	4413      	add	r3, r2
 8007544:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007548:	4619      	mov	r1, r3
 800754a:	4839      	ldr	r0, [pc, #228]	@ (8007630 <printVoltages+0x2a8>)
 800754c:	f00b f942 	bl	80127d4 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8007550:	7f3b      	ldrb	r3, [r7, #28]
 8007552:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007556:	fb02 f303 	mul.w	r3, r2, r3
 800755a:	683a      	ldr	r2, [r7, #0]
 800755c:	4413      	add	r3, r2
 800755e:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 8007562:	4619      	mov	r1, r3
 8007564:	4833      	ldr	r0, [pc, #204]	@ (8007634 <printVoltages+0x2ac>)
 8007566:	f00b f935 	bl	80127d4 <iprintf>
 800756a:	e0fc      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else if(type == F_volt)
 800756c:	79bb      	ldrb	r3, [r7, #6]
 800756e:	2b07      	cmp	r3, #7
 8007570:	d12b      	bne.n	80075ca <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 8007572:	7efb      	ldrb	r3, [r7, #27]
 8007574:	1c5c      	adds	r4, r3, #1
 8007576:	6978      	ldr	r0, [r7, #20]
 8007578:	f7f8 ffee 	bl	8000558 <__aeabi_f2d>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4621      	mov	r1, r4
 8007582:	482e      	ldr	r0, [pc, #184]	@ (800763c <printVoltages+0x2b4>)
 8007584:	f00b f926 	bl	80127d4 <iprintf>
        if(index == (channel-1))
 8007588:	7efa      	ldrb	r2, [r7, #27]
 800758a:	7f7b      	ldrb	r3, [r7, #29]
 800758c:	3b01      	subs	r3, #1
 800758e:	429a      	cmp	r2, r3
 8007590:	f040 80e9 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007594:	7f3b      	ldrb	r3, [r7, #28]
 8007596:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800759a:	fb02 f303 	mul.w	r3, r2, r3
 800759e:	683a      	ldr	r2, [r7, #0]
 80075a0:	4413      	add	r3, r2
 80075a2:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 80075a6:	4619      	mov	r1, r3
 80075a8:	4821      	ldr	r0, [pc, #132]	@ (8007630 <printVoltages+0x2a8>)
 80075aa:	f00b f913 	bl	80127d4 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 80075ae:	7f3b      	ldrb	r3, [r7, #28]
 80075b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80075b4:	fb02 f303 	mul.w	r3, r2, r3
 80075b8:	683a      	ldr	r2, [r7, #0]
 80075ba:	4413      	add	r3, r2
 80075bc:	f893 31aa 	ldrb.w	r3, [r3, #426]	@ 0x1aa
 80075c0:	4619      	mov	r1, r3
 80075c2:	481c      	ldr	r0, [pc, #112]	@ (8007634 <printVoltages+0x2ac>)
 80075c4:	f00b f906 	bl	80127d4 <iprintf>
 80075c8:	e0cd      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else if(type == S_volt)
 80075ca:	79bb      	ldrb	r3, [r7, #6]
 80075cc:	2b06      	cmp	r3, #6
 80075ce:	d139      	bne.n	8007644 <printVoltages+0x2bc>
      {
        printf("S%d=%fV,",(index+1), voltage);
 80075d0:	7efb      	ldrb	r3, [r7, #27]
 80075d2:	1c5c      	adds	r4, r3, #1
 80075d4:	6978      	ldr	r0, [r7, #20]
 80075d6:	f7f8 ffbf 	bl	8000558 <__aeabi_f2d>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	4621      	mov	r1, r4
 80075e0:	4817      	ldr	r0, [pc, #92]	@ (8007640 <printVoltages+0x2b8>)
 80075e2:	f00b f8f7 	bl	80127d4 <iprintf>
        if(index == (channel-1))
 80075e6:	7efa      	ldrb	r2, [r7, #27]
 80075e8:	7f7b      	ldrb	r3, [r7, #29]
 80075ea:	3b01      	subs	r3, #1
 80075ec:	429a      	cmp	r2, r3
 80075ee:	f040 80ba 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80075f2:	7f3b      	ldrb	r3, [r7, #28]
 80075f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80075f8:	fb02 f303 	mul.w	r3, r2, r3
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	4413      	add	r3, r2
 8007600:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007604:	4619      	mov	r1, r3
 8007606:	480a      	ldr	r0, [pc, #40]	@ (8007630 <printVoltages+0x2a8>)
 8007608:	f00b f8e4 	bl	80127d4 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 800760c:	7f3b      	ldrb	r3, [r7, #28]
 800760e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007612:	fb02 f303 	mul.w	r3, r2, r3
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	4413      	add	r3, r2
 800761a:	f893 31a9 	ldrb.w	r3, [r3, #425]	@ 0x1a9
 800761e:	4619      	mov	r1, r3
 8007620:	4804      	ldr	r0, [pc, #16]	@ (8007634 <printVoltages+0x2ac>)
 8007622:	f00b f8d7 	bl	80127d4 <iprintf>
 8007626:	e09e      	b.n	8007766 <printVoltages+0x3de>
 8007628:	0801652c 	.word	0x0801652c
 800762c:	08016534 	.word	0x08016534
 8007630:	080164b0 	.word	0x080164b0
 8007634:	08016540 	.word	0x08016540
 8007638:	0801654c 	.word	0x0801654c
 800763c:	08016558 	.word	0x08016558
 8007640:	08016564 	.word	0x08016564
        }
      }
      else if(type == Aux)
 8007644:	79bb      	ldrb	r3, [r7, #6]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d15c      	bne.n	8007704 <printVoltages+0x37c>
      {
        if(index <= 9)
 800764a:	7efb      	ldrb	r3, [r7, #27]
 800764c:	2b09      	cmp	r3, #9
 800764e:	f200 808a 	bhi.w	8007766 <printVoltages+0x3de>
        {
        	float V = voltage;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	613b      	str	r3, [r7, #16]
        	float temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V) + -2594.7697 * V + 1767.8260;
 8007656:	edd7 7a04 	vldr	s15, [r7, #16]
 800765a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800765e:	edd7 7a04 	vldr	s15, [r7, #16]
 8007662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007666:	ee17 0a90 	vmov	r0, s15
 800766a:	f7f8 ff75 	bl	8000558 <__aeabi_f2d>
 800766e:	a350      	add	r3, pc, #320	@ (adr r3, 80077b0 <printVoltages+0x428>)
 8007670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007674:	f7f8 ffc8 	bl	8000608 <__aeabi_dmul>
 8007678:	4602      	mov	r2, r0
 800767a:	460b      	mov	r3, r1
 800767c:	4614      	mov	r4, r2
 800767e:	461d      	mov	r5, r3
 8007680:	edd7 7a04 	vldr	s15, [r7, #16]
 8007684:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007688:	ee17 0a90 	vmov	r0, s15
 800768c:	f7f8 ff64 	bl	8000558 <__aeabi_f2d>
 8007690:	a349      	add	r3, pc, #292	@ (adr r3, 80077b8 <printVoltages+0x430>)
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	f7f8 ffb7 	bl	8000608 <__aeabi_dmul>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4620      	mov	r0, r4
 80076a0:	4629      	mov	r1, r5
 80076a2:	f7f8 fdfb 	bl	800029c <__adddf3>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	4614      	mov	r4, r2
 80076ac:	461d      	mov	r5, r3
 80076ae:	6938      	ldr	r0, [r7, #16]
 80076b0:	f7f8 ff52 	bl	8000558 <__aeabi_f2d>
 80076b4:	a342      	add	r3, pc, #264	@ (adr r3, 80077c0 <printVoltages+0x438>)
 80076b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ba:	f7f8 ffa5 	bl	8000608 <__aeabi_dmul>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4620      	mov	r0, r4
 80076c4:	4629      	mov	r1, r5
 80076c6:	f7f8 fde9 	bl	800029c <__adddf3>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4610      	mov	r0, r2
 80076d0:	4619      	mov	r1, r3
 80076d2:	a33d      	add	r3, pc, #244	@ (adr r3, 80077c8 <printVoltages+0x440>)
 80076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d8:	f7f8 fde0 	bl	800029c <__adddf3>
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	4610      	mov	r0, r2
 80076e2:	4619      	mov	r1, r3
 80076e4:	f7f9 fa88 	bl	8000bf8 <__aeabi_d2f>
 80076e8:	4603      	mov	r3, r0
 80076ea:	60fb      	str	r3, [r7, #12]
        	printf("AUX%d=%fC, ",(index+1), temperature);
 80076ec:	7efb      	ldrb	r3, [r7, #27]
 80076ee:	1c5c      	adds	r4, r3, #1
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f7f8 ff31 	bl	8000558 <__aeabi_f2d>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	4621      	mov	r1, r4
 80076fc:	4826      	ldr	r0, [pc, #152]	@ (8007798 <printVoltages+0x410>)
 80076fe:	f00b f869 	bl	80127d4 <iprintf>
 8007702:	e030      	b.n	8007766 <printVoltages+0x3de>
			// printf("%d", ((int) temp * 100)/100);
			// printf(".%d", ((int) (temp * 1000) - ((int) temp * 1000)));
			// printf("C, ");
      //   }
      }
      else if(type == RAux)
 8007704:	79bb      	ldrb	r3, [r7, #6]
 8007706:	2b02      	cmp	r3, #2
 8007708:	d12a      	bne.n	8007760 <printVoltages+0x3d8>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 800770a:	7efb      	ldrb	r3, [r7, #27]
 800770c:	1c5c      	adds	r4, r3, #1
 800770e:	6978      	ldr	r0, [r7, #20]
 8007710:	f7f8 ff22 	bl	8000558 <__aeabi_f2d>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4621      	mov	r1, r4
 800771a:	4820      	ldr	r0, [pc, #128]	@ (800779c <printVoltages+0x414>)
 800771c:	f00b f85a 	bl	80127d4 <iprintf>
        if(index == (channel-1))
 8007720:	7efa      	ldrb	r2, [r7, #27]
 8007722:	7f7b      	ldrb	r3, [r7, #29]
 8007724:	3b01      	subs	r3, #1
 8007726:	429a      	cmp	r2, r3
 8007728:	d11d      	bne.n	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800772a:	7f3b      	ldrb	r3, [r7, #28]
 800772c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007730:	fb02 f303 	mul.w	r3, r2, r3
 8007734:	683a      	ldr	r2, [r7, #0]
 8007736:	4413      	add	r3, r2
 8007738:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 800773c:	4619      	mov	r1, r3
 800773e:	4818      	ldr	r0, [pc, #96]	@ (80077a0 <printVoltages+0x418>)
 8007740:	f00b f848 	bl	80127d4 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 8007744:	7f3b      	ldrb	r3, [r7, #28]
 8007746:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800774a:	fb02 f303 	mul.w	r3, r2, r3
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	4413      	add	r3, r2
 8007752:	f893 31ac 	ldrb.w	r3, [r3, #428]	@ 0x1ac
 8007756:	4619      	mov	r1, r3
 8007758:	4812      	ldr	r0, [pc, #72]	@ (80077a4 <printVoltages+0x41c>)
 800775a:	f00b f83b 	bl	80127d4 <iprintf>
 800775e:	e002      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8007760:	4811      	ldr	r0, [pc, #68]	@ (80077a8 <printVoltages+0x420>)
 8007762:	f00b f8a7 	bl	80128b4 <puts>
    for(uint8_t index = 0; index < channel; index++)
 8007766:	7efb      	ldrb	r3, [r7, #27]
 8007768:	3301      	adds	r3, #1
 800776a:	76fb      	strb	r3, [r7, #27]
 800776c:	7efa      	ldrb	r2, [r7, #27]
 800776e:	7f7b      	ldrb	r3, [r7, #29]
 8007770:	429a      	cmp	r2, r3
 8007772:	f4ff ae37 	bcc.w	80073e4 <printVoltages+0x5c>
    }
    printf("\n\n");
 8007776:	480d      	ldr	r0, [pc, #52]	@ (80077ac <printVoltages+0x424>)
 8007778:	f00b f89c 	bl	80128b4 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 800777c:	7f3b      	ldrb	r3, [r7, #28]
 800777e:	3301      	adds	r3, #1
 8007780:	773b      	strb	r3, [r7, #28]
 8007782:	7f3a      	ldrb	r2, [r7, #28]
 8007784:	79fb      	ldrb	r3, [r7, #7]
 8007786:	429a      	cmp	r2, r3
 8007788:	f4ff ae23 	bcc.w	80073d2 <printVoltages+0x4a>
  }
	}

}
 800778c:	bf00      	nop
 800778e:	bf00      	nop
 8007790:	3720      	adds	r7, #32
 8007792:	46bd      	mov	sp, r7
 8007794:	bdb0      	pop	{r4, r5, r7, pc}
 8007796:	bf00      	nop
 8007798:	08016570 	.word	0x08016570
 800779c:	0801657c 	.word	0x0801657c
 80077a0:	080164b0 	.word	0x080164b0
 80077a4:	08016540 	.word	0x08016540
 80077a8:	08016358 	.word	0x08016358
 80077ac:	08016588 	.word	0x08016588
 80077b0:	1cac0831 	.word	0x1cac0831
 80077b4:	c06c365a 	.word	0xc06c365a
 80077b8:	f2e48e8a 	.word	0xf2e48e8a
 80077bc:	40947a5f 	.word	0x40947a5f
 80077c0:	161e4f76 	.word	0x161e4f76
 80077c4:	c0a4458a 	.word	0xc0a4458a
 80077c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80077cc:	409b9f4d 	.word	0x409b9f4d

080077d0 <printWritePwmDutyCycle>:
* @return None
*
*******************************************************************************
*/
void printWritePwmDutyCycle(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6039      	str	r1, [r7, #0]
 80077d8:	4611      	mov	r1, r2
 80077da:	461a      	mov	r2, r3
 80077dc:	4603      	mov	r3, r0
 80077de:	71fb      	strb	r3, [r7, #7]
 80077e0:	460b      	mov	r3, r1
 80077e2:	71bb      	strb	r3, [r7, #6]
 80077e4:	4613      	mov	r3, r2
 80077e6:	717b      	strb	r3, [r7, #5]
	if (PRINT_ON) {
  for(uint8_t ic = 0; ic < tIC; ic++)
 80077e8:	2300      	movs	r3, #0
 80077ea:	73fb      	strb	r3, [r7, #15]
 80077ec:	e0f3      	b.n	80079d6 <printWritePwmDutyCycle+0x206>
  {
    printf("IC%d:\n",(ic+1));
 80077ee:	7bfb      	ldrb	r3, [r7, #15]
 80077f0:	3301      	adds	r3, #1
 80077f2:	4619      	mov	r1, r3
 80077f4:	487d      	ldr	r0, [pc, #500]	@ (80079ec <printWritePwmDutyCycle+0x21c>)
 80077f6:	f00a ffed 	bl	80127d4 <iprintf>
    if(grp == A)
 80077fa:	797b      	ldrb	r3, [r7, #5]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d151      	bne.n	80078a4 <printWritePwmDutyCycle+0xd4>
    {
      printf("Write Pwma Duty Cycle:\n");
 8007800:	487b      	ldr	r0, [pc, #492]	@ (80079f0 <printWritePwmDutyCycle+0x220>)
 8007802:	f00b f857 	bl	80128b4 <puts>
      printf("0x%X, ", IC[ic].pwma.tx_data[0]);
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800780c:	fb02 f303 	mul.w	r3, r2, r3
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	4413      	add	r3, r2
 8007814:	f893 317b 	ldrb.w	r3, [r3, #379]	@ 0x17b
 8007818:	4619      	mov	r1, r3
 800781a:	4876      	ldr	r0, [pc, #472]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 800781c:	f00a ffda 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[1]);
 8007820:	7bfb      	ldrb	r3, [r7, #15]
 8007822:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007826:	fb02 f303 	mul.w	r3, r2, r3
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	4413      	add	r3, r2
 800782e:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8007832:	4619      	mov	r1, r3
 8007834:	486f      	ldr	r0, [pc, #444]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007836:	f00a ffcd 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[2]);
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007840:	fb02 f303 	mul.w	r3, r2, r3
 8007844:	683a      	ldr	r2, [r7, #0]
 8007846:	4413      	add	r3, r2
 8007848:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 800784c:	4619      	mov	r1, r3
 800784e:	4869      	ldr	r0, [pc, #420]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007850:	f00a ffc0 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[3]);
 8007854:	7bfb      	ldrb	r3, [r7, #15]
 8007856:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800785a:	fb02 f303 	mul.w	r3, r2, r3
 800785e:	683a      	ldr	r2, [r7, #0]
 8007860:	4413      	add	r3, r2
 8007862:	f893 317e 	ldrb.w	r3, [r3, #382]	@ 0x17e
 8007866:	4619      	mov	r1, r3
 8007868:	4862      	ldr	r0, [pc, #392]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 800786a:	f00a ffb3 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[4]);
 800786e:	7bfb      	ldrb	r3, [r7, #15]
 8007870:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007874:	fb02 f303 	mul.w	r3, r2, r3
 8007878:	683a      	ldr	r2, [r7, #0]
 800787a:	4413      	add	r3, r2
 800787c:	f893 317f 	ldrb.w	r3, [r3, #383]	@ 0x17f
 8007880:	4619      	mov	r1, r3
 8007882:	485c      	ldr	r0, [pc, #368]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007884:	f00a ffa6 	bl	80127d4 <iprintf>
      printf("0x%X\n\n", IC[ic].pwma.tx_data[5]);
 8007888:	7bfb      	ldrb	r3, [r7, #15]
 800788a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800788e:	fb02 f303 	mul.w	r3, r2, r3
 8007892:	683a      	ldr	r2, [r7, #0]
 8007894:	4413      	add	r3, r2
 8007896:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 800789a:	4619      	mov	r1, r3
 800789c:	4856      	ldr	r0, [pc, #344]	@ (80079f8 <printWritePwmDutyCycle+0x228>)
 800789e:	f00a ff99 	bl	80127d4 <iprintf>
 80078a2:	e095      	b.n	80079d0 <printWritePwmDutyCycle+0x200>
    }
    else if(grp == B)
 80078a4:	797b      	ldrb	r3, [r7, #5]
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d11d      	bne.n	80078e6 <printWritePwmDutyCycle+0x116>
    {
      printf("Write Pwmb Duty Cycle:\n");
 80078aa:	4854      	ldr	r0, [pc, #336]	@ (80079fc <printWritePwmDutyCycle+0x22c>)
 80078ac:	f00b f802 	bl	80128b4 <puts>
      printf("0x%X, ", IC[ic].pwmb.tx_data[0]);
 80078b0:	7bfb      	ldrb	r3, [r7, #15]
 80078b2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80078b6:	fb02 f303 	mul.w	r3, r2, r3
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	4413      	add	r3, r2
 80078be:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 80078c2:	4619      	mov	r1, r3
 80078c4:	484b      	ldr	r0, [pc, #300]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 80078c6:	f00a ff85 	bl	80127d4 <iprintf>
      printf("0x%X\n\n", IC[ic].pwmb.tx_data[1]);
 80078ca:	7bfb      	ldrb	r3, [r7, #15]
 80078cc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80078d0:	fb02 f303 	mul.w	r3, r2, r3
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	4413      	add	r3, r2
 80078d8:	f893 318a 	ldrb.w	r3, [r3, #394]	@ 0x18a
 80078dc:	4619      	mov	r1, r3
 80078de:	4846      	ldr	r0, [pc, #280]	@ (80079f8 <printWritePwmDutyCycle+0x228>)
 80078e0:	f00a ff78 	bl	80127d4 <iprintf>
 80078e4:	e074      	b.n	80079d0 <printWritePwmDutyCycle+0x200>
    }
    else if(grp == ALL_GRP)
 80078e6:	797b      	ldrb	r3, [r7, #5]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d16e      	bne.n	80079ca <printWritePwmDutyCycle+0x1fa>
    {
      printf("Write Pwma Duty Cycle:\n");
 80078ec:	4840      	ldr	r0, [pc, #256]	@ (80079f0 <printWritePwmDutyCycle+0x220>)
 80078ee:	f00a ffe1 	bl	80128b4 <puts>
      printf("0x%X, ", IC[ic].pwma.tx_data[0]);
 80078f2:	7bfb      	ldrb	r3, [r7, #15]
 80078f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80078f8:	fb02 f303 	mul.w	r3, r2, r3
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	4413      	add	r3, r2
 8007900:	f893 317b 	ldrb.w	r3, [r3, #379]	@ 0x17b
 8007904:	4619      	mov	r1, r3
 8007906:	483b      	ldr	r0, [pc, #236]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007908:	f00a ff64 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[1]);
 800790c:	7bfb      	ldrb	r3, [r7, #15]
 800790e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007912:	fb02 f303 	mul.w	r3, r2, r3
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	4413      	add	r3, r2
 800791a:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800791e:	4619      	mov	r1, r3
 8007920:	4834      	ldr	r0, [pc, #208]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007922:	f00a ff57 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[2]);
 8007926:	7bfb      	ldrb	r3, [r7, #15]
 8007928:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800792c:	fb02 f303 	mul.w	r3, r2, r3
 8007930:	683a      	ldr	r2, [r7, #0]
 8007932:	4413      	add	r3, r2
 8007934:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 8007938:	4619      	mov	r1, r3
 800793a:	482e      	ldr	r0, [pc, #184]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 800793c:	f00a ff4a 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[3]);
 8007940:	7bfb      	ldrb	r3, [r7, #15]
 8007942:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007946:	fb02 f303 	mul.w	r3, r2, r3
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	4413      	add	r3, r2
 800794e:	f893 317e 	ldrb.w	r3, [r3, #382]	@ 0x17e
 8007952:	4619      	mov	r1, r3
 8007954:	4827      	ldr	r0, [pc, #156]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007956:	f00a ff3d 	bl	80127d4 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[4]);
 800795a:	7bfb      	ldrb	r3, [r7, #15]
 800795c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007960:	fb02 f303 	mul.w	r3, r2, r3
 8007964:	683a      	ldr	r2, [r7, #0]
 8007966:	4413      	add	r3, r2
 8007968:	f893 317f 	ldrb.w	r3, [r3, #383]	@ 0x17f
 800796c:	4619      	mov	r1, r3
 800796e:	4821      	ldr	r0, [pc, #132]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007970:	f00a ff30 	bl	80127d4 <iprintf>
      printf("0x%X\n", IC[ic].pwma.tx_data[5]);
 8007974:	7bfb      	ldrb	r3, [r7, #15]
 8007976:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800797a:	fb02 f303 	mul.w	r3, r2, r3
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	4413      	add	r3, r2
 8007982:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8007986:	4619      	mov	r1, r3
 8007988:	481d      	ldr	r0, [pc, #116]	@ (8007a00 <printWritePwmDutyCycle+0x230>)
 800798a:	f00a ff23 	bl	80127d4 <iprintf>

      printf("Write Pwmb Duty Cycle:\n");
 800798e:	481b      	ldr	r0, [pc, #108]	@ (80079fc <printWritePwmDutyCycle+0x22c>)
 8007990:	f00a ff90 	bl	80128b4 <puts>
      printf("0x%X, ", IC[ic].pwmb.tx_data[0]);
 8007994:	7bfb      	ldrb	r3, [r7, #15]
 8007996:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800799a:	fb02 f303 	mul.w	r3, r2, r3
 800799e:	683a      	ldr	r2, [r7, #0]
 80079a0:	4413      	add	r3, r2
 80079a2:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 80079a6:	4619      	mov	r1, r3
 80079a8:	4812      	ldr	r0, [pc, #72]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 80079aa:	f00a ff13 	bl	80127d4 <iprintf>
      printf("0x%X\n\n", IC[ic].pwmb.tx_data[1]);
 80079ae:	7bfb      	ldrb	r3, [r7, #15]
 80079b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80079b4:	fb02 f303 	mul.w	r3, r2, r3
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	4413      	add	r3, r2
 80079bc:	f893 318a 	ldrb.w	r3, [r3, #394]	@ 0x18a
 80079c0:	4619      	mov	r1, r3
 80079c2:	480d      	ldr	r0, [pc, #52]	@ (80079f8 <printWritePwmDutyCycle+0x228>)
 80079c4:	f00a ff06 	bl	80127d4 <iprintf>
 80079c8:	e002      	b.n	80079d0 <printWritePwmDutyCycle+0x200>
    }
    else{ printf("Wrong Register Group Select\n"); }
 80079ca:	480e      	ldr	r0, [pc, #56]	@ (8007a04 <printWritePwmDutyCycle+0x234>)
 80079cc:	f00a ff72 	bl	80128b4 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 80079d0:	7bfb      	ldrb	r3, [r7, #15]
 80079d2:	3301      	adds	r3, #1
 80079d4:	73fb      	strb	r3, [r7, #15]
 80079d6:	7bfa      	ldrb	r2, [r7, #15]
 80079d8:	79fb      	ldrb	r3, [r7, #7]
 80079da:	429a      	cmp	r2, r3
 80079dc:	f4ff af07 	bcc.w	80077ee <printWritePwmDutyCycle+0x1e>
  }
	}
}
 80079e0:	bf00      	nop
 80079e2:	bf00      	nop
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	08016320 	.word	0x08016320
 80079f0:	08016994 	.word	0x08016994
 80079f4:	08016338 	.word	0x08016338
 80079f8:	08016340 	.word	0x08016340
 80079fc:	080169ac 	.word	0x080169ac
 8007a00:	080169c4 	.word	0x080169c4
 8007a04:	08016358 	.word	0x08016358

08007a08 <printReadPwmDutyCycle>:
* @return None
*
*******************************************************************************
*/
void printReadPwmDutyCycle(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6039      	str	r1, [r7, #0]
 8007a10:	4611      	mov	r1, r2
 8007a12:	461a      	mov	r2, r3
 8007a14:	4603      	mov	r3, r0
 8007a16:	71fb      	strb	r3, [r7, #7]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	71bb      	strb	r3, [r7, #6]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	717b      	strb	r3, [r7, #5]
	if (PRINT_ON) {
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007a20:	2300      	movs	r3, #0
 8007a22:	73fb      	strb	r3, [r7, #15]
 8007a24:	e23d      	b.n	8007ea2 <printReadPwmDutyCycle+0x49a>
  {
    printf("IC%d:\n",(ic+1));
 8007a26:	7bfb      	ldrb	r3, [r7, #15]
 8007a28:	3301      	adds	r3, #1
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	488a      	ldr	r0, [pc, #552]	@ (8007c58 <printReadPwmDutyCycle+0x250>)
 8007a2e:	f00a fed1 	bl	80127d4 <iprintf>
    if(grp == A)
 8007a32:	797b      	ldrb	r3, [r7, #5]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	f040 80ba 	bne.w	8007bae <printReadPwmDutyCycle+0x1a6>
    {
      printf("Read PWMA Duty Cycle:\n");
 8007a3a:	4888      	ldr	r0, [pc, #544]	@ (8007c5c <printReadPwmDutyCycle+0x254>)
 8007a3c:	f00a ff3a 	bl	80128b4 <puts>
      printf("PWM1:0x%X, ", IC[ic].PwmA.pwma[0]);
 8007a40:	7bfb      	ldrb	r3, [r7, #15]
 8007a42:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a46:	fb02 f303 	mul.w	r3, r2, r3
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8007a52:	4619      	mov	r1, r3
 8007a54:	4882      	ldr	r0, [pc, #520]	@ (8007c60 <printReadPwmDutyCycle+0x258>)
 8007a56:	f00a febd 	bl	80127d4 <iprintf>
      printf("PWM2:0x%X, ", IC[ic].PwmA.pwma[1]);
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
 8007a5c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a60:	fb02 f303 	mul.w	r3, r2, r3
 8007a64:	683a      	ldr	r2, [r7, #0]
 8007a66:	4413      	add	r3, r2
 8007a68:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	487d      	ldr	r0, [pc, #500]	@ (8007c64 <printReadPwmDutyCycle+0x25c>)
 8007a70:	f00a feb0 	bl	80127d4 <iprintf>
      printf("PWM3:0x%X, ", IC[ic].PwmA.pwma[2]);
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a7a:	fb02 f303 	mul.w	r3, r2, r3
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	4413      	add	r3, r2
 8007a82:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8007a86:	4619      	mov	r1, r3
 8007a88:	4877      	ldr	r0, [pc, #476]	@ (8007c68 <printReadPwmDutyCycle+0x260>)
 8007a8a:	f00a fea3 	bl	80127d4 <iprintf>
      printf("PWM4:0x%X, ", IC[ic].PwmA.pwma[3]);
 8007a8e:	7bfb      	ldrb	r3, [r7, #15]
 8007a90:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a94:	fb02 f303 	mul.w	r3, r2, r3
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4872      	ldr	r0, [pc, #456]	@ (8007c6c <printReadPwmDutyCycle+0x264>)
 8007aa4:	f00a fe96 	bl	80127d4 <iprintf>
      printf("PWM5:0x%X, ", IC[ic].PwmA.pwma[4]);
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
 8007aaa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007aae:	fb02 f303 	mul.w	r3, r2, r3
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8007aba:	4619      	mov	r1, r3
 8007abc:	486c      	ldr	r0, [pc, #432]	@ (8007c70 <printReadPwmDutyCycle+0x268>)
 8007abe:	f00a fe89 	bl	80127d4 <iprintf>
      printf("PWM6:0x%X, ", IC[ic].PwmA.pwma[5]);
 8007ac2:	7bfb      	ldrb	r3, [r7, #15]
 8007ac4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007ac8:	fb02 f303 	mul.w	r3, r2, r3
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	4413      	add	r3, r2
 8007ad0:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	4867      	ldr	r0, [pc, #412]	@ (8007c74 <printReadPwmDutyCycle+0x26c>)
 8007ad8:	f00a fe7c 	bl	80127d4 <iprintf>
      printf("PWM7:0x%X, ", IC[ic].PwmA.pwma[6]);
 8007adc:	7bfb      	ldrb	r3, [r7, #15]
 8007ade:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007ae2:	fb02 f303 	mul.w	r3, r2, r3
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8007aee:	4619      	mov	r1, r3
 8007af0:	4861      	ldr	r0, [pc, #388]	@ (8007c78 <printReadPwmDutyCycle+0x270>)
 8007af2:	f00a fe6f 	bl	80127d4 <iprintf>
      printf("PWM8:0x%X, ", IC[ic].PwmA.pwma[7]);
 8007af6:	7bfb      	ldrb	r3, [r7, #15]
 8007af8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007afc:	fb02 f303 	mul.w	r3, r2, r3
 8007b00:	683a      	ldr	r2, [r7, #0]
 8007b02:	4413      	add	r3, r2
 8007b04:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8007b08:	4619      	mov	r1, r3
 8007b0a:	485c      	ldr	r0, [pc, #368]	@ (8007c7c <printReadPwmDutyCycle+0x274>)
 8007b0c:	f00a fe62 	bl	80127d4 <iprintf>
      printf("PWM9:0x%X, ", IC[ic].PwmA.pwma[8]);
 8007b10:	7bfb      	ldrb	r3, [r7, #15]
 8007b12:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b16:	fb02 f303 	mul.w	r3, r2, r3
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8007b22:	4619      	mov	r1, r3
 8007b24:	4856      	ldr	r0, [pc, #344]	@ (8007c80 <printReadPwmDutyCycle+0x278>)
 8007b26:	f00a fe55 	bl	80127d4 <iprintf>
      printf("PWM10:0x%X, ", IC[ic].PwmA.pwma[9]);
 8007b2a:	7bfb      	ldrb	r3, [r7, #15]
 8007b2c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b30:	fb02 f303 	mul.w	r3, r2, r3
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	4413      	add	r3, r2
 8007b38:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	4851      	ldr	r0, [pc, #324]	@ (8007c84 <printReadPwmDutyCycle+0x27c>)
 8007b40:	f00a fe48 	bl	80127d4 <iprintf>
      printf("PWM11:0x%X, ", IC[ic].PwmA.pwma[10]);
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b4a:	fb02 f303 	mul.w	r3, r2, r3
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	4413      	add	r3, r2
 8007b52:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8007b56:	4619      	mov	r1, r3
 8007b58:	484b      	ldr	r0, [pc, #300]	@ (8007c88 <printReadPwmDutyCycle+0x280>)
 8007b5a:	f00a fe3b 	bl	80127d4 <iprintf>
      printf("PWM12:0x%X, ", IC[ic].PwmA.pwma[11]);
 8007b5e:	7bfb      	ldrb	r3, [r7, #15]
 8007b60:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b64:	fb02 f303 	mul.w	r3, r2, r3
 8007b68:	683a      	ldr	r2, [r7, #0]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8007b70:	4619      	mov	r1, r3
 8007b72:	4846      	ldr	r0, [pc, #280]	@ (8007c8c <printReadPwmDutyCycle+0x284>)
 8007b74:	f00a fe2e 	bl	80127d4 <iprintf>
      printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007b78:	7bfb      	ldrb	r3, [r7, #15]
 8007b7a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b7e:	fb02 f303 	mul.w	r3, r2, r3
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4413      	add	r3, r2
 8007b86:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	4840      	ldr	r0, [pc, #256]	@ (8007c90 <printReadPwmDutyCycle+0x288>)
 8007b8e:	f00a fe21 	bl	80127d4 <iprintf>
      printf("PECError:%d\n\n",IC[ic].cccrc.pwm_pec);
 8007b92:	7bfb      	ldrb	r3, [r7, #15]
 8007b94:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b98:	fb02 f303 	mul.w	r3, r2, r3
 8007b9c:	683a      	ldr	r2, [r7, #0]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f893 31af 	ldrb.w	r3, [r3, #431]	@ 0x1af
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	483b      	ldr	r0, [pc, #236]	@ (8007c94 <printReadPwmDutyCycle+0x28c>)
 8007ba8:	f00a fe14 	bl	80127d4 <iprintf>
 8007bac:	e176      	b.n	8007e9c <printReadPwmDutyCycle+0x494>
    }
    else if(grp == B)
 8007bae:	797b      	ldrb	r3, [r7, #5]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d17b      	bne.n	8007cac <printReadPwmDutyCycle+0x2a4>
    {
      printf("Read PWMB Duty Cycle:\n");
 8007bb4:	4838      	ldr	r0, [pc, #224]	@ (8007c98 <printReadPwmDutyCycle+0x290>)
 8007bb6:	f00a fe7d 	bl	80128b4 <puts>
      printf("PWM13:0x%X, ", IC[ic].PwmB.pwmb[0]);
 8007bba:	7bfb      	ldrb	r3, [r7, #15]
 8007bbc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007bc0:	fb02 f303 	mul.w	r3, r2, r3
 8007bc4:	683a      	ldr	r2, [r7, #0]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8007bcc:	4619      	mov	r1, r3
 8007bce:	4833      	ldr	r0, [pc, #204]	@ (8007c9c <printReadPwmDutyCycle+0x294>)
 8007bd0:	f00a fe00 	bl	80127d4 <iprintf>
      printf("PWM14:0x%X, ", IC[ic].PwmB.pwmb[1]);
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007bda:	fb02 f303 	mul.w	r3, r2, r3
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	4413      	add	r3, r2
 8007be2:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8007be6:	4619      	mov	r1, r3
 8007be8:	482d      	ldr	r0, [pc, #180]	@ (8007ca0 <printReadPwmDutyCycle+0x298>)
 8007bea:	f00a fdf3 	bl	80127d4 <iprintf>
      printf("PWM15:0x%X, ", IC[ic].PwmB.pwmb[2]);
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007bf4:	fb02 f303 	mul.w	r3, r2, r3
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007c00:	4619      	mov	r1, r3
 8007c02:	4828      	ldr	r0, [pc, #160]	@ (8007ca4 <printReadPwmDutyCycle+0x29c>)
 8007c04:	f00a fde6 	bl	80127d4 <iprintf>
      printf("PWM16:0x%X, ", IC[ic].PwmB.pwmb[3]);
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
 8007c0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007c0e:	fb02 f303 	mul.w	r3, r2, r3
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	4413      	add	r3, r2
 8007c16:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	4822      	ldr	r0, [pc, #136]	@ (8007ca8 <printReadPwmDutyCycle+0x2a0>)
 8007c1e:	f00a fdd9 	bl	80127d4 <iprintf>
      printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007c22:	7bfb      	ldrb	r3, [r7, #15]
 8007c24:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007c28:	fb02 f303 	mul.w	r3, r2, r3
 8007c2c:	683a      	ldr	r2, [r7, #0]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007c34:	4619      	mov	r1, r3
 8007c36:	4816      	ldr	r0, [pc, #88]	@ (8007c90 <printReadPwmDutyCycle+0x288>)
 8007c38:	f00a fdcc 	bl	80127d4 <iprintf>
      printf("PECError:%d\n\n",IC[ic].cccrc.pwm_pec);
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
 8007c3e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007c42:	fb02 f303 	mul.w	r3, r2, r3
 8007c46:	683a      	ldr	r2, [r7, #0]
 8007c48:	4413      	add	r3, r2
 8007c4a:	f893 31af 	ldrb.w	r3, [r3, #431]	@ 0x1af
 8007c4e:	4619      	mov	r1, r3
 8007c50:	4810      	ldr	r0, [pc, #64]	@ (8007c94 <printReadPwmDutyCycle+0x28c>)
 8007c52:	f00a fdbf 	bl	80127d4 <iprintf>
 8007c56:	e121      	b.n	8007e9c <printReadPwmDutyCycle+0x494>
 8007c58:	08016320 	.word	0x08016320
 8007c5c:	080169cc 	.word	0x080169cc
 8007c60:	080169e4 	.word	0x080169e4
 8007c64:	080169f0 	.word	0x080169f0
 8007c68:	080169fc 	.word	0x080169fc
 8007c6c:	08016a08 	.word	0x08016a08
 8007c70:	08016a14 	.word	0x08016a14
 8007c74:	08016a20 	.word	0x08016a20
 8007c78:	08016a2c 	.word	0x08016a2c
 8007c7c:	08016a38 	.word	0x08016a38
 8007c80:	08016a44 	.word	0x08016a44
 8007c84:	08016a50 	.word	0x08016a50
 8007c88:	08016a60 	.word	0x08016a60
 8007c8c:	08016a70 	.word	0x08016a70
 8007c90:	080164b0 	.word	0x080164b0
 8007c94:	080164bc 	.word	0x080164bc
 8007c98:	08016a80 	.word	0x08016a80
 8007c9c:	08016a98 	.word	0x08016a98
 8007ca0:	08016aa8 	.word	0x08016aa8
 8007ca4:	08016ab8 	.word	0x08016ab8
 8007ca8:	08016ac8 	.word	0x08016ac8
    }
    else if(grp == ALL_GRP)
 8007cac:	797b      	ldrb	r3, [r7, #5]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f040 80f1 	bne.w	8007e96 <printReadPwmDutyCycle+0x48e>
    {
      printf("Read PWMA Duty Cycle:\n");
 8007cb4:	4880      	ldr	r0, [pc, #512]	@ (8007eb8 <printReadPwmDutyCycle+0x4b0>)
 8007cb6:	f00a fdfd 	bl	80128b4 <puts>
      printf("PWM1:0x%X, ", IC[ic].PwmA.pwma[0]);
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007cc0:	fb02 f303 	mul.w	r3, r2, r3
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	4413      	add	r3, r2
 8007cc8:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8007ccc:	4619      	mov	r1, r3
 8007cce:	487b      	ldr	r0, [pc, #492]	@ (8007ebc <printReadPwmDutyCycle+0x4b4>)
 8007cd0:	f00a fd80 	bl	80127d4 <iprintf>
      printf("PWM2:0x%X, ", IC[ic].PwmA.pwma[1]);
 8007cd4:	7bfb      	ldrb	r3, [r7, #15]
 8007cd6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007cda:	fb02 f303 	mul.w	r3, r2, r3
 8007cde:	683a      	ldr	r2, [r7, #0]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8007ce6:	4619      	mov	r1, r3
 8007ce8:	4875      	ldr	r0, [pc, #468]	@ (8007ec0 <printReadPwmDutyCycle+0x4b8>)
 8007cea:	f00a fd73 	bl	80127d4 <iprintf>
      printf("PWM3:0x%X, ", IC[ic].PwmA.pwma[2]);
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007cf4:	fb02 f303 	mul.w	r3, r2, r3
 8007cf8:	683a      	ldr	r2, [r7, #0]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8007d00:	4619      	mov	r1, r3
 8007d02:	4870      	ldr	r0, [pc, #448]	@ (8007ec4 <printReadPwmDutyCycle+0x4bc>)
 8007d04:	f00a fd66 	bl	80127d4 <iprintf>
      printf("PWM4:0x%X, ", IC[ic].PwmA.pwma[3]);
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d0e:	fb02 f303 	mul.w	r3, r2, r3
 8007d12:	683a      	ldr	r2, [r7, #0]
 8007d14:	4413      	add	r3, r2
 8007d16:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	486a      	ldr	r0, [pc, #424]	@ (8007ec8 <printReadPwmDutyCycle+0x4c0>)
 8007d1e:	f00a fd59 	bl	80127d4 <iprintf>
      printf("PWM5:0x%X, ", IC[ic].PwmA.pwma[4]);
 8007d22:	7bfb      	ldrb	r3, [r7, #15]
 8007d24:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	683a      	ldr	r2, [r7, #0]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8007d34:	4619      	mov	r1, r3
 8007d36:	4865      	ldr	r0, [pc, #404]	@ (8007ecc <printReadPwmDutyCycle+0x4c4>)
 8007d38:	f00a fd4c 	bl	80127d4 <iprintf>
      printf("PWM6:0x%X, ", IC[ic].PwmA.pwma[5]);
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
 8007d3e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d42:	fb02 f303 	mul.w	r3, r2, r3
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8007d4e:	4619      	mov	r1, r3
 8007d50:	485f      	ldr	r0, [pc, #380]	@ (8007ed0 <printReadPwmDutyCycle+0x4c8>)
 8007d52:	f00a fd3f 	bl	80127d4 <iprintf>
      printf("PWM7:0x%X, ", IC[ic].PwmA.pwma[6]);
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d5c:	fb02 f303 	mul.w	r3, r2, r3
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	4413      	add	r3, r2
 8007d64:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8007d68:	4619      	mov	r1, r3
 8007d6a:	485a      	ldr	r0, [pc, #360]	@ (8007ed4 <printReadPwmDutyCycle+0x4cc>)
 8007d6c:	f00a fd32 	bl	80127d4 <iprintf>
      printf("PWM8:0x%X, ", IC[ic].PwmA.pwma[7]);
 8007d70:	7bfb      	ldrb	r3, [r7, #15]
 8007d72:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d76:	fb02 f303 	mul.w	r3, r2, r3
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8007d82:	4619      	mov	r1, r3
 8007d84:	4854      	ldr	r0, [pc, #336]	@ (8007ed8 <printReadPwmDutyCycle+0x4d0>)
 8007d86:	f00a fd25 	bl	80127d4 <iprintf>
      printf("PWM9:0x%X, ", IC[ic].PwmA.pwma[8]);
 8007d8a:	7bfb      	ldrb	r3, [r7, #15]
 8007d8c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d90:	fb02 f303 	mul.w	r3, r2, r3
 8007d94:	683a      	ldr	r2, [r7, #0]
 8007d96:	4413      	add	r3, r2
 8007d98:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	484f      	ldr	r0, [pc, #316]	@ (8007edc <printReadPwmDutyCycle+0x4d4>)
 8007da0:	f00a fd18 	bl	80127d4 <iprintf>
      printf("PWM10:0x%X, ", IC[ic].PwmA.pwma[9]);
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
 8007da6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007daa:	fb02 f303 	mul.w	r3, r2, r3
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	4413      	add	r3, r2
 8007db2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8007db6:	4619      	mov	r1, r3
 8007db8:	4849      	ldr	r0, [pc, #292]	@ (8007ee0 <printReadPwmDutyCycle+0x4d8>)
 8007dba:	f00a fd0b 	bl	80127d4 <iprintf>
      printf("PWM11:0x%X, ", IC[ic].PwmA.pwma[10]);
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
 8007dc0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007dc4:	fb02 f303 	mul.w	r3, r2, r3
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	4844      	ldr	r0, [pc, #272]	@ (8007ee4 <printReadPwmDutyCycle+0x4dc>)
 8007dd4:	f00a fcfe 	bl	80127d4 <iprintf>
      printf("PWM12:0x%X\n", IC[ic].PwmA.pwma[11]);
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007dde:	fb02 f303 	mul.w	r3, r2, r3
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	4413      	add	r3, r2
 8007de6:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8007dea:	4619      	mov	r1, r3
 8007dec:	483e      	ldr	r0, [pc, #248]	@ (8007ee8 <printReadPwmDutyCycle+0x4e0>)
 8007dee:	f00a fcf1 	bl	80127d4 <iprintf>

      printf("Read PWMB Duty Cycle:\n");
 8007df2:	483e      	ldr	r0, [pc, #248]	@ (8007eec <printReadPwmDutyCycle+0x4e4>)
 8007df4:	f00a fd5e 	bl	80128b4 <puts>
      printf("PWM13:0x%X, ", IC[ic].PwmB.pwmb[0]);
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007dfe:	fb02 f303 	mul.w	r3, r2, r3
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	4413      	add	r3, r2
 8007e06:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4838      	ldr	r0, [pc, #224]	@ (8007ef0 <printReadPwmDutyCycle+0x4e8>)
 8007e0e:	f00a fce1 	bl	80127d4 <iprintf>
      printf("PWM14:0x%X, ", IC[ic].PwmB.pwmb[1]);
 8007e12:	7bfb      	ldrb	r3, [r7, #15]
 8007e14:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e18:	fb02 f303 	mul.w	r3, r2, r3
 8007e1c:	683a      	ldr	r2, [r7, #0]
 8007e1e:	4413      	add	r3, r2
 8007e20:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8007e24:	4619      	mov	r1, r3
 8007e26:	4833      	ldr	r0, [pc, #204]	@ (8007ef4 <printReadPwmDutyCycle+0x4ec>)
 8007e28:	f00a fcd4 	bl	80127d4 <iprintf>
      printf("PWM15:0x%X, ", IC[ic].PwmB.pwmb[2]);
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007e3e:	4619      	mov	r1, r3
 8007e40:	482d      	ldr	r0, [pc, #180]	@ (8007ef8 <printReadPwmDutyCycle+0x4f0>)
 8007e42:	f00a fcc7 	bl	80127d4 <iprintf>
      printf("PWM16:0x%X, ", IC[ic].PwmB.pwmb[3]);
 8007e46:	7bfb      	ldrb	r3, [r7, #15]
 8007e48:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e4c:	fb02 f303 	mul.w	r3, r2, r3
 8007e50:	683a      	ldr	r2, [r7, #0]
 8007e52:	4413      	add	r3, r2
 8007e54:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007e58:	4619      	mov	r1, r3
 8007e5a:	4828      	ldr	r0, [pc, #160]	@ (8007efc <printReadPwmDutyCycle+0x4f4>)
 8007e5c:	f00a fcba 	bl	80127d4 <iprintf>
      printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e66:	fb02 f303 	mul.w	r3, r2, r3
 8007e6a:	683a      	ldr	r2, [r7, #0]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007e72:	4619      	mov	r1, r3
 8007e74:	4822      	ldr	r0, [pc, #136]	@ (8007f00 <printReadPwmDutyCycle+0x4f8>)
 8007e76:	f00a fcad 	bl	80127d4 <iprintf>
      printf("PECError:%d\n\n",IC[ic].cccrc.pwm_pec);
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e80:	fb02 f303 	mul.w	r3, r2, r3
 8007e84:	683a      	ldr	r2, [r7, #0]
 8007e86:	4413      	add	r3, r2
 8007e88:	f893 31af 	ldrb.w	r3, [r3, #431]	@ 0x1af
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	481d      	ldr	r0, [pc, #116]	@ (8007f04 <printReadPwmDutyCycle+0x4fc>)
 8007e90:	f00a fca0 	bl	80127d4 <iprintf>
 8007e94:	e002      	b.n	8007e9c <printReadPwmDutyCycle+0x494>
    }
    else{ printf("Wrong Register Type Select\n"); }
 8007e96:	481c      	ldr	r0, [pc, #112]	@ (8007f08 <printReadPwmDutyCycle+0x500>)
 8007e98:	f00a fd0c 	bl	80128b4 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007e9c:	7bfb      	ldrb	r3, [r7, #15]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	73fb      	strb	r3, [r7, #15]
 8007ea2:	7bfa      	ldrb	r2, [r7, #15]
 8007ea4:	79fb      	ldrb	r3, [r7, #7]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	f4ff adbd 	bcc.w	8007a26 <printReadPwmDutyCycle+0x1e>
  }
	}
}
 8007eac:	bf00      	nop
 8007eae:	bf00      	nop
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	080169cc 	.word	0x080169cc
 8007ebc:	080169e4 	.word	0x080169e4
 8007ec0:	080169f0 	.word	0x080169f0
 8007ec4:	080169fc 	.word	0x080169fc
 8007ec8:	08016a08 	.word	0x08016a08
 8007ecc:	08016a14 	.word	0x08016a14
 8007ed0:	08016a20 	.word	0x08016a20
 8007ed4:	08016a2c 	.word	0x08016a2c
 8007ed8:	08016a38 	.word	0x08016a38
 8007edc:	08016a44 	.word	0x08016a44
 8007ee0:	08016a50 	.word	0x08016a50
 8007ee4:	08016a60 	.word	0x08016a60
 8007ee8:	08016ad8 	.word	0x08016ad8
 8007eec:	08016a80 	.word	0x08016a80
 8007ef0:	08016a98 	.word	0x08016a98
 8007ef4:	08016aa8 	.word	0x08016aa8
 8007ef8:	08016ab8 	.word	0x08016ab8
 8007efc:	08016ac8 	.word	0x08016ac8
 8007f00:	080164b0 	.word	0x080164b0
 8007f04:	080164bc 	.word	0x080164bc
 8007f08:	08016978 	.word	0x08016978
 8007f0c:	00000000 	.word	0x00000000

08007f10 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
//	printf("%d", data);
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8007f1e:	3310      	adds	r3, #16
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7f8 fb07 	bl	8000534 <__aeabi_i2d>
 8007f26:	a30a      	add	r3, pc, #40	@ (adr r3, 8007f50 <getVoltage+0x40>)
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	f7f8 fb6c 	bl	8000608 <__aeabi_dmul>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	4610      	mov	r0, r2
 8007f36:	4619      	mov	r1, r3
 8007f38:	f7f8 fe5e 	bl	8000bf8 <__aeabi_d2f>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	ee07 3a90 	vmov	s15, r3
}
 8007f46:	eeb0 0a67 	vmov.f32	s0, s15
 8007f4a:	3710      	adds	r7, #16
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	30553261 	.word	0x30553261
 8007f54:	3f23a92a 	.word	0x3f23a92a

08007f58 <init_FDCAN_header>:
	}

	return status;
}

void init_FDCAN_header(FDCAN_TxHeaderTypeDef *hdr, uint32_t id) {
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	6078      	str	r0, [r7, #4]
 8007f60:	6039      	str	r1, [r7, #0]
	hdr->Identifier = id;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	683a      	ldr	r2, [r7, #0]
 8007f66:	601a      	str	r2, [r3, #0]
	hdr->IdType = FDCAN_STANDARD_ID;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	605a      	str	r2, [r3, #4]
	hdr->TxFrameType = FDCAN_DATA_FRAME;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	609a      	str	r2, [r3, #8]
	hdr->DataLength = FDCAN_DLC_BYTES_8;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	2208      	movs	r2, #8
 8007f78:	60da      	str	r2, [r3, #12]
	hdr->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	611a      	str	r2, [r3, #16]
	hdr->BitRateSwitch = FDCAN_BRS_OFF;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	615a      	str	r2, [r3, #20]
	hdr->FDFormat = FDCAN_CLASSIC_CAN;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2200      	movs	r2, #0
 8007f8a:	619a      	str	r2, [r3, #24]
	hdr->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	61da      	str	r2, [r3, #28]
	hdr->MessageMarker = 0;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	621a      	str	r2, [r3, #32]
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <init_FDCAN_header_EXTENDED>:

void init_FDCAN_header_EXTENDED(FDCAN_TxHeaderTypeDef *hdr, uint32_t id) {
 8007fa4:	b480      	push	{r7}
 8007fa6:	b083      	sub	sp, #12
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
	hdr->Identifier = id;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	683a      	ldr	r2, [r7, #0]
 8007fb2:	601a      	str	r2, [r3, #0]
	hdr->IdType = FDCAN_EXTENDED_ID;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8007fba:	605a      	str	r2, [r3, #4]
	hdr->TxFrameType = FDCAN_DATA_FRAME;
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	609a      	str	r2, [r3, #8]
	hdr->DataLength = FDCAN_DLC_BYTES_8;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	2208      	movs	r2, #8
 8007fc6:	60da      	str	r2, [r3, #12]
	hdr->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	611a      	str	r2, [r3, #16]
	hdr->BitRateSwitch = FDCAN_BRS_OFF;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	615a      	str	r2, [r3, #20]
	hdr->FDFormat = FDCAN_CLASSIC_CAN;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	619a      	str	r2, [r3, #24]
	hdr->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	61da      	str	r2, [r3, #28]
	hdr->MessageMarker = 0;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	621a      	str	r2, [r3, #32]
}
 8007fe6:	bf00      	nop
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff0:	4770      	bx	lr
	...

08007ff4 <add_fault>:
 * @param fault_type Type of fault (UV, OV, TEMP)
 * @param fault_value Value that caused the fault
 * @return index of the fault entry in the array
 */
int add_fault(uint8_t ic_num, uint8_t cell_num, uint8_t fault_type,
		float fault_value) {
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b086      	sub	sp, #24
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	ed87 0a00 	vstr	s0, [r7]
 8008000:	71fb      	strb	r3, [r7, #7]
 8008002:	460b      	mov	r3, r1
 8008004:	71bb      	strb	r3, [r7, #6]
 8008006:	4613      	mov	r3, r2
 8008008:	717b      	strb	r3, [r7, #5]
	uint16_t cell_id = ic_num * 10 + cell_num;
 800800a:	79fb      	ldrb	r3, [r7, #7]
 800800c:	b29b      	uxth	r3, r3
 800800e:	461a      	mov	r2, r3
 8008010:	0092      	lsls	r2, r2, #2
 8008012:	4413      	add	r3, r2
 8008014:	005b      	lsls	r3, r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	79bb      	ldrb	r3, [r7, #6]
 800801a:	b29b      	uxth	r3, r3
 800801c:	4413      	add	r3, r2
 800801e:	81fb      	strh	r3, [r7, #14]

	// First check if this fault already exists
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008020:	2300      	movs	r3, #0
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	e024      	b.n	8008070 <add_fault+0x7c>
		if (fault_log[i].active && fault_log[i].cell_id == cell_id
 8008026:	4a3e      	ldr	r2, [pc, #248]	@ (8008120 <add_fault+0x12c>)
 8008028:	697b      	ldr	r3, [r7, #20]
 800802a:	011b      	lsls	r3, r3, #4
 800802c:	4413      	add	r3, r2
 800802e:	330c      	adds	r3, #12
 8008030:	781b      	ldrb	r3, [r3, #0]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d019      	beq.n	800806a <add_fault+0x76>
 8008036:	4a3a      	ldr	r2, [pc, #232]	@ (8008120 <add_fault+0x12c>)
 8008038:	697b      	ldr	r3, [r7, #20]
 800803a:	011b      	lsls	r3, r3, #4
 800803c:	4413      	add	r3, r2
 800803e:	881b      	ldrh	r3, [r3, #0]
 8008040:	89fa      	ldrh	r2, [r7, #14]
 8008042:	429a      	cmp	r2, r3
 8008044:	d111      	bne.n	800806a <add_fault+0x76>
				&& fault_log[i].fault_type == fault_type) {
 8008046:	4a36      	ldr	r2, [pc, #216]	@ (8008120 <add_fault+0x12c>)
 8008048:	697b      	ldr	r3, [r7, #20]
 800804a:	011b      	lsls	r3, r3, #4
 800804c:	4413      	add	r3, r2
 800804e:	3302      	adds	r3, #2
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	797a      	ldrb	r2, [r7, #5]
 8008054:	429a      	cmp	r2, r3
 8008056:	d108      	bne.n	800806a <add_fault+0x76>
			// Update existing fault entry
			fault_log[i].fault_value = fault_value;
 8008058:	4a31      	ldr	r2, [pc, #196]	@ (8008120 <add_fault+0x12c>)
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	4413      	add	r3, r2
 8008060:	3304      	adds	r3, #4
 8008062:	683a      	ldr	r2, [r7, #0]
 8008064:	601a      	str	r2, [r3, #0]
			return i;
 8008066:	697b      	ldr	r3, [r7, #20]
 8008068:	e056      	b.n	8008118 <add_fault+0x124>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	3301      	adds	r3, #1
 800806e:	617b      	str	r3, [r7, #20]
 8008070:	697b      	ldr	r3, [r7, #20]
 8008072:	2b13      	cmp	r3, #19
 8008074:	ddd7      	ble.n	8008026 <add_fault+0x32>
		}
	}

	// Find an empty slot for a new fault
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008076:	2300      	movs	r3, #0
 8008078:	613b      	str	r3, [r7, #16]
 800807a:	e045      	b.n	8008108 <add_fault+0x114>
		if (!fault_log[i].active) {
 800807c:	4a28      	ldr	r2, [pc, #160]	@ (8008120 <add_fault+0x12c>)
 800807e:	693b      	ldr	r3, [r7, #16]
 8008080:	011b      	lsls	r3, r3, #4
 8008082:	4413      	add	r3, r2
 8008084:	330c      	adds	r3, #12
 8008086:	781b      	ldrb	r3, [r3, #0]
 8008088:	f083 0301 	eor.w	r3, r3, #1
 800808c:	b2db      	uxtb	r3, r3
 800808e:	2b00      	cmp	r3, #0
 8008090:	d037      	beq.n	8008102 <add_fault+0x10e>
			fault_log[i].cell_id = cell_id;
 8008092:	4a23      	ldr	r2, [pc, #140]	@ (8008120 <add_fault+0x12c>)
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	011b      	lsls	r3, r3, #4
 8008098:	4413      	add	r3, r2
 800809a:	89fa      	ldrh	r2, [r7, #14]
 800809c:	801a      	strh	r2, [r3, #0]
			fault_log[i].fault_type = fault_type;
 800809e:	4a20      	ldr	r2, [pc, #128]	@ (8008120 <add_fault+0x12c>)
 80080a0:	693b      	ldr	r3, [r7, #16]
 80080a2:	011b      	lsls	r3, r3, #4
 80080a4:	4413      	add	r3, r2
 80080a6:	3302      	adds	r3, #2
 80080a8:	797a      	ldrb	r2, [r7, #5]
 80080aa:	701a      	strb	r2, [r3, #0]
			fault_log[i].fault_value = fault_value;
 80080ac:	4a1c      	ldr	r2, [pc, #112]	@ (8008120 <add_fault+0x12c>)
 80080ae:	693b      	ldr	r3, [r7, #16]
 80080b0:	011b      	lsls	r3, r3, #4
 80080b2:	4413      	add	r3, r2
 80080b4:	3304      	adds	r3, #4
 80080b6:	683a      	ldr	r2, [r7, #0]
 80080b8:	601a      	str	r2, [r3, #0]
			fault_log[i].timestamp = HAL_GetTick();
 80080ba:	f002 fd5f 	bl	800ab7c <HAL_GetTick>
 80080be:	4602      	mov	r2, r0
 80080c0:	4917      	ldr	r1, [pc, #92]	@ (8008120 <add_fault+0x12c>)
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	011b      	lsls	r3, r3, #4
 80080c6:	440b      	add	r3, r1
 80080c8:	3308      	adds	r3, #8
 80080ca:	601a      	str	r2, [r3, #0]
			fault_log[i].active = true;
 80080cc:	4a14      	ldr	r2, [pc, #80]	@ (8008120 <add_fault+0x12c>)
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	011b      	lsls	r3, r3, #4
 80080d2:	4413      	add	r3, r2
 80080d4:	330c      	adds	r3, #12
 80080d6:	2201      	movs	r2, #1
 80080d8:	701a      	strb	r2, [r3, #0]
			num_active_faults++;
 80080da:	4b12      	ldr	r3, [pc, #72]	@ (8008124 <add_fault+0x130>)
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	3301      	adds	r3, #1
 80080e0:	b2da      	uxtb	r2, r3
 80080e2:	4b10      	ldr	r3, [pc, #64]	@ (8008124 <add_fault+0x130>)
 80080e4:	701a      	strb	r2, [r3, #0]

			// Print info about the new fault
			if (PRINT_ON) printf("New fault: IC%d Cell%d Type:%d Value:", ic_num + 1,
 80080e6:	79fb      	ldrb	r3, [r7, #7]
 80080e8:	1c59      	adds	r1, r3, #1
 80080ea:	79bb      	ldrb	r3, [r7, #6]
 80080ec:	1c5a      	adds	r2, r3, #1
 80080ee:	797b      	ldrb	r3, [r7, #5]
 80080f0:	480d      	ldr	r0, [pc, #52]	@ (8008128 <add_fault+0x134>)
 80080f2:	f00a fb6f 	bl	80127d4 <iprintf>
					cell_num + 1, fault_type);
			if (PRINT_ON) printFloat(fault_value);
 80080f6:	ed97 0a00 	vldr	s0, [r7]
 80080fa:	f000 fdc5 	bl	8008c88 <printFloat>

			return i;
 80080fe:	693b      	ldr	r3, [r7, #16]
 8008100:	e00a      	b.n	8008118 <add_fault+0x124>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008102:	693b      	ldr	r3, [r7, #16]
 8008104:	3301      	adds	r3, #1
 8008106:	613b      	str	r3, [r7, #16]
 8008108:	693b      	ldr	r3, [r7, #16]
 800810a:	2b13      	cmp	r3, #19
 800810c:	ddb6      	ble.n	800807c <add_fault+0x88>
		}
	}

	// If we get here, the fault log is full - just return -1
	if (PRINT_ON) printf("Fault log full! Cannot record new faults\n");
 800810e:	4807      	ldr	r0, [pc, #28]	@ (800812c <add_fault+0x138>)
 8008110:	f00a fbd0 	bl	80128b4 <puts>
	return -1;
 8008114:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008118:	4618      	mov	r0, r3
 800811a:	3718      	adds	r7, #24
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}
 8008120:	2000051c 	.word	0x2000051c
 8008124:	2000065c 	.word	0x2000065c
 8008128:	08016fb4 	.word	0x08016fb4
 800812c:	08016fdc 	.word	0x08016fdc

08008130 <clear_fault>:
 *
 * @param ic_num IC number (0-based)
 * @param cell_num Cell number (0-based)
 * @param fault_type Type of fault (UV, OV, TEMP)
 */
void clear_fault(uint8_t ic_num, uint8_t cell_num, uint8_t fault_type) {
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	4603      	mov	r3, r0
 8008138:	71fb      	strb	r3, [r7, #7]
 800813a:	460b      	mov	r3, r1
 800813c:	71bb      	strb	r3, [r7, #6]
 800813e:	4613      	mov	r3, r2
 8008140:	717b      	strb	r3, [r7, #5]
	uint16_t cell_id = ic_num * 10 + cell_num;
 8008142:	79fb      	ldrb	r3, [r7, #7]
 8008144:	b29b      	uxth	r3, r3
 8008146:	461a      	mov	r2, r3
 8008148:	0092      	lsls	r2, r2, #2
 800814a:	4413      	add	r3, r2
 800814c:	005b      	lsls	r3, r3, #1
 800814e:	b29a      	uxth	r2, r3
 8008150:	79bb      	ldrb	r3, [r7, #6]
 8008152:	b29b      	uxth	r3, r3
 8008154:	4413      	add	r3, r2
 8008156:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008158:	2300      	movs	r3, #0
 800815a:	60fb      	str	r3, [r7, #12]
 800815c:	e03d      	b.n	80081da <clear_fault+0xaa>
		if (fault_log[i].active && fault_log[i].cell_id == cell_id
 800815e:	4a22      	ldr	r2, [pc, #136]	@ (80081e8 <clear_fault+0xb8>)
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	011b      	lsls	r3, r3, #4
 8008164:	4413      	add	r3, r2
 8008166:	330c      	adds	r3, #12
 8008168:	781b      	ldrb	r3, [r3, #0]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d032      	beq.n	80081d4 <clear_fault+0xa4>
 800816e:	4a1e      	ldr	r2, [pc, #120]	@ (80081e8 <clear_fault+0xb8>)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	011b      	lsls	r3, r3, #4
 8008174:	4413      	add	r3, r2
 8008176:	881b      	ldrh	r3, [r3, #0]
 8008178:	897a      	ldrh	r2, [r7, #10]
 800817a:	429a      	cmp	r2, r3
 800817c:	d12a      	bne.n	80081d4 <clear_fault+0xa4>
				&& fault_log[i].fault_type == fault_type) {
 800817e:	4a1a      	ldr	r2, [pc, #104]	@ (80081e8 <clear_fault+0xb8>)
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	011b      	lsls	r3, r3, #4
 8008184:	4413      	add	r3, r2
 8008186:	3302      	adds	r3, #2
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	797a      	ldrb	r2, [r7, #5]
 800818c:	429a      	cmp	r2, r3
 800818e:	d121      	bne.n	80081d4 <clear_fault+0xa4>

			if (PRINT_ON) printf("Cleared fault: IC%d Cell%d Type:%d Value:", ic_num + 1,
 8008190:	79fb      	ldrb	r3, [r7, #7]
 8008192:	1c59      	adds	r1, r3, #1
 8008194:	79bb      	ldrb	r3, [r7, #6]
 8008196:	1c5a      	adds	r2, r3, #1
 8008198:	797b      	ldrb	r3, [r7, #5]
 800819a:	3301      	adds	r3, #1
 800819c:	4813      	ldr	r0, [pc, #76]	@ (80081ec <clear_fault+0xbc>)
 800819e:	f00a fb19 	bl	80127d4 <iprintf>
					cell_num + 1, fault_type + 1);
			if (PRINT_ON) printFloat(fault_log[i].fault_value);
 80081a2:	4a11      	ldr	r2, [pc, #68]	@ (80081e8 <clear_fault+0xb8>)
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	4413      	add	r3, r2
 80081aa:	3304      	adds	r3, #4
 80081ac:	edd3 7a00 	vldr	s15, [r3]
 80081b0:	eeb0 0a67 	vmov.f32	s0, s15
 80081b4:	f000 fd68 	bl	8008c88 <printFloat>

			fault_log[i].active = false;
 80081b8:	4a0b      	ldr	r2, [pc, #44]	@ (80081e8 <clear_fault+0xb8>)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	011b      	lsls	r3, r3, #4
 80081be:	4413      	add	r3, r2
 80081c0:	330c      	adds	r3, #12
 80081c2:	2200      	movs	r2, #0
 80081c4:	701a      	strb	r2, [r3, #0]
			num_active_faults--;
 80081c6:	4b0a      	ldr	r3, [pc, #40]	@ (80081f0 <clear_fault+0xc0>)
 80081c8:	781b      	ldrb	r3, [r3, #0]
 80081ca:	3b01      	subs	r3, #1
 80081cc:	b2da      	uxtb	r2, r3
 80081ce:	4b08      	ldr	r3, [pc, #32]	@ (80081f0 <clear_fault+0xc0>)
 80081d0:	701a      	strb	r2, [r3, #0]
			return;
 80081d2:	e005      	b.n	80081e0 <clear_fault+0xb0>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3301      	adds	r3, #1
 80081d8:	60fb      	str	r3, [r7, #12]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b13      	cmp	r3, #19
 80081de:	ddbe      	ble.n	800815e <clear_fault+0x2e>
		}
	}
}
 80081e0:	3710      	adds	r7, #16
 80081e2:	46bd      	mov	sp, r7
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	2000051c 	.word	0x2000051c
 80081ec:	08017008 	.word	0x08017008
 80081f0:	2000065c 	.word	0x2000065c

080081f4 <print_fault_summary>:
 * This function prints all active faults in a compact format showing:
 * - Cell ID (IC# * 10 + Cell#)
 * - Value that caused the fault
 * - Type of fault (V for voltage, T for temperature)
 */
void print_fault_summary(void) {
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
	if (PRINT_ON) {
	if (num_active_faults == 0) {
 80081fa:	4b4a      	ldr	r3, [pc, #296]	@ (8008324 <print_fault_summary+0x130>)
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d103      	bne.n	800820a <print_fault_summary+0x16>
		printf("No active faults\n");
 8008202:	4849      	ldr	r0, [pc, #292]	@ (8008328 <print_fault_summary+0x134>)
 8008204:	f00a fb56 	bl	80128b4 <puts>
		return;
 8008208:	e089      	b.n	800831e <print_fault_summary+0x12a>
	}

	printf("Faulted cells:\n");
 800820a:	4848      	ldr	r0, [pc, #288]	@ (800832c <print_fault_summary+0x138>)
 800820c:	f00a fb52 	bl	80128b4 <puts>

	int count = 0;
 8008210:	2300      	movs	r3, #0
 8008212:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008214:	2300      	movs	r3, #0
 8008216:	60bb      	str	r3, [r7, #8]
 8008218:	e076      	b.n	8008308 <print_fault_summary+0x114>
		if (fault_log[i].active) {
 800821a:	4a45      	ldr	r2, [pc, #276]	@ (8008330 <print_fault_summary+0x13c>)
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	011b      	lsls	r3, r3, #4
 8008220:	4413      	add	r3, r2
 8008222:	330c      	adds	r3, #12
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d06b      	beq.n	8008302 <print_fault_summary+0x10e>
			uint8_t ic_num = fault_log[i].cell_id / 10;
 800822a:	4a41      	ldr	r2, [pc, #260]	@ (8008330 <print_fault_summary+0x13c>)
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	011b      	lsls	r3, r3, #4
 8008230:	4413      	add	r3, r2
 8008232:	881b      	ldrh	r3, [r3, #0]
 8008234:	4a3f      	ldr	r2, [pc, #252]	@ (8008334 <print_fault_summary+0x140>)
 8008236:	fba2 2303 	umull	r2, r3, r2, r3
 800823a:	08db      	lsrs	r3, r3, #3
 800823c:	b29b      	uxth	r3, r3
 800823e:	71fb      	strb	r3, [r7, #7]
			uint8_t cell_num = fault_log[i].cell_id % 10;
 8008240:	4a3b      	ldr	r2, [pc, #236]	@ (8008330 <print_fault_summary+0x13c>)
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	011b      	lsls	r3, r3, #4
 8008246:	4413      	add	r3, r2
 8008248:	881a      	ldrh	r2, [r3, #0]
 800824a:	4b3a      	ldr	r3, [pc, #232]	@ (8008334 <print_fault_summary+0x140>)
 800824c:	fba3 1302 	umull	r1, r3, r3, r2
 8008250:	08d9      	lsrs	r1, r3, #3
 8008252:	460b      	mov	r3, r1
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	440b      	add	r3, r1
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	1ad3      	subs	r3, r2, r3
 800825c:	b29b      	uxth	r3, r3
 800825e:	71bb      	strb	r3, [r7, #6]

			// Print cell information
			printf("IC%d Cell%d: ", ic_num + 1, cell_num + 1);
 8008260:	79fb      	ldrb	r3, [r7, #7]
 8008262:	1c59      	adds	r1, r3, #1
 8008264:	79bb      	ldrb	r3, [r7, #6]
 8008266:	3301      	adds	r3, #1
 8008268:	461a      	mov	r2, r3
 800826a:	4833      	ldr	r0, [pc, #204]	@ (8008338 <print_fault_summary+0x144>)
 800826c:	f00a fab2 	bl	80127d4 <iprintf>

			// Print fault value with appropriate units
			switch (fault_log[i].fault_type) {
 8008270:	4a2f      	ldr	r2, [pc, #188]	@ (8008330 <print_fault_summary+0x13c>)
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	011b      	lsls	r3, r3, #4
 8008276:	4413      	add	r3, r2
 8008278:	3302      	adds	r3, #2
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	2b02      	cmp	r3, #2
 800827e:	dc02      	bgt.n	8008286 <print_fault_summary+0x92>
 8008280:	2b00      	cmp	r3, #0
 8008282:	dc03      	bgt.n	800828c <print_fault_summary+0x98>
 8008284:	e020      	b.n	80082c8 <print_fault_summary+0xd4>
 8008286:	2b03      	cmp	r3, #3
 8008288:	d00f      	beq.n	80082aa <print_fault_summary+0xb6>
 800828a:	e01d      	b.n	80082c8 <print_fault_summary+0xd4>
			case FAULT_TYPE_UV:
			case FAULT_TYPE_OV:
				printf("%.2fV", fault_log[i].fault_value);
 800828c:	4a28      	ldr	r2, [pc, #160]	@ (8008330 <print_fault_summary+0x13c>)
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	011b      	lsls	r3, r3, #4
 8008292:	4413      	add	r3, r2
 8008294:	3304      	adds	r3, #4
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4618      	mov	r0, r3
 800829a:	f7f8 f95d 	bl	8000558 <__aeabi_f2d>
 800829e:	4602      	mov	r2, r0
 80082a0:	460b      	mov	r3, r1
 80082a2:	4826      	ldr	r0, [pc, #152]	@ (800833c <print_fault_summary+0x148>)
 80082a4:	f00a fa96 	bl	80127d4 <iprintf>
				break;
 80082a8:	e01c      	b.n	80082e4 <print_fault_summary+0xf0>
			case FAULT_TYPE_TEMP:
				printf("%.1fC", fault_log[i].fault_value);
 80082aa:	4a21      	ldr	r2, [pc, #132]	@ (8008330 <print_fault_summary+0x13c>)
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	011b      	lsls	r3, r3, #4
 80082b0:	4413      	add	r3, r2
 80082b2:	3304      	adds	r3, #4
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7f8 f94e 	bl	8000558 <__aeabi_f2d>
 80082bc:	4602      	mov	r2, r0
 80082be:	460b      	mov	r3, r1
 80082c0:	481f      	ldr	r0, [pc, #124]	@ (8008340 <print_fault_summary+0x14c>)
 80082c2:	f00a fa87 	bl	80127d4 <iprintf>
				break;
 80082c6:	e00d      	b.n	80082e4 <print_fault_summary+0xf0>
			default:
				printf("%.2f?", fault_log[i].fault_value);
 80082c8:	4a19      	ldr	r2, [pc, #100]	@ (8008330 <print_fault_summary+0x13c>)
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	011b      	lsls	r3, r3, #4
 80082ce:	4413      	add	r3, r2
 80082d0:	3304      	adds	r3, #4
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4618      	mov	r0, r3
 80082d6:	f7f8 f93f 	bl	8000558 <__aeabi_f2d>
 80082da:	4602      	mov	r2, r0
 80082dc:	460b      	mov	r3, r1
 80082de:	4819      	ldr	r0, [pc, #100]	@ (8008344 <print_fault_summary+0x150>)
 80082e0:	f00a fa78 	bl	80127d4 <iprintf>
			}

			// Add separator or newline
			count++;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	3301      	adds	r3, #1
 80082e8:	60fb      	str	r3, [r7, #12]
			if (count % 4 == 0) { // Four entries per line
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f003 0303 	and.w	r3, r3, #3
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d103      	bne.n	80082fc <print_fault_summary+0x108>
				printf("\n");
 80082f4:	200a      	movs	r0, #10
 80082f6:	f00a fa7f 	bl	80127f8 <putchar>
 80082fa:	e002      	b.n	8008302 <print_fault_summary+0x10e>
			} else {
				printf("; ");
 80082fc:	4812      	ldr	r0, [pc, #72]	@ (8008348 <print_fault_summary+0x154>)
 80082fe:	f00a fa69 	bl	80127d4 <iprintf>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	3301      	adds	r3, #1
 8008306:	60bb      	str	r3, [r7, #8]
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	2b13      	cmp	r3, #19
 800830c:	dd85      	ble.n	800821a <print_fault_summary+0x26>
			}
		}
	}

	// Ensure we end with a newline
	if (count % 4 != 0) {
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f003 0303 	and.w	r3, r3, #3
 8008314:	2b00      	cmp	r3, #0
 8008316:	d002      	beq.n	800831e <print_fault_summary+0x12a>
		printf("\n");
 8008318:	200a      	movs	r0, #10
 800831a:	f00a fa6d 	bl	80127f8 <putchar>
	}
	}
}
 800831e:	3710      	adds	r7, #16
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	2000065c 	.word	0x2000065c
 8008328:	08017034 	.word	0x08017034
 800832c:	08017048 	.word	0x08017048
 8008330:	2000051c 	.word	0x2000051c
 8008334:	cccccccd 	.word	0xcccccccd
 8008338:	08017058 	.word	0x08017058
 800833c:	08017068 	.word	0x08017068
 8008340:	08017070 	.word	0x08017070
 8008344:	08017078 	.word	0x08017078
 8008348:	08017080 	.word	0x08017080

0800834c <populateIC>:

void populateIC(cell_asic *IC, uint8_t tIC) {
 800834c:	b580      	push	{r7, lr}
 800834e:	b086      	sub	sp, #24
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	70fb      	strb	r3, [r7, #3]
	uint32_t timingshits = HAL_GetTick();
 8008358:	f002 fc10 	bl	800ab7c <HAL_GetTick>
 800835c:	6178      	str	r0, [r7, #20]
	adBms6830_start_adc_cell_voltage_measurment(tIC);
 800835e:	78fb      	ldrb	r3, [r7, #3]
 8008360:	4618      	mov	r0, r3
 8008362:	f7fe fd57 	bl	8006e14 <adBms6830_start_adc_cell_voltage_measurment>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 8008366:	f002 fc09 	bl	800ab7c <HAL_GetTick>
 800836a:	4602      	mov	r2, r0
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	1ad3      	subs	r3, r2, r3
 8008370:	4619      	mov	r1, r3
 8008372:	4839      	ldr	r0, [pc, #228]	@ (8008458 <populateIC+0x10c>)
 8008374:	f00a fa2e 	bl	80127d4 <iprintf>

	Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 8008378:	2008      	movs	r0, #8
 800837a:	f7fe ff85 	bl	8007288 <Delay_ms>
	timingshits = HAL_GetTick();
 800837e:	f002 fbfd 	bl	800ab7c <HAL_GetTick>
 8008382:	6178      	str	r0, [r7, #20]
	adBms6830_read_cell_voltages(tIC, &IC[0]);
 8008384:	78fb      	ldrb	r3, [r7, #3]
 8008386:	6879      	ldr	r1, [r7, #4]
 8008388:	4618      	mov	r0, r3
 800838a:	f7fe fd59 	bl	8006e40 <adBms6830_read_cell_voltages>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 800838e:	f002 fbf5 	bl	800ab7c <HAL_GetTick>
 8008392:	4602      	mov	r2, r0
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	1ad3      	subs	r3, r2, r3
 8008398:	4619      	mov	r1, r3
 800839a:	482f      	ldr	r0, [pc, #188]	@ (8008458 <populateIC+0x10c>)
 800839c:	f00a fa1a 	bl	80127d4 <iprintf>

	int c_fault = user_adBms6830_cellFault(tIC, &IC[0]);
 80083a0:	78fb      	ldrb	r3, [r7, #3]
 80083a2:	6879      	ldr	r1, [r7, #4]
 80083a4:	4618      	mov	r0, r3
 80083a6:	f000 f85f 	bl	8008468 <user_adBms6830_cellFault>
 80083aa:	6138      	str	r0, [r7, #16]
	if (c_fault != 0) {
 80083ac:	693b      	ldr	r3, [r7, #16]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d003      	beq.n	80083ba <populateIC+0x6e>
		cell_fault = c_fault;
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	b2da      	uxtb	r2, r3
 80083b6:	4b29      	ldr	r3, [pc, #164]	@ (800845c <populateIC+0x110>)
 80083b8:	701a      	strb	r2, [r3, #0]
	}
	Delay_ms(8);
 80083ba:	2008      	movs	r0, #8
 80083bc:	f7fe ff64 	bl	8007288 <Delay_ms>
	timingshits = HAL_GetTick();
 80083c0:	f002 fbdc 	bl	800ab7c <HAL_GetTick>
 80083c4:	6178      	str	r0, [r7, #20]
	adBms6830_start_aux_voltage_measurment(tIC, &IC[0]);
 80083c6:	78fb      	ldrb	r3, [r7, #3]
 80083c8:	6879      	ldr	r1, [r7, #4]
 80083ca:	4618      	mov	r0, r3
 80083cc:	f7fe fd7e 	bl	8006ecc <adBms6830_start_aux_voltage_measurment>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 80083d0:	f002 fbd4 	bl	800ab7c <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	697b      	ldr	r3, [r7, #20]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	4619      	mov	r1, r3
 80083dc:	481e      	ldr	r0, [pc, #120]	@ (8008458 <populateIC+0x10c>)
 80083de:	f00a f9f9 	bl	80127d4 <iprintf>

	Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 80083e2:	2008      	movs	r0, #8
 80083e4:	f7fe ff50 	bl	8007288 <Delay_ms>
	timingshits = HAL_GetTick();
 80083e8:	f002 fbc8 	bl	800ab7c <HAL_GetTick>
 80083ec:	6178      	str	r0, [r7, #20]

	adBms6830_read_aux_voltages(tIC, &IC[0]);
 80083ee:	78fb      	ldrb	r3, [r7, #3]
 80083f0:	6879      	ldr	r1, [r7, #4]
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7fe fdaa 	bl	8006f4c <adBms6830_read_aux_voltages>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 80083f8:	f002 fbc0 	bl	800ab7c <HAL_GetTick>
 80083fc:	4602      	mov	r2, r0
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	1ad3      	subs	r3, r2, r3
 8008402:	4619      	mov	r1, r3
 8008404:	4814      	ldr	r0, [pc, #80]	@ (8008458 <populateIC+0x10c>)
 8008406:	f00a f9e5 	bl	80127d4 <iprintf>

	int t_fault = user_adBms6830_tempFault(tIC, &IC[0]);
 800840a:	78fb      	ldrb	r3, [r7, #3]
 800840c:	6879      	ldr	r1, [r7, #4]
 800840e:	4618      	mov	r0, r3
 8008410:	f000 f90a 	bl	8008628 <user_adBms6830_tempFault>
 8008414:	60f8      	str	r0, [r7, #12]
	if (t_fault == 1) {
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2b01      	cmp	r3, #1
 800841a:	d102      	bne.n	8008422 <populateIC+0xd6>
		temp_fault = CELL_TEMP_FAULT;
 800841c:	2203      	movs	r2, #3
 800841e:	4b10      	ldr	r3, [pc, #64]	@ (8008460 <populateIC+0x114>)
 8008420:	701a      	strb	r2, [r3, #0]
	}

	timingshits = HAL_GetTick();
 8008422:	f002 fbab 	bl	800ab7c <HAL_GetTick>
 8008426:	6178      	str	r0, [r7, #20]
	// Current sensor data + fault
	uint8_t current_fault = getCurrentSensorData();
 8008428:	f000 faf6 	bl	8008a18 <getCurrentSensorData>
 800842c:	4603      	mov	r3, r0
 800842e:	72fb      	strb	r3, [r7, #11]
	if (current_fault != 0) {
 8008430:	7afb      	ldrb	r3, [r7, #11]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d002      	beq.n	800843c <populateIC+0xf0>
		current_sensor_fault = CURRENT_SENSOR_FAULT;
 8008436:	2204      	movs	r2, #4
 8008438:	4b0a      	ldr	r3, [pc, #40]	@ (8008464 <populateIC+0x118>)
 800843a:	701a      	strb	r2, [r3, #0]
		// printf("Current sensor fault detected\n");
	}
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 800843c:	f002 fb9e 	bl	800ab7c <HAL_GetTick>
 8008440:	4602      	mov	r2, r0
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	1ad3      	subs	r3, r2, r3
 8008446:	4619      	mov	r1, r3
 8008448:	4803      	ldr	r0, [pc, #12]	@ (8008458 <populateIC+0x10c>)
 800844a:	f00a f9c3 	bl	80127d4 <iprintf>
}
 800844e:	bf00      	nop
 8008450:	3718      	adds	r7, #24
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	08017084 	.word	0x08017084
 800845c:	200004d6 	.word	0x200004d6
 8008460:	200004d7 	.word	0x200004d7
 8008464:	200004d8 	.word	0x200004d8

08008468 <user_adBms6830_cellFault>:

int user_adBms6830_cellFault(uint8_t tIC, cell_asic *IC) {
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af00      	add	r7, sp, #0
 800846e:	4603      	mov	r3, r0
 8008470:	6039      	str	r1, [r7, #0]
 8008472:	71fb      	strb	r3, [r7, #7]
	int error = 0;
 8008474:	2300      	movs	r3, #0
 8008476:	617b      	str	r3, [r7, #20]
	int16_t temp;
	float voltage;
	float adjusted_voltage;

	lowest_cell = 100.0; // Initialize to a high value
 8008478:	4b60      	ldr	r3, [pc, #384]	@ (80085fc <user_adBms6830_cellFault+0x194>)
 800847a:	4a61      	ldr	r2, [pc, #388]	@ (8008600 <user_adBms6830_cellFault+0x198>)
 800847c:	601a      	str	r2, [r3, #0]
	highest_cell = 0.0;  // Initialize to a low value
 800847e:	4b61      	ldr	r3, [pc, #388]	@ (8008604 <user_adBms6830_cellFault+0x19c>)
 8008480:	f04f 0200 	mov.w	r2, #0
 8008484:	601a      	str	r2, [r3, #0]

	for (uint8_t ic = 0; ic < tIC; ic++) {
 8008486:	2300      	movs	r3, #0
 8008488:	73fb      	strb	r3, [r7, #15]
 800848a:	e0a2      	b.n	80085d2 <user_adBms6830_cellFault+0x16a>
		for (uint8_t index = 0; index < cell_count; index++) {
 800848c:	2300      	movs	r3, #0
 800848e:	73bb      	strb	r3, [r7, #14]
 8008490:	e096      	b.n	80085c0 <user_adBms6830_cellFault+0x158>
			temp = IC[ic].cell.c_codes[index];
 8008492:	7bfb      	ldrb	r3, [r7, #15]
 8008494:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8008498:	fb02 f303 	mul.w	r3, r2, r3
 800849c:	683a      	ldr	r2, [r7, #0]
 800849e:	4413      	add	r3, r2
 80084a0:	7bba      	ldrb	r2, [r7, #14]
 80084a2:	3214      	adds	r2, #20
 80084a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80084a8:	81bb      	strh	r3, [r7, #12]
			voltage = getVoltage(temp);
 80084aa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f7ff fd2e 	bl	8007f10 <getVoltage>
 80084b4:	ed87 0a02 	vstr	s0, [r7, #8]

			// Adjust voltage based on current if current sensor is not faulted
			if (current_sensor_fault == 0) {
 80084b8:	4b53      	ldr	r3, [pc, #332]	@ (8008608 <user_adBms6830_cellFault+0x1a0>)
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d12c      	bne.n	800851a <user_adBms6830_cellFault+0xb2>
				if (accy_status == READY_POWER) {
 80084c0:	2301      	movs	r3, #1
 80084c2:	461a      	mov	r2, r3
 80084c4:	4b51      	ldr	r3, [pc, #324]	@ (800860c <user_adBms6830_cellFault+0x1a4>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	429a      	cmp	r2, r3
 80084ca:	d10e      	bne.n	80084ea <user_adBms6830_cellFault+0x82>
					// When discharging, actual cell voltage is higher than measured
					adjusted_voltage = voltage + (current * cell_resistance);
 80084cc:	4b50      	ldr	r3, [pc, #320]	@ (8008610 <user_adBms6830_cellFault+0x1a8>)
 80084ce:	ed93 7a00 	vldr	s14, [r3]
 80084d2:	4b50      	ldr	r3, [pc, #320]	@ (8008614 <user_adBms6830_cellFault+0x1ac>)
 80084d4:	edd3 7a00 	vldr	s15, [r3]
 80084d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80084dc:	ed97 7a02 	vldr	s14, [r7, #8]
 80084e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80084e4:	edc7 7a04 	vstr	s15, [r7, #16]
 80084e8:	e019      	b.n	800851e <user_adBms6830_cellFault+0xb6>
				} else if (accy_status == CHARGE_POWER) {
 80084ea:	2302      	movs	r3, #2
 80084ec:	461a      	mov	r2, r3
 80084ee:	4b47      	ldr	r3, [pc, #284]	@ (800860c <user_adBms6830_cellFault+0x1a4>)
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d10e      	bne.n	8008514 <user_adBms6830_cellFault+0xac>
					// When charging, actual cell voltage is lower than measured
					adjusted_voltage = voltage - (current * cell_resistance);
 80084f6:	4b46      	ldr	r3, [pc, #280]	@ (8008610 <user_adBms6830_cellFault+0x1a8>)
 80084f8:	ed93 7a00 	vldr	s14, [r3]
 80084fc:	4b45      	ldr	r3, [pc, #276]	@ (8008614 <user_adBms6830_cellFault+0x1ac>)
 80084fe:	edd3 7a00 	vldr	s15, [r3]
 8008502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008506:	ed97 7a02 	vldr	s14, [r7, #8]
 800850a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800850e:	edc7 7a04 	vstr	s15, [r7, #16]
 8008512:	e004      	b.n	800851e <user_adBms6830_cellFault+0xb6>
				} else {
					adjusted_voltage = voltage; // No adjustment needed
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	613b      	str	r3, [r7, #16]
 8008518:	e001      	b.n	800851e <user_adBms6830_cellFault+0xb6>
				}
			} else {
				adjusted_voltage = voltage; // No adjustment if current sensor is faulted
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	613b      	str	r3, [r7, #16]
			}

			if (adjusted_voltage < lowest_cell) {
 800851e:	4b37      	ldr	r3, [pc, #220]	@ (80085fc <user_adBms6830_cellFault+0x194>)
 8008520:	edd3 7a00 	vldr	s15, [r3]
 8008524:	ed97 7a04 	vldr	s14, [r7, #16]
 8008528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800852c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008530:	d502      	bpl.n	8008538 <user_adBms6830_cellFault+0xd0>
				lowest_cell = adjusted_voltage;
 8008532:	4a32      	ldr	r2, [pc, #200]	@ (80085fc <user_adBms6830_cellFault+0x194>)
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	6013      	str	r3, [r2, #0]
			}
			if (adjusted_voltage > highest_cell) {
 8008538:	4b32      	ldr	r3, [pc, #200]	@ (8008604 <user_adBms6830_cellFault+0x19c>)
 800853a:	edd3 7a00 	vldr	s15, [r3]
 800853e:	ed97 7a04 	vldr	s14, [r7, #16]
 8008542:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008546:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800854a:	dd02      	ble.n	8008552 <user_adBms6830_cellFault+0xea>
				highest_cell = adjusted_voltage;
 800854c:	4a2d      	ldr	r2, [pc, #180]	@ (8008604 <user_adBms6830_cellFault+0x19c>)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	6013      	str	r3, [r2, #0]
			}

			// Check for under-voltage faults using adjusted voltage
			if (adjusted_voltage < UV_THRESHOLD) {
 8008552:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8008556:	edd7 7a04 	vldr	s15, [r7, #16]
 800855a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800855e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008562:	d50a      	bpl.n	800857a <user_adBms6830_cellFault+0x112>
				error = CELL_UV_FAULT;
 8008564:	2301      	movs	r3, #1
 8008566:	617b      	str	r3, [r7, #20]
				add_fault(ic, index, FAULT_TYPE_UV, adjusted_voltage);
 8008568:	7bb9      	ldrb	r1, [r7, #14]
 800856a:	7bfb      	ldrb	r3, [r7, #15]
 800856c:	ed97 0a04 	vldr	s0, [r7, #16]
 8008570:	2201      	movs	r2, #1
 8008572:	4618      	mov	r0, r3
 8008574:	f7ff fd3e 	bl	8007ff4 <add_fault>
 8008578:	e005      	b.n	8008586 <user_adBms6830_cellFault+0x11e>
			} else {
				// Clear the UV fault if it exists
				clear_fault(ic, index, FAULT_TYPE_UV);
 800857a:	7bb9      	ldrb	r1, [r7, #14]
 800857c:	7bfb      	ldrb	r3, [r7, #15]
 800857e:	2201      	movs	r2, #1
 8008580:	4618      	mov	r0, r3
 8008582:	f7ff fdd5 	bl	8008130 <clear_fault>
			}

			// Check for over-voltage faults using adjusted voltage
			if (adjusted_voltage > OV_THRESHOLD) {
 8008586:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8008618 <user_adBms6830_cellFault+0x1b0>
 800858a:	edd7 7a04 	vldr	s15, [r7, #16]
 800858e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008596:	dd0a      	ble.n	80085ae <user_adBms6830_cellFault+0x146>
				error = CELL_OV_FAULT;
 8008598:	2302      	movs	r3, #2
 800859a:	617b      	str	r3, [r7, #20]
				add_fault(ic, index, FAULT_TYPE_OV, adjusted_voltage);
 800859c:	7bb9      	ldrb	r1, [r7, #14]
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	ed97 0a04 	vldr	s0, [r7, #16]
 80085a4:	2202      	movs	r2, #2
 80085a6:	4618      	mov	r0, r3
 80085a8:	f7ff fd24 	bl	8007ff4 <add_fault>
 80085ac:	e005      	b.n	80085ba <user_adBms6830_cellFault+0x152>
			} else {
				// Clear the OV fault if it exists
				clear_fault(ic, index, FAULT_TYPE_OV);
 80085ae:	7bb9      	ldrb	r1, [r7, #14]
 80085b0:	7bfb      	ldrb	r3, [r7, #15]
 80085b2:	2202      	movs	r2, #2
 80085b4:	4618      	mov	r0, r3
 80085b6:	f7ff fdbb 	bl	8008130 <clear_fault>
		for (uint8_t index = 0; index < cell_count; index++) {
 80085ba:	7bbb      	ldrb	r3, [r7, #14]
 80085bc:	3301      	adds	r3, #1
 80085be:	73bb      	strb	r3, [r7, #14]
 80085c0:	4b16      	ldr	r3, [pc, #88]	@ (800861c <user_adBms6830_cellFault+0x1b4>)
 80085c2:	781b      	ldrb	r3, [r3, #0]
 80085c4:	7bba      	ldrb	r2, [r7, #14]
 80085c6:	429a      	cmp	r2, r3
 80085c8:	f4ff af63 	bcc.w	8008492 <user_adBms6830_cellFault+0x2a>
	for (uint8_t ic = 0; ic < tIC; ic++) {
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	3301      	adds	r3, #1
 80085d0:	73fb      	strb	r3, [r7, #15]
 80085d2:	7bfa      	ldrb	r2, [r7, #15]
 80085d4:	79fb      	ldrb	r3, [r7, #7]
 80085d6:	429a      	cmp	r2, r3
 80085d8:	f4ff af58 	bcc.w	800848c <user_adBms6830_cellFault+0x24>
			}
		}
	}

	delta_cell = highest_cell - lowest_cell;
 80085dc:	4b09      	ldr	r3, [pc, #36]	@ (8008604 <user_adBms6830_cellFault+0x19c>)
 80085de:	ed93 7a00 	vldr	s14, [r3]
 80085e2:	4b06      	ldr	r3, [pc, #24]	@ (80085fc <user_adBms6830_cellFault+0x194>)
 80085e4:	edd3 7a00 	vldr	s15, [r3]
 80085e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80085ec:	4b0c      	ldr	r3, [pc, #48]	@ (8008620 <user_adBms6830_cellFault+0x1b8>)
 80085ee:	edc3 7a00 	vstr	s15, [r3]
	return error;
 80085f2:	697b      	ldr	r3, [r7, #20]
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3718      	adds	r7, #24
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	200004e8 	.word	0x200004e8
 8008600:	42c80000 	.word	0x42c80000
 8008604:	200004ec 	.word	0x200004ec
 8008608:	200004d8 	.word	0x200004d8
 800860c:	200004dc 	.word	0x200004dc
 8008610:	200004e0 	.word	0x200004e0
 8008614:	20000040 	.word	0x20000040
 8008618:	40866666 	.word	0x40866666
 800861c:	2000003c 	.word	0x2000003c
 8008620:	200004f4 	.word	0x200004f4
 8008624:	00000000 	.word	0x00000000

08008628 <user_adBms6830_tempFault>:

int user_adBms6830_tempFault(uint8_t tIC, cell_asic *IC) {
 8008628:	b5b0      	push	{r4, r5, r7, lr}
 800862a:	b08a      	sub	sp, #40	@ 0x28
 800862c:	af00      	add	r7, sp, #0
 800862e:	4603      	mov	r3, r0
 8008630:	6039      	str	r1, [r7, #0]
 8008632:	71fb      	strb	r3, [r7, #7]
	int error = 0;
 8008634:	2300      	movs	r3, #0
 8008636:	627b      	str	r3, [r7, #36]	@ 0x24
	int16_t temp;
	float temperature;
	float V;

	lowest_temp = 1000.0; // Initialize to a high value
 8008638:	4b91      	ldr	r3, [pc, #580]	@ (8008880 <user_adBms6830_tempFault+0x258>)
 800863a:	4a92      	ldr	r2, [pc, #584]	@ (8008884 <user_adBms6830_tempFault+0x25c>)
 800863c:	601a      	str	r2, [r3, #0]
	highest_temp = 0.0;   // Initialize to a low value
 800863e:	4b92      	ldr	r3, [pc, #584]	@ (8008888 <user_adBms6830_tempFault+0x260>)
 8008640:	f04f 0200 	mov.w	r2, #0
 8008644:	601a      	str	r2, [r3, #0]
	float temp_sum = 0.0;
 8008646:	f04f 0300 	mov.w	r3, #0
 800864a:	61bb      	str	r3, [r7, #24]
	int faulted_cell_count = 0;
 800864c:	2300      	movs	r3, #0
 800864e:	623b      	str	r3, [r7, #32]

	for (uint8_t ic = 0; ic < tIC; ic++) {
 8008650:	2300      	movs	r3, #0
 8008652:	77fb      	strb	r3, [r7, #31]
 8008654:	e0e4      	b.n	8008820 <user_adBms6830_tempFault+0x1f8>
		for (uint8_t index = 0; index < cell_count; index++) {
 8008656:	2300      	movs	r3, #0
 8008658:	77bb      	strb	r3, [r7, #30]
 800865a:	e0d8      	b.n	800880e <user_adBms6830_tempFault+0x1e6>
			if (ic * 10 + index + 1 == 55) {
 800865c:	7ffa      	ldrb	r2, [r7, #31]
 800865e:	4613      	mov	r3, r2
 8008660:	009b      	lsls	r3, r3, #2
 8008662:	4413      	add	r3, r2
 8008664:	005b      	lsls	r3, r3, #1
 8008666:	461a      	mov	r2, r3
 8008668:	7fbb      	ldrb	r3, [r7, #30]
 800866a:	4413      	add	r3, r2
 800866c:	2b36      	cmp	r3, #54	@ 0x36
 800866e:	f000 80ca 	beq.w	8008806 <user_adBms6830_tempFault+0x1de>
				continue;
			}

			temp = IC[ic].aux.a_codes[index];
 8008672:	7ffb      	ldrb	r3, [r7, #31]
 8008674:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8008678:	fb02 f303 	mul.w	r3, r2, r3
 800867c:	683a      	ldr	r2, [r7, #0]
 800867e:	4413      	add	r3, r2
 8008680:	7fba      	ldrb	r2, [r7, #30]
 8008682:	3254      	adds	r2, #84	@ 0x54
 8008684:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008688:	82fb      	strh	r3, [r7, #22]
			V = getVoltage(temp);
 800868a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800868e:	4618      	mov	r0, r3
 8008690:	f7ff fc3e 	bl	8007f10 <getVoltage>
 8008694:	ed87 0a04 	vstr	s0, [r7, #16]
			temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V)
 8008698:	edd7 7a04 	vldr	s15, [r7, #16]
 800869c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80086a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80086a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80086a8:	ee17 0a90 	vmov	r0, s15
 80086ac:	f7f7 ff54 	bl	8000558 <__aeabi_f2d>
 80086b0:	a36b      	add	r3, pc, #428	@ (adr r3, 8008860 <user_adBms6830_tempFault+0x238>)
 80086b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b6:	f7f7 ffa7 	bl	8000608 <__aeabi_dmul>
 80086ba:	4602      	mov	r2, r0
 80086bc:	460b      	mov	r3, r1
 80086be:	4614      	mov	r4, r2
 80086c0:	461d      	mov	r5, r3
 80086c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80086c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80086ca:	ee17 0a90 	vmov	r0, s15
 80086ce:	f7f7 ff43 	bl	8000558 <__aeabi_f2d>
 80086d2:	a365      	add	r3, pc, #404	@ (adr r3, 8008868 <user_adBms6830_tempFault+0x240>)
 80086d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086d8:	f7f7 ff96 	bl	8000608 <__aeabi_dmul>
 80086dc:	4602      	mov	r2, r0
 80086de:	460b      	mov	r3, r1
 80086e0:	4620      	mov	r0, r4
 80086e2:	4629      	mov	r1, r5
 80086e4:	f7f7 fdda 	bl	800029c <__adddf3>
 80086e8:	4602      	mov	r2, r0
 80086ea:	460b      	mov	r3, r1
 80086ec:	4614      	mov	r4, r2
 80086ee:	461d      	mov	r5, r3
																+ -2594.7697 * V + 1767.8260;
 80086f0:	6938      	ldr	r0, [r7, #16]
 80086f2:	f7f7 ff31 	bl	8000558 <__aeabi_f2d>
 80086f6:	a35e      	add	r3, pc, #376	@ (adr r3, 8008870 <user_adBms6830_tempFault+0x248>)
 80086f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086fc:	f7f7 ff84 	bl	8000608 <__aeabi_dmul>
 8008700:	4602      	mov	r2, r0
 8008702:	460b      	mov	r3, r1
 8008704:	4620      	mov	r0, r4
 8008706:	4629      	mov	r1, r5
 8008708:	f7f7 fdc8 	bl	800029c <__adddf3>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	4610      	mov	r0, r2
 8008712:	4619      	mov	r1, r3
 8008714:	a358      	add	r3, pc, #352	@ (adr r3, 8008878 <user_adBms6830_tempFault+0x250>)
 8008716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800871a:	f7f7 fdbf 	bl	800029c <__adddf3>
 800871e:	4602      	mov	r2, r0
 8008720:	460b      	mov	r3, r1
			temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V)
 8008722:	4610      	mov	r0, r2
 8008724:	4619      	mov	r1, r3
 8008726:	f7f8 fa67 	bl	8000bf8 <__aeabi_d2f>
 800872a:	4603      	mov	r3, r0
 800872c:	60fb      	str	r3, [r7, #12]

			// Check for temperature faults
			if (temperature > TEMP_LIMIT || temperature < LOWER_TEMP_LIMIT) {
 800872e:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 800888c <user_adBms6830_tempFault+0x264>
 8008732:	edd7 7a03 	vldr	s15, [r7, #12]
 8008736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800873a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800873e:	dc08      	bgt.n	8008752 <user_adBms6830_tempFault+0x12a>
 8008740:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8008744:	edd7 7a03 	vldr	s15, [r7, #12]
 8008748:	eef4 7ac7 	vcmpe.f32	s15, s14
 800874c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008750:	d510      	bpl.n	8008774 <user_adBms6830_tempFault+0x14c>
				faulted_cell_count++;
 8008752:	6a3b      	ldr	r3, [r7, #32]
 8008754:	3301      	adds	r3, #1
 8008756:	623b      	str	r3, [r7, #32]
				if (faulted_cell_count > MAX_ALLOWED_TEMP_FAULTS) {
 8008758:	6a3b      	ldr	r3, [r7, #32]
 800875a:	2b0a      	cmp	r3, #10
 800875c:	dd54      	ble.n	8008808 <user_adBms6830_tempFault+0x1e0>
					error = 1;
 800875e:	2301      	movs	r3, #1
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24
					add_fault(ic, index, FAULT_TYPE_TEMP, temperature);
 8008762:	7fb9      	ldrb	r1, [r7, #30]
 8008764:	7ffb      	ldrb	r3, [r7, #31]
 8008766:	ed97 0a03 	vldr	s0, [r7, #12]
 800876a:	2203      	movs	r2, #3
 800876c:	4618      	mov	r0, r3
 800876e:	f7ff fc41 	bl	8007ff4 <add_fault>
				if (faulted_cell_count > MAX_ALLOWED_TEMP_FAULTS) {
 8008772:	e049      	b.n	8008808 <user_adBms6830_tempFault+0x1e0>
				}
			} else {


				if (temperature < lowest_temp) {
 8008774:	4b42      	ldr	r3, [pc, #264]	@ (8008880 <user_adBms6830_tempFault+0x258>)
 8008776:	edd3 7a00 	vldr	s15, [r3]
 800877a:	ed97 7a03 	vldr	s14, [r7, #12]
 800877e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008786:	d511      	bpl.n	80087ac <user_adBms6830_tempFault+0x184>
					lowest_temp_ID = ic * 10 + index + 1;
 8008788:	7ffa      	ldrb	r2, [r7, #31]
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	005b      	lsls	r3, r3, #1
 8008792:	461a      	mov	r2, r3
 8008794:	7fbb      	ldrb	r3, [r7, #30]
 8008796:	4413      	add	r3, r2
 8008798:	3301      	adds	r3, #1
 800879a:	4a3d      	ldr	r2, [pc, #244]	@ (8008890 <user_adBms6830_tempFault+0x268>)
 800879c:	6013      	str	r3, [r2, #0]
					if (lowest_temp_ID != 11)
 800879e:	4b3c      	ldr	r3, [pc, #240]	@ (8008890 <user_adBms6830_tempFault+0x268>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	2b0b      	cmp	r3, #11
 80087a4:	d002      	beq.n	80087ac <user_adBms6830_tempFault+0x184>
						lowest_temp = temperature;
 80087a6:	4a36      	ldr	r2, [pc, #216]	@ (8008880 <user_adBms6830_tempFault+0x258>)
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	6013      	str	r3, [r2, #0]
				}
				if (temperature > highest_temp) {
 80087ac:	4b36      	ldr	r3, [pc, #216]	@ (8008888 <user_adBms6830_tempFault+0x260>)
 80087ae:	edd3 7a00 	vldr	s15, [r3]
 80087b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80087b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80087ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087be:	dd11      	ble.n	80087e4 <user_adBms6830_tempFault+0x1bc>
					highest_temp_ID = ic * 10 + index + 1;
 80087c0:	7ffa      	ldrb	r2, [r7, #31]
 80087c2:	4613      	mov	r3, r2
 80087c4:	009b      	lsls	r3, r3, #2
 80087c6:	4413      	add	r3, r2
 80087c8:	005b      	lsls	r3, r3, #1
 80087ca:	461a      	mov	r2, r3
 80087cc:	7fbb      	ldrb	r3, [r7, #30]
 80087ce:	4413      	add	r3, r2
 80087d0:	3301      	adds	r3, #1
 80087d2:	4a30      	ldr	r2, [pc, #192]	@ (8008894 <user_adBms6830_tempFault+0x26c>)
 80087d4:	6013      	str	r3, [r2, #0]
					if (highest_temp_ID != 45)
 80087d6:	4b2f      	ldr	r3, [pc, #188]	@ (8008894 <user_adBms6830_tempFault+0x26c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	2b2d      	cmp	r3, #45	@ 0x2d
 80087dc:	d002      	beq.n	80087e4 <user_adBms6830_tempFault+0x1bc>
						highest_temp = temperature;
 80087de:	4a2a      	ldr	r2, [pc, #168]	@ (8008888 <user_adBms6830_tempFault+0x260>)
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6013      	str	r3, [r2, #0]
				}

				avg_temp += temperature;
 80087e4:	4b2c      	ldr	r3, [pc, #176]	@ (8008898 <user_adBms6830_tempFault+0x270>)
 80087e6:	ed93 7a00 	vldr	s14, [r3]
 80087ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80087ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087f2:	4b29      	ldr	r3, [pc, #164]	@ (8008898 <user_adBms6830_tempFault+0x270>)
 80087f4:	edc3 7a00 	vstr	s15, [r3]


				// Clear the temperature fault if it exists
				clear_fault(ic, index, FAULT_TYPE_TEMP);
 80087f8:	7fb9      	ldrb	r1, [r7, #30]
 80087fa:	7ffb      	ldrb	r3, [r7, #31]
 80087fc:	2203      	movs	r2, #3
 80087fe:	4618      	mov	r0, r3
 8008800:	f7ff fc96 	bl	8008130 <clear_fault>
 8008804:	e000      	b.n	8008808 <user_adBms6830_tempFault+0x1e0>
				continue;
 8008806:	bf00      	nop
		for (uint8_t index = 0; index < cell_count; index++) {
 8008808:	7fbb      	ldrb	r3, [r7, #30]
 800880a:	3301      	adds	r3, #1
 800880c:	77bb      	strb	r3, [r7, #30]
 800880e:	4b23      	ldr	r3, [pc, #140]	@ (800889c <user_adBms6830_tempFault+0x274>)
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	7fba      	ldrb	r2, [r7, #30]
 8008814:	429a      	cmp	r2, r3
 8008816:	f4ff af21 	bcc.w	800865c <user_adBms6830_tempFault+0x34>
	for (uint8_t ic = 0; ic < tIC; ic++) {
 800881a:	7ffb      	ldrb	r3, [r7, #31]
 800881c:	3301      	adds	r3, #1
 800881e:	77fb      	strb	r3, [r7, #31]
 8008820:	7ffa      	ldrb	r2, [r7, #31]
 8008822:	79fb      	ldrb	r3, [r7, #7]
 8008824:	429a      	cmp	r2, r3
 8008826:	f4ff af16 	bcc.w	8008656 <user_adBms6830_tempFault+0x2e>
			}
		}
	}

	avg_temp /= (tIC * cell_count) - faulted_cell_count;
 800882a:	4b1b      	ldr	r3, [pc, #108]	@ (8008898 <user_adBms6830_tempFault+0x270>)
 800882c:	edd3 6a00 	vldr	s13, [r3]
 8008830:	79fb      	ldrb	r3, [r7, #7]
 8008832:	4a1a      	ldr	r2, [pc, #104]	@ (800889c <user_adBms6830_tempFault+0x274>)
 8008834:	7812      	ldrb	r2, [r2, #0]
 8008836:	fb03 f202 	mul.w	r2, r3, r2
 800883a:	6a3b      	ldr	r3, [r7, #32]
 800883c:	1ad3      	subs	r3, r2, r3
 800883e:	ee07 3a90 	vmov	s15, r3
 8008842:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008846:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800884a:	4b13      	ldr	r3, [pc, #76]	@ (8008898 <user_adBms6830_tempFault+0x270>)
 800884c:	edc3 7a00 	vstr	s15, [r3]
	return error;
 8008850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008852:	4618      	mov	r0, r3
 8008854:	3728      	adds	r7, #40	@ 0x28
 8008856:	46bd      	mov	sp, r7
 8008858:	bdb0      	pop	{r4, r5, r7, pc}
 800885a:	bf00      	nop
 800885c:	f3af 8000 	nop.w
 8008860:	1cac0831 	.word	0x1cac0831
 8008864:	c06c365a 	.word	0xc06c365a
 8008868:	f2e48e8a 	.word	0xf2e48e8a
 800886c:	40947a5f 	.word	0x40947a5f
 8008870:	161e4f76 	.word	0x161e4f76
 8008874:	c0a4458a 	.word	0xc0a4458a
 8008878:	d2f1a9fc 	.word	0xd2f1a9fc
 800887c:	409b9f4d 	.word	0x409b9f4d
 8008880:	20000504 	.word	0x20000504
 8008884:	447a0000 	.word	0x447a0000
 8008888:	20000508 	.word	0x20000508
 800888c:	42700000 	.word	0x42700000
 8008890:	2000050c 	.word	0x2000050c
 8008894:	20000510 	.word	0x20000510
 8008898:	20000514 	.word	0x20000514
 800889c:	2000003c 	.word	0x2000003c

080088a0 <user_adBms6830_setFaults>:

void user_adBms6830_setFaults(void) {
 80088a0:	b580      	push	{r7, lr}
 80088a2:	af00      	add	r7, sp, #0
	if (cell_fault == CELL_UV_FAULT || cell_fault == CELL_OV_FAULT) {
 80088a4:	4b3a      	ldr	r3, [pc, #232]	@ (8008990 <user_adBms6830_setFaults+0xf0>)
 80088a6:	781b      	ldrb	r3, [r3, #0]
 80088a8:	2201      	movs	r2, #1
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d004      	beq.n	80088b8 <user_adBms6830_setFaults+0x18>
 80088ae:	4b38      	ldr	r3, [pc, #224]	@ (8008990 <user_adBms6830_setFaults+0xf0>)
 80088b0:	781b      	ldrb	r3, [r3, #0]
 80088b2:	2202      	movs	r2, #2
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d119      	bne.n	80088ec <user_adBms6830_setFaults+0x4c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80088b8:	2201      	movs	r2, #1
 80088ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80088be:	4835      	ldr	r0, [pc, #212]	@ (8008994 <user_adBms6830_setFaults+0xf4>)
 80088c0:	f004 fd6a 	bl	800d398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 80088c4:	2200      	movs	r2, #0
 80088c6:	2108      	movs	r1, #8
 80088c8:	4833      	ldr	r0, [pc, #204]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 80088ca:	f004 fd65 	bl	800d398 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 80088ce:	2302      	movs	r3, #2
 80088d0:	461a      	mov	r2, r3
 80088d2:	4b32      	ldr	r3, [pc, #200]	@ (800899c <user_adBms6830_setFaults+0xfc>)
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d121      	bne.n	800891e <user_adBms6830_setFaults+0x7e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 80088da:	2200      	movs	r2, #0
 80088dc:	2104      	movs	r1, #4
 80088de:	482e      	ldr	r0, [pc, #184]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 80088e0:	f004 fd5a 	bl	800d398 <HAL_GPIO_WritePin>
			is_charging = 0;
 80088e4:	4b2e      	ldr	r3, [pc, #184]	@ (80089a0 <user_adBms6830_setFaults+0x100>)
 80088e6:	2200      	movs	r2, #0
 80088e8:	701a      	strb	r2, [r3, #0]
		if (accy_status == CHARGE_POWER) {
 80088ea:	e018      	b.n	800891e <user_adBms6830_setFaults+0x7e>
		}
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80088ec:	2200      	movs	r2, #0
 80088ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80088f2:	4828      	ldr	r0, [pc, #160]	@ (8008994 <user_adBms6830_setFaults+0xf4>)
 80088f4:	f004 fd50 	bl	800d398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 80088f8:	2201      	movs	r2, #1
 80088fa:	2108      	movs	r1, #8
 80088fc:	4826      	ldr	r0, [pc, #152]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 80088fe:	f004 fd4b 	bl	800d398 <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8008902:	2302      	movs	r3, #2
 8008904:	461a      	mov	r2, r3
 8008906:	4b25      	ldr	r3, [pc, #148]	@ (800899c <user_adBms6830_setFaults+0xfc>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	429a      	cmp	r2, r3
 800890c:	d107      	bne.n	800891e <user_adBms6830_setFaults+0x7e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 800890e:	2201      	movs	r2, #1
 8008910:	2104      	movs	r1, #4
 8008912:	4821      	ldr	r0, [pc, #132]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 8008914:	f004 fd40 	bl	800d398 <HAL_GPIO_WritePin>
			is_charging = 1;
 8008918:	4b21      	ldr	r3, [pc, #132]	@ (80089a0 <user_adBms6830_setFaults+0x100>)
 800891a:	2201      	movs	r2, #1
 800891c:	701a      	strb	r2, [r3, #0]
		}
	}

	if (temp_fault == CELL_TEMP_FAULT) {
 800891e:	4b21      	ldr	r3, [pc, #132]	@ (80089a4 <user_adBms6830_setFaults+0x104>)
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	2203      	movs	r2, #3
 8008924:	4293      	cmp	r3, r2
 8008926:	d118      	bne.n	800895a <user_adBms6830_setFaults+0xba>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8008928:	2201      	movs	r2, #1
 800892a:	2102      	movs	r1, #2
 800892c:	4819      	ldr	r0, [pc, #100]	@ (8008994 <user_adBms6830_setFaults+0xf4>)
 800892e:	f004 fd33 	bl	800d398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008932:	2200      	movs	r2, #0
 8008934:	2108      	movs	r1, #8
 8008936:	4818      	ldr	r0, [pc, #96]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 8008938:	f004 fd2e 	bl	800d398 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 800893c:	2302      	movs	r3, #2
 800893e:	461a      	mov	r2, r3
 8008940:	4b16      	ldr	r3, [pc, #88]	@ (800899c <user_adBms6830_setFaults+0xfc>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	429a      	cmp	r2, r3
 8008946:	d120      	bne.n	800898a <user_adBms6830_setFaults+0xea>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008948:	2200      	movs	r2, #0
 800894a:	2104      	movs	r1, #4
 800894c:	4812      	ldr	r0, [pc, #72]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 800894e:	f004 fd23 	bl	800d398 <HAL_GPIO_WritePin>
			is_charging = 0;
 8008952:	4b13      	ldr	r3, [pc, #76]	@ (80089a0 <user_adBms6830_setFaults+0x100>)
 8008954:	2200      	movs	r2, #0
 8008956:	701a      	strb	r2, [r3, #0]
		if (accy_status == CHARGE_POWER) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
			is_charging = 1;
		}
	}
}
 8008958:	e017      	b.n	800898a <user_adBms6830_setFaults+0xea>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800895a:	2200      	movs	r2, #0
 800895c:	2102      	movs	r1, #2
 800895e:	480d      	ldr	r0, [pc, #52]	@ (8008994 <user_adBms6830_setFaults+0xf4>)
 8008960:	f004 fd1a 	bl	800d398 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008964:	2201      	movs	r2, #1
 8008966:	2108      	movs	r1, #8
 8008968:	480b      	ldr	r0, [pc, #44]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 800896a:	f004 fd15 	bl	800d398 <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 800896e:	2302      	movs	r3, #2
 8008970:	461a      	mov	r2, r3
 8008972:	4b0a      	ldr	r3, [pc, #40]	@ (800899c <user_adBms6830_setFaults+0xfc>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	429a      	cmp	r2, r3
 8008978:	d107      	bne.n	800898a <user_adBms6830_setFaults+0xea>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 800897a:	2201      	movs	r2, #1
 800897c:	2104      	movs	r1, #4
 800897e:	4806      	ldr	r0, [pc, #24]	@ (8008998 <user_adBms6830_setFaults+0xf8>)
 8008980:	f004 fd0a 	bl	800d398 <HAL_GPIO_WritePin>
			is_charging = 1;
 8008984:	4b06      	ldr	r3, [pc, #24]	@ (80089a0 <user_adBms6830_setFaults+0x100>)
 8008986:	2201      	movs	r2, #1
 8008988:	701a      	strb	r2, [r3, #0]
}
 800898a:	bf00      	nop
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	200004d6 	.word	0x200004d6
 8008994:	48000400 	.word	0x48000400
 8008998:	48000800 	.word	0x48000800
 800899c:	200004dc 	.word	0x200004dc
 80089a0:	200004f8 	.word	0x200004f8
 80089a4:	200004d7 	.word	0x200004d7

080089a8 <user_adBms6830_getAccyStatus>:

void user_adBms6830_getAccyStatus(void) {
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b082      	sub	sp, #8
 80089ac:	af00      	add	r7, sp, #0
	GPIO_PinState charge_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 80089ae:	2120      	movs	r1, #32
 80089b0:	4816      	ldr	r0, [pc, #88]	@ (8008a0c <user_adBms6830_getAccyStatus+0x64>)
 80089b2:	f004 fcd9 	bl	800d368 <HAL_GPIO_ReadPin>
 80089b6:	4603      	mov	r3, r0
 80089b8:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState ready_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 80089ba:	2140      	movs	r1, #64	@ 0x40
 80089bc:	4813      	ldr	r0, [pc, #76]	@ (8008a0c <user_adBms6830_getAccyStatus+0x64>)
 80089be:	f004 fcd3 	bl	800d368 <HAL_GPIO_ReadPin>
 80089c2:	4603      	mov	r3, r0
 80089c4:	71bb      	strb	r3, [r7, #6]

	if (charge_power == GPIO_PIN_SET && ready_power == GPIO_PIN_SET) {
 80089c6:	79fb      	ldrb	r3, [r7, #7]
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d107      	bne.n	80089dc <user_adBms6830_getAccyStatus+0x34>
 80089cc:	79bb      	ldrb	r3, [r7, #6]
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d104      	bne.n	80089dc <user_adBms6830_getAccyStatus+0x34>
		accy_status = -1;
 80089d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008a10 <user_adBms6830_getAccyStatus+0x68>)
 80089d4:	f04f 32ff 	mov.w	r2, #4294967295
 80089d8:	601a      	str	r2, [r3, #0]
	} else if (ready_power == GPIO_PIN_SET) {
		accy_status = READY_POWER;
	} else {
		accy_status = 0;
	}
}
 80089da:	e012      	b.n	8008a02 <user_adBms6830_getAccyStatus+0x5a>
	} else if (charge_power == GPIO_PIN_SET) {
 80089dc:	79fb      	ldrb	r3, [r7, #7]
 80089de:	2b01      	cmp	r3, #1
 80089e0:	d104      	bne.n	80089ec <user_adBms6830_getAccyStatus+0x44>
		accy_status = CHARGE_POWER;
 80089e2:	2302      	movs	r3, #2
 80089e4:	461a      	mov	r2, r3
 80089e6:	4b0a      	ldr	r3, [pc, #40]	@ (8008a10 <user_adBms6830_getAccyStatus+0x68>)
 80089e8:	601a      	str	r2, [r3, #0]
}
 80089ea:	e00a      	b.n	8008a02 <user_adBms6830_getAccyStatus+0x5a>
	} else if (ready_power == GPIO_PIN_SET) {
 80089ec:	79bb      	ldrb	r3, [r7, #6]
 80089ee:	2b01      	cmp	r3, #1
 80089f0:	d104      	bne.n	80089fc <user_adBms6830_getAccyStatus+0x54>
		accy_status = READY_POWER;
 80089f2:	2301      	movs	r3, #1
 80089f4:	461a      	mov	r2, r3
 80089f6:	4b06      	ldr	r3, [pc, #24]	@ (8008a10 <user_adBms6830_getAccyStatus+0x68>)
 80089f8:	601a      	str	r2, [r3, #0]
}
 80089fa:	e002      	b.n	8008a02 <user_adBms6830_getAccyStatus+0x5a>
		accy_status = 0;
 80089fc:	4b04      	ldr	r3, [pc, #16]	@ (8008a10 <user_adBms6830_getAccyStatus+0x68>)
 80089fe:	2200      	movs	r2, #0
 8008a00:	601a      	str	r2, [r3, #0]
}
 8008a02:	bf00      	nop
 8008a04:	3708      	adds	r7, #8
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop
 8008a0c:	48000800 	.word	0x48000800
 8008a10:	200004dc 	.word	0x200004dc
 8008a14:	00000000 	.word	0x00000000

08008a18 <getCurrentSensorData>:
 * @brief Get current sensor data with hysteresis to prevent jumps between ranges
 *
 * This function reads from two ADCs that measure current at different ranges,
 * then applies hysteresis logic to smoothly transition between ranges.
 */
uint8_t getCurrentSensorData(void) {
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b088      	sub	sp, #32
 8008a1c:	af00      	add	r7, sp, #0
	int adc1Value = 0;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	61fb      	str	r3, [r7, #28]
	int adc2Value = 0;
 8008a22:	2300      	movs	r3, #0
 8008a24:	61bb      	str	r3, [r7, #24]
	static int current_range = 0;                 // 0: low range, 1: high range
	static const float LOW_TO_HIGH_THRESHOLD = 29.0; // Threshold to switch from low to high
	static const float HIGH_TO_LOW_THRESHOLD = 24.0; // Threshold to switch from high to low

// Start ADC conversions
	HAL_ADC_Start(&hadc1);
 8008a26:	4872      	ldr	r0, [pc, #456]	@ (8008bf0 <getCurrentSensorData+0x1d8>)
 8008a28:	f002 fcbe 	bl	800b3a8 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8008a2c:	4871      	ldr	r0, [pc, #452]	@ (8008bf4 <getCurrentSensorData+0x1dc>)
 8008a2e:	f002 fcbb 	bl	800b3a8 <HAL_ADC_Start>

// Get ADC values with timeout
	if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8008a32:	210a      	movs	r1, #10
 8008a34:	486e      	ldr	r0, [pc, #440]	@ (8008bf0 <getCurrentSensorData+0x1d8>)
 8008a36:	f002 fd9b 	bl	800b570 <HAL_ADC_PollForConversion>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d104      	bne.n	8008a4a <getCurrentSensorData+0x32>
		adc1Value = HAL_ADC_GetValue(&hadc1);
 8008a40:	486b      	ldr	r0, [pc, #428]	@ (8008bf0 <getCurrentSensorData+0x1d8>)
 8008a42:	f002 fe9b 	bl	800b77c <HAL_ADC_GetValue>
 8008a46:	4603      	mov	r3, r0
 8008a48:	61fb      	str	r3, [r7, #28]
	}

	if (HAL_ADC_PollForConversion(&hadc2, 10) == HAL_OK) {
 8008a4a:	210a      	movs	r1, #10
 8008a4c:	4869      	ldr	r0, [pc, #420]	@ (8008bf4 <getCurrentSensorData+0x1dc>)
 8008a4e:	f002 fd8f 	bl	800b570 <HAL_ADC_PollForConversion>
 8008a52:	4603      	mov	r3, r0
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d104      	bne.n	8008a62 <getCurrentSensorData+0x4a>
		adc2Value = HAL_ADC_GetValue(&hadc2);
 8008a58:	4866      	ldr	r0, [pc, #408]	@ (8008bf4 <getCurrentSensorData+0x1dc>)
 8008a5a:	f002 fe8f 	bl	800b77c <HAL_ADC_GetValue>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	61bb      	str	r3, [r7, #24]
	}

// Convert ADC values to voltages
	float v1 = getCurrentVoltage(adc1Value);
 8008a62:	69f8      	ldr	r0, [r7, #28]
 8008a64:	f000 f8dc 	bl	8008c20 <getCurrentVoltage>
 8008a68:	ed87 0a05 	vstr	s0, [r7, #20]
	float v2 = getCurrentVoltage(adc2Value);
 8008a6c:	69b8      	ldr	r0, [r7, #24]
 8008a6e:	f000 f8d7 	bl	8008c20 <getCurrentVoltage>
 8008a72:	ed87 0a04 	vstr	s0, [r7, #16]

// Calculate current from both ranges
	float current_high = 159.6343 * v2 - 401.4685;
 8008a76:	6938      	ldr	r0, [r7, #16]
 8008a78:	f7f7 fd6e 	bl	8000558 <__aeabi_f2d>
 8008a7c:	a354      	add	r3, pc, #336	@ (adr r3, 8008bd0 <getCurrentSensorData+0x1b8>)
 8008a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a82:	f7f7 fdc1 	bl	8000608 <__aeabi_dmul>
 8008a86:	4602      	mov	r2, r0
 8008a88:	460b      	mov	r3, r1
 8008a8a:	4610      	mov	r0, r2
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	a352      	add	r3, pc, #328	@ (adr r3, 8008bd8 <getCurrentSensorData+0x1c0>)
 8008a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a94:	f7f7 fc00 	bl	8000298 <__aeabi_dsub>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	460b      	mov	r3, r1
 8008a9c:	4610      	mov	r0, r2
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	f7f8 f8aa 	bl	8000bf8 <__aeabi_d2f>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	60fb      	str	r3, [r7, #12]
	float current_low = 13.2615 * v1 - 34.3672;
 8008aa8:	6978      	ldr	r0, [r7, #20]
 8008aaa:	f7f7 fd55 	bl	8000558 <__aeabi_f2d>
 8008aae:	a34c      	add	r3, pc, #304	@ (adr r3, 8008be0 <getCurrentSensorData+0x1c8>)
 8008ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab4:	f7f7 fda8 	bl	8000608 <__aeabi_dmul>
 8008ab8:	4602      	mov	r2, r0
 8008aba:	460b      	mov	r3, r1
 8008abc:	4610      	mov	r0, r2
 8008abe:	4619      	mov	r1, r3
 8008ac0:	a349      	add	r3, pc, #292	@ (adr r3, 8008be8 <getCurrentSensorData+0x1d0>)
 8008ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac6:	f7f7 fbe7 	bl	8000298 <__aeabi_dsub>
 8008aca:	4602      	mov	r2, r0
 8008acc:	460b      	mov	r3, r1
 8008ace:	4610      	mov	r0, r2
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	f7f8 f891 	bl	8000bf8 <__aeabi_d2f>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	60bb      	str	r3, [r7, #8]

	if (fabs(current_high) > 400.0) {
 8008ada:	edd7 7a03 	vldr	s15, [r7, #12]
 8008ade:	eef0 7ae7 	vabs.f32	s15, s15
 8008ae2:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8008bf8 <getCurrentSensorData+0x1e0>
 8008ae6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008aea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008aee:	dd01      	ble.n	8008af4 <getCurrentSensorData+0xdc>
		return CURRENT_SENSOR_FAULT; // High current sensor out of range
 8008af0:	2304      	movs	r3, #4
 8008af2:	e068      	b.n	8008bc6 <getCurrentSensorData+0x1ae>
	}

// Apply hysteresis logic to determine range
	float abs_low = fabs(current_low);
 8008af4:	edd7 7a02 	vldr	s15, [r7, #8]
 8008af8:	eef0 7ae7 	vabs.f32	s15, s15
 8008afc:	edc7 7a01 	vstr	s15, [r7, #4]

	if (current_range == 0 && abs_low > LOW_TO_HIGH_THRESHOLD) {
 8008b00:	4b3e      	ldr	r3, [pc, #248]	@ (8008bfc <getCurrentSensorData+0x1e4>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d10d      	bne.n	8008b24 <getCurrentSensorData+0x10c>
 8008b08:	4b3d      	ldr	r3, [pc, #244]	@ (8008c00 <getCurrentSensorData+0x1e8>)
 8008b0a:	edd3 7a00 	vldr	s15, [r3]
 8008b0e:	ed97 7a01 	vldr	s14, [r7, #4]
 8008b12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b1a:	dd03      	ble.n	8008b24 <getCurrentSensorData+0x10c>
		// Switch from low range to high range when current exceeds threshold
		current_range = 1;
 8008b1c:	4b37      	ldr	r3, [pc, #220]	@ (8008bfc <getCurrentSensorData+0x1e4>)
 8008b1e:	2201      	movs	r2, #1
 8008b20:	601a      	str	r2, [r3, #0]
 8008b22:	e010      	b.n	8008b46 <getCurrentSensorData+0x12e>
	} else if (current_range == 1 && abs_low < HIGH_TO_LOW_THRESHOLD) {
 8008b24:	4b35      	ldr	r3, [pc, #212]	@ (8008bfc <getCurrentSensorData+0x1e4>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d10c      	bne.n	8008b46 <getCurrentSensorData+0x12e>
 8008b2c:	4b35      	ldr	r3, [pc, #212]	@ (8008c04 <getCurrentSensorData+0x1ec>)
 8008b2e:	edd3 7a00 	vldr	s15, [r3]
 8008b32:	ed97 7a01 	vldr	s14, [r7, #4]
 8008b36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3e:	d502      	bpl.n	8008b46 <getCurrentSensorData+0x12e>
		// Switch from high range to low range when current drops below threshold
		current_range = 0;
 8008b40:	4b2e      	ldr	r3, [pc, #184]	@ (8008bfc <getCurrentSensorData+0x1e4>)
 8008b42:	2200      	movs	r2, #0
 8008b44:	601a      	str	r2, [r3, #0]
	}

// Select current value based on range with appropriate sign
	if (current_range == 0) {
 8008b46:	4b2d      	ldr	r3, [pc, #180]	@ (8008bfc <getCurrentSensorData+0x1e4>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d111      	bne.n	8008b72 <getCurrentSensorData+0x15a>
		// Use low range value
		if (accy_status == CHARGE_POWER) {
 8008b4e:	2302      	movs	r3, #2
 8008b50:	461a      	mov	r2, r3
 8008b52:	4b2d      	ldr	r3, [pc, #180]	@ (8008c08 <getCurrentSensorData+0x1f0>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	429a      	cmp	r2, r3
 8008b58:	d107      	bne.n	8008b6a <getCurrentSensorData+0x152>
			current = -current_low;
 8008b5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008b5e:	eef1 7a67 	vneg.f32	s15, s15
 8008b62:	4b2a      	ldr	r3, [pc, #168]	@ (8008c0c <getCurrentSensorData+0x1f4>)
 8008b64:	edc3 7a00 	vstr	s15, [r3]
 8008b68:	e014      	b.n	8008b94 <getCurrentSensorData+0x17c>
		} else {
			current = current_low;
 8008b6a:	4a28      	ldr	r2, [pc, #160]	@ (8008c0c <getCurrentSensorData+0x1f4>)
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	6013      	str	r3, [r2, #0]
 8008b70:	e010      	b.n	8008b94 <getCurrentSensorData+0x17c>
		}
	} else {
		// Use high range value
		if (accy_status == CHARGE_POWER) {
 8008b72:	2302      	movs	r3, #2
 8008b74:	461a      	mov	r2, r3
 8008b76:	4b24      	ldr	r3, [pc, #144]	@ (8008c08 <getCurrentSensorData+0x1f0>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d107      	bne.n	8008b8e <getCurrentSensorData+0x176>
			current = -current_high;
 8008b7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008b82:	eef1 7a67 	vneg.f32	s15, s15
 8008b86:	4b21      	ldr	r3, [pc, #132]	@ (8008c0c <getCurrentSensorData+0x1f4>)
 8008b88:	edc3 7a00 	vstr	s15, [r3]
 8008b8c:	e002      	b.n	8008b94 <getCurrentSensorData+0x17c>
		} else {
			current = current_high;
 8008b8e:	4a1f      	ldr	r2, [pc, #124]	@ (8008c0c <getCurrentSensorData+0x1f4>)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	6013      	str	r3, [r2, #0]
		}
	}
	if (PRINT_ON) {
	printf("Current Sensor Low Current: ");
 8008b94:	481e      	ldr	r0, [pc, #120]	@ (8008c10 <getCurrentSensorData+0x1f8>)
 8008b96:	f009 fe1d 	bl	80127d4 <iprintf>
	printFloat(current_low);
 8008b9a:	ed97 0a02 	vldr	s0, [r7, #8]
 8008b9e:	f000 f873 	bl	8008c88 <printFloat>
	printf("Current Sensor High Current: ");
 8008ba2:	481c      	ldr	r0, [pc, #112]	@ (8008c14 <getCurrentSensorData+0x1fc>)
 8008ba4:	f009 fe16 	bl	80127d4 <iprintf>
	printFloat(current_high);
 8008ba8:	ed97 0a03 	vldr	s0, [r7, #12]
 8008bac:	f000 f86c 	bl	8008c88 <printFloat>
	printf("Selected Current: ");
 8008bb0:	4819      	ldr	r0, [pc, #100]	@ (8008c18 <getCurrentSensorData+0x200>)
 8008bb2:	f009 fe0f 	bl	80127d4 <iprintf>
	printFloat(current);
 8008bb6:	4b15      	ldr	r3, [pc, #84]	@ (8008c0c <getCurrentSensorData+0x1f4>)
 8008bb8:	edd3 7a00 	vldr	s15, [r3]
 8008bbc:	eeb0 0a67 	vmov.f32	s0, s15
 8008bc0:	f000 f862 	bl	8008c88 <printFloat>
	}

	return 0; // Return 0 to indicate success
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3720      	adds	r7, #32
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop
 8008bd0:	2f837b4a 	.word	0x2f837b4a
 8008bd4:	4063f44c 	.word	0x4063f44c
 8008bd8:	f9db22d1 	.word	0xf9db22d1
 8008bdc:	4079177e 	.word	0x4079177e
 8008be0:	53f7ced9 	.word	0x53f7ced9
 8008be4:	402a85e3 	.word	0x402a85e3
 8008be8:	68db8bac 	.word	0x68db8bac
 8008bec:	40412f00 	.word	0x40412f00
 8008bf0:	20000664 	.word	0x20000664
 8008bf4:	200006d0 	.word	0x200006d0
 8008bf8:	43c80000 	.word	0x43c80000
 8008bfc:	20000660 	.word	0x20000660
 8008c00:	08017340 	.word	0x08017340
 8008c04:	08017344 	.word	0x08017344
 8008c08:	200004dc 	.word	0x200004dc
 8008c0c:	200004e0 	.word	0x200004e0
 8008c10:	0801709c 	.word	0x0801709c
 8008c14:	080170bc 	.word	0x080170bc
 8008c18:	080170dc 	.word	0x080170dc
 8008c1c:	00000000 	.word	0x00000000

08008c20 <getCurrentVoltage>:

float getCurrentVoltage(int value) {
 8008c20:	b580      	push	{r7, lr}
 8008c22:	b082      	sub	sp, #8
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
	return 0.001444863364 * (float) value + 0.110218620256712;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	ee07 3a90 	vmov	s15, r3
 8008c2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008c32:	ee17 0a90 	vmov	r0, s15
 8008c36:	f7f7 fc8f 	bl	8000558 <__aeabi_f2d>
 8008c3a:	a30f      	add	r3, pc, #60	@ (adr r3, 8008c78 <getCurrentVoltage+0x58>)
 8008c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c40:	f7f7 fce2 	bl	8000608 <__aeabi_dmul>
 8008c44:	4602      	mov	r2, r0
 8008c46:	460b      	mov	r3, r1
 8008c48:	4610      	mov	r0, r2
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	a30c      	add	r3, pc, #48	@ (adr r3, 8008c80 <getCurrentVoltage+0x60>)
 8008c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c52:	f7f7 fb23 	bl	800029c <__adddf3>
 8008c56:	4602      	mov	r2, r0
 8008c58:	460b      	mov	r3, r1
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	4619      	mov	r1, r3
 8008c5e:	f7f7 ffcb 	bl	8000bf8 <__aeabi_d2f>
 8008c62:	4603      	mov	r3, r0
 8008c64:	ee07 3a90 	vmov	s15, r3
}
 8008c68:	eeb0 0a67 	vmov.f32	s0, s15
 8008c6c:	3708      	adds	r7, #8
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}
 8008c72:	bf00      	nop
 8008c74:	f3af 8000 	nop.w
 8008c78:	3950feba 	.word	0x3950feba
 8008c7c:	3f57ac32 	.word	0x3f57ac32
 8008c80:	9969aea6 	.word	0x9969aea6
 8008c84:	3fbc3749 	.word	0x3fbc3749

08008c88 <printFloat>:

void printFloat(float num) {
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b084      	sub	sp, #16
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	ed87 0a01 	vstr	s0, [r7, #4]
	int intPart = (int) num;
 8008c92:	edd7 7a01 	vldr	s15, [r7, #4]
 8008c96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c9a:	ee17 3a90 	vmov	r3, s15
 8008c9e:	60fb      	str	r3, [r7, #12]
	int fracPart = (int) (fabs(num - intPart) * 10000 + 0.5f);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	ee07 3a90 	vmov	s15, r3
 8008ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008caa:	ed97 7a01 	vldr	s14, [r7, #4]
 8008cae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008cb2:	eef0 7ae7 	vabs.f32	s15, s15
 8008cb6:	ee17 0a90 	vmov	r0, s15
 8008cba:	f7f7 fc4d 	bl	8000558 <__aeabi_f2d>
 8008cbe:	a312      	add	r3, pc, #72	@ (adr r3, 8008d08 <printFloat+0x80>)
 8008cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cc4:	f7f7 fca0 	bl	8000608 <__aeabi_dmul>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	460b      	mov	r3, r1
 8008ccc:	4610      	mov	r0, r2
 8008cce:	4619      	mov	r1, r3
 8008cd0:	f04f 0200 	mov.w	r2, #0
 8008cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d00 <printFloat+0x78>)
 8008cd6:	f7f7 fae1 	bl	800029c <__adddf3>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	460b      	mov	r3, r1
 8008cde:	4610      	mov	r0, r2
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	f7f7 ff41 	bl	8000b68 <__aeabi_d2iz>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	60bb      	str	r3, [r7, #8]
	printf("%d.%04d\n", intPart, fracPart);
 8008cea:	68ba      	ldr	r2, [r7, #8]
 8008cec:	68f9      	ldr	r1, [r7, #12]
 8008cee:	4805      	ldr	r0, [pc, #20]	@ (8008d04 <printFloat+0x7c>)
 8008cf0:	f009 fd70 	bl	80127d4 <iprintf>
}
 8008cf4:	bf00      	nop
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	f3af 8000 	nop.w
 8008d00:	3fe00000 	.word	0x3fe00000
 8008d04:	080170f0 	.word	0x080170f0
 8008d08:	00000000 	.word	0x00000000
 8008d0c:	40c38800 	.word	0x40c38800

08008d10 <getPackVoltage>:

// Function to get pack voltage and update lowest, highest, and average cell voltages
float getPackVoltage(int totalIC, cell_asic *ICs) {
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b086      	sub	sp, #24
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
	float pack_voltage_sum = 0.0f;
 8008d1a:	f04f 0300 	mov.w	r3, #0
 8008d1e:	617b      	str	r3, [r7, #20]
	lowest_cell = 100.0f; // Initialize to a high value
 8008d20:	4b31      	ldr	r3, [pc, #196]	@ (8008de8 <getPackVoltage+0xd8>)
 8008d22:	4a32      	ldr	r2, [pc, #200]	@ (8008dec <getPackVoltage+0xdc>)
 8008d24:	601a      	str	r2, [r3, #0]
	highest_cell = 0.0f;  // Initialize to a low value
 8008d26:	4b32      	ldr	r3, [pc, #200]	@ (8008df0 <getPackVoltage+0xe0>)
 8008d28:	f04f 0200 	mov.w	r2, #0
 8008d2c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < totalIC; i++) {
 8008d2e:	2300      	movs	r3, #0
 8008d30:	613b      	str	r3, [r7, #16]
 8008d32:	e03d      	b.n	8008db0 <getPackVoltage+0xa0>
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8008d34:	2300      	movs	r3, #0
 8008d36:	60fb      	str	r3, [r7, #12]
 8008d38:	e034      	b.n	8008da4 <getPackVoltage+0x94>
			float cell_voltage = getVoltage(ICs[i].cell.c_codes[j]);
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8008d40:	fb02 f303 	mul.w	r3, r2, r3
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	4413      	add	r3, r2
 8008d48:	68fa      	ldr	r2, [r7, #12]
 8008d4a:	3214      	adds	r2, #20
 8008d4c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8008d50:	4618      	mov	r0, r3
 8008d52:	f7ff f8dd 	bl	8007f10 <getVoltage>
 8008d56:	ed87 0a02 	vstr	s0, [r7, #8]
			pack_voltage_sum += cell_voltage;
 8008d5a:	ed97 7a05 	vldr	s14, [r7, #20]
 8008d5e:	edd7 7a02 	vldr	s15, [r7, #8]
 8008d62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008d66:	edc7 7a05 	vstr	s15, [r7, #20]
			if (cell_voltage < lowest_cell) {
 8008d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8008de8 <getPackVoltage+0xd8>)
 8008d6c:	edd3 7a00 	vldr	s15, [r3]
 8008d70:	ed97 7a02 	vldr	s14, [r7, #8]
 8008d74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d7c:	d502      	bpl.n	8008d84 <getPackVoltage+0x74>
				lowest_cell = cell_voltage;
 8008d7e:	4a1a      	ldr	r2, [pc, #104]	@ (8008de8 <getPackVoltage+0xd8>)
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	6013      	str	r3, [r2, #0]
			}
			if (cell_voltage > highest_cell) {
 8008d84:	4b1a      	ldr	r3, [pc, #104]	@ (8008df0 <getPackVoltage+0xe0>)
 8008d86:	edd3 7a00 	vldr	s15, [r3]
 8008d8a:	ed97 7a02 	vldr	s14, [r7, #8]
 8008d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d96:	dd02      	ble.n	8008d9e <getPackVoltage+0x8e>
				highest_cell = cell_voltage;
 8008d98:	4a15      	ldr	r2, [pc, #84]	@ (8008df0 <getPackVoltage+0xe0>)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	6013      	str	r3, [r2, #0]
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	3301      	adds	r3, #1
 8008da2:	60fb      	str	r3, [r7, #12]
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2b09      	cmp	r3, #9
 8008da8:	ddc7      	ble.n	8008d3a <getPackVoltage+0x2a>
	for (int i = 0; i < totalIC; i++) {
 8008daa:	693b      	ldr	r3, [r7, #16]
 8008dac:	3301      	adds	r3, #1
 8008dae:	613b      	str	r3, [r7, #16]
 8008db0:	693a      	ldr	r2, [r7, #16]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	429a      	cmp	r2, r3
 8008db6:	dbbd      	blt.n	8008d34 <getPackVoltage+0x24>
			}
		}
	}
	avg_cell = pack_voltage_sum / (totalIC * NUM_CELLS_PER_IC);
 8008db8:	687a      	ldr	r2, [r7, #4]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	009b      	lsls	r3, r3, #2
 8008dbe:	4413      	add	r3, r2
 8008dc0:	005b      	lsls	r3, r3, #1
 8008dc2:	ee07 3a90 	vmov	s15, r3
 8008dc6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008dca:	edd7 6a05 	vldr	s13, [r7, #20]
 8008dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008dd2:	4b08      	ldr	r3, [pc, #32]	@ (8008df4 <getPackVoltage+0xe4>)
 8008dd4:	edc3 7a00 	vstr	s15, [r3]

	return pack_voltage_sum;
 8008dd8:	697b      	ldr	r3, [r7, #20]
 8008dda:	ee07 3a90 	vmov	s15, r3
}
 8008dde:	eeb0 0a67 	vmov.f32	s0, s15
 8008de2:	3718      	adds	r7, #24
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}
 8008de8:	200004e8 	.word	0x200004e8
 8008dec:	42c80000 	.word	0x42c80000
 8008df0:	200004ec 	.word	0x200004ec
 8008df4:	200004f0 	.word	0x200004f0

08008df8 <updateSOC>:

#define SOC_READ_TIMEOUT 30000 // wait time before it takes a SOC read based off settled voltage, in ms
uint32_t lastNonZeroCurrentTime = 0;
uint8_t waitingForSOCReinit = 0; // boolean, is 1 if looking and 0 if not

float updateSOC() {
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
	if (cell_fault != 0) {
 8008dfc:	4b25      	ldr	r3, [pc, #148]	@ (8008e94 <updateSOC+0x9c>)
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d006      	beq.n	8008e12 <updateSOC+0x1a>
		soc = 0.0f;
 8008e04:	4b24      	ldr	r3, [pc, #144]	@ (8008e98 <updateSOC+0xa0>)
 8008e06:	f04f 0200 	mov.w	r2, #0
 8008e0a:	601a      	str	r2, [r3, #0]
		return soc; // Return 0% SOC if there is a cell fault
 8008e0c:	4b22      	ldr	r3, [pc, #136]	@ (8008e98 <updateSOC+0xa0>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	e03a      	b.n	8008e88 <updateSOC+0x90>
	}
	soc = voltagetoSOC(avg_cell);
 8008e12:	4b22      	ldr	r3, [pc, #136]	@ (8008e9c <updateSOC+0xa4>)
 8008e14:	edd3 7a00 	vldr	s15, [r3]
 8008e18:	eeb0 0a67 	vmov.f32	s0, s15
 8008e1c:	f000 f846 	bl	8008eac <voltagetoSOC>
 8008e20:	eef0 7a40 	vmov.f32	s15, s0
 8008e24:	4b1c      	ldr	r3, [pc, #112]	@ (8008e98 <updateSOC+0xa0>)
 8008e26:	edc3 7a00 	vstr	s15, [r3]
	if (soc > 50) {
 8008e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8008e98 <updateSOC+0xa0>)
 8008e2c:	edd3 7a00 	vldr	s15, [r3]
 8008e30:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8008ea0 <updateSOC+0xa8>
 8008e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3c:	dd0c      	ble.n	8008e58 <updateSOC+0x60>
		soc = voltagetoSOC(highest_cell);
 8008e3e:	4b19      	ldr	r3, [pc, #100]	@ (8008ea4 <updateSOC+0xac>)
 8008e40:	edd3 7a00 	vldr	s15, [r3]
 8008e44:	eeb0 0a67 	vmov.f32	s0, s15
 8008e48:	f000 f830 	bl	8008eac <voltagetoSOC>
 8008e4c:	eef0 7a40 	vmov.f32	s15, s0
 8008e50:	4b11      	ldr	r3, [pc, #68]	@ (8008e98 <updateSOC+0xa0>)
 8008e52:	edc3 7a00 	vstr	s15, [r3]
 8008e56:	e015      	b.n	8008e84 <updateSOC+0x8c>
	} else if (soc < 50) {
 8008e58:	4b0f      	ldr	r3, [pc, #60]	@ (8008e98 <updateSOC+0xa0>)
 8008e5a:	edd3 7a00 	vldr	s15, [r3]
 8008e5e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8008ea0 <updateSOC+0xa8>
 8008e62:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e6a:	d50b      	bpl.n	8008e84 <updateSOC+0x8c>
		soc = voltagetoSOC(lowest_cell);
 8008e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8008ea8 <updateSOC+0xb0>)
 8008e6e:	edd3 7a00 	vldr	s15, [r3]
 8008e72:	eeb0 0a67 	vmov.f32	s0, s15
 8008e76:	f000 f819 	bl	8008eac <voltagetoSOC>
 8008e7a:	eef0 7a40 	vmov.f32	s15, s0
 8008e7e:	4b06      	ldr	r3, [pc, #24]	@ (8008e98 <updateSOC+0xa0>)
 8008e80:	edc3 7a00 	vstr	s15, [r3]
//    last_time = current_time;
//
//    // Coulomb counting to track SOC
//    coulombs += current * delta_t_sec;
//    soc = initial_soc - 100 * (coulombs / 64800000.0f); // 64800000 is the amount of total coulombs in 18000 Ah (in percentage)
	return soc;
 8008e84:	4b04      	ldr	r3, [pc, #16]	@ (8008e98 <updateSOC+0xa0>)
 8008e86:	681b      	ldr	r3, [r3, #0]
}
 8008e88:	ee07 3a90 	vmov	s15, r3
 8008e8c:	eeb0 0a67 	vmov.f32	s0, s15
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	200004d6 	.word	0x200004d6
 8008e98:	200004e4 	.word	0x200004e4
 8008e9c:	200004f0 	.word	0x200004f0
 8008ea0:	42480000 	.word	0x42480000
 8008ea4:	200004ec 	.word	0x200004ec
 8008ea8:	200004e8 	.word	0x200004e8

08008eac <voltagetoSOC>:
// Debug output
	if (PRINT_ON) printf("Temp: %.1fC, Error: %.1f, PID: %.2f, Fan: %.0f%%, PWM: %lu\r\n",
			max_temp, error, pid_output, fan_status, pwm_value);
}

float voltagetoSOC(float voltage) {
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage <= 2.5f)
 8008eb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8008eba:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8008ebe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ec6:	d802      	bhi.n	8008ece <voltagetoSOC+0x22>
		return 0.0f;
 8008ec8:	eddf 7a73 	vldr	s15, [pc, #460]	@ 8009098 <voltagetoSOC+0x1ec>
 8008ecc:	e0dd      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.15f)
 8008ece:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ed2:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800909c <voltagetoSOC+0x1f0>
 8008ed6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008eda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ede:	d50e      	bpl.n	8008efe <voltagetoSOC+0x52>
		return (voltage - 2.5f) * (12.0f - 0.0f) / (3.15f - 2.5f);
 8008ee0:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ee4:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8008ee8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008eec:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008ef0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008ef4:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80090a0 <voltagetoSOC+0x1f4>
 8008ef8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008efc:	e0c5      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.41f)
 8008efe:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f02:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80090a4 <voltagetoSOC+0x1f8>
 8008f06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f0e:	d512      	bpl.n	8008f36 <voltagetoSOC+0x8a>
		return 12.0f + (voltage - 3.15f) * (25.0f - 12.0f) / (3.41f - 3.15f);
 8008f10:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f14:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 800909c <voltagetoSOC+0x1f0>
 8008f18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f1c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8008f20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008f24:	eddf 6a60 	vldr	s13, [pc, #384]	@ 80090a8 <voltagetoSOC+0x1fc>
 8008f28:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008f2c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008f30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f34:	e0a9      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.53f)
 8008f36:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f3a:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80090ac <voltagetoSOC+0x200>
 8008f3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f46:	d512      	bpl.n	8008f6e <voltagetoSOC+0xc2>
		return 25.0f + (voltage - 3.41f) * (37.0f - 25.0f) / (3.53f - 3.41f);
 8008f48:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f4c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80090a4 <voltagetoSOC+0x1f8>
 8008f50:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f54:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008f58:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008f5c:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80090b0 <voltagetoSOC+0x204>
 8008f60:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008f64:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8008f68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f6c:	e08d      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.66f)
 8008f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f72:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80090b4 <voltagetoSOC+0x208>
 8008f76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008f7e:	d512      	bpl.n	8008fa6 <voltagetoSOC+0xfa>
		return 37.0f + (voltage - 3.53f) * (50.0f - 37.0f) / (3.66f - 3.53f);
 8008f80:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f84:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80090ac <voltagetoSOC+0x200>
 8008f88:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008f8c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8008f90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008f94:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80090b8 <voltagetoSOC+0x20c>
 8008f98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008f9c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80090bc <voltagetoSOC+0x210>
 8008fa0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008fa4:	e071      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.77f)
 8008fa6:	edd7 7a01 	vldr	s15, [r7, #4]
 8008faa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80090c0 <voltagetoSOC+0x214>
 8008fae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb6:	d512      	bpl.n	8008fde <voltagetoSOC+0x132>
		return 50.0f + (voltage - 3.66f) * (62.0f - 50.0f) / (3.77f - 3.66f);
 8008fb8:	edd7 7a01 	vldr	s15, [r7, #4]
 8008fbc:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80090b4 <voltagetoSOC+0x208>
 8008fc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008fc4:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8008fc8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008fcc:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80090c4 <voltagetoSOC+0x218>
 8008fd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008fd4:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80090c8 <voltagetoSOC+0x21c>
 8008fd8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008fdc:	e055      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.88f)
 8008fde:	edd7 7a01 	vldr	s15, [r7, #4]
 8008fe2:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80090cc <voltagetoSOC+0x220>
 8008fe6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fee:	d512      	bpl.n	8009016 <voltagetoSOC+0x16a>
		return 62.0f + (voltage - 3.77f) * (75.0f - 62.0f) / (3.88f - 3.77f);
 8008ff0:	edd7 7a01 	vldr	s15, [r7, #4]
 8008ff4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80090c0 <voltagetoSOC+0x214>
 8008ff8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ffc:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8009000:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009004:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80090d0 <voltagetoSOC+0x224>
 8009008:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800900c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80090d4 <voltagetoSOC+0x228>
 8009010:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009014:	e039      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 3.98f)
 8009016:	edd7 7a01 	vldr	s15, [r7, #4]
 800901a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80090d8 <voltagetoSOC+0x22c>
 800901e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009022:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009026:	d512      	bpl.n	800904e <voltagetoSOC+0x1a2>
		return 75.0f + (voltage - 3.88f) * (87.0f - 75.0f) / (3.98f - 3.88f);
 8009028:	edd7 7a01 	vldr	s15, [r7, #4]
 800902c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80090cc <voltagetoSOC+0x220>
 8009030:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009034:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8009038:	ee27 7a87 	vmul.f32	s14, s15, s14
 800903c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80090dc <voltagetoSOC+0x230>
 8009040:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009044:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80090e0 <voltagetoSOC+0x234>
 8009048:	ee77 7a87 	vadd.f32	s15, s15, s14
 800904c:	e01d      	b.n	800908a <voltagetoSOC+0x1de>
	else if (voltage < 4.10f)
 800904e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009052:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80090e4 <voltagetoSOC+0x238>
 8009056:	eef4 7ac7 	vcmpe.f32	s15, s14
 800905a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800905e:	d512      	bpl.n	8009086 <voltagetoSOC+0x1da>
		return 87.0f + (voltage - 3.98f) * (100.0f - 87.0f) / (4.10f - 3.98f);
 8009060:	edd7 7a01 	vldr	s15, [r7, #4]
 8009064:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80090d8 <voltagetoSOC+0x22c>
 8009068:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800906c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8009070:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009074:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80090b0 <voltagetoSOC+0x204>
 8009078:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800907c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80090e8 <voltagetoSOC+0x23c>
 8009080:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009084:	e001      	b.n	800908a <voltagetoSOC+0x1de>
	else
		return 100.0f;
 8009086:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80090ec <voltagetoSOC+0x240>
}
 800908a:	eeb0 0a67 	vmov.f32	s0, s15
 800908e:	370c      	adds	r7, #12
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr
 8009098:	00000000 	.word	0x00000000
 800909c:	4049999a 	.word	0x4049999a
 80090a0:	3f266668 	.word	0x3f266668
 80090a4:	405a3d71 	.word	0x405a3d71
 80090a8:	3e851eb8 	.word	0x3e851eb8
 80090ac:	4061eb85 	.word	0x4061eb85
 80090b0:	3df5c280 	.word	0x3df5c280
 80090b4:	406a3d71 	.word	0x406a3d71
 80090b8:	3e051ec0 	.word	0x3e051ec0
 80090bc:	42140000 	.word	0x42140000
 80090c0:	407147ae 	.word	0x407147ae
 80090c4:	3de147a0 	.word	0x3de147a0
 80090c8:	42480000 	.word	0x42480000
 80090cc:	407851ec 	.word	0x407851ec
 80090d0:	3de147c0 	.word	0x3de147c0
 80090d4:	42780000 	.word	0x42780000
 80090d8:	407eb852 	.word	0x407eb852
 80090dc:	3dccccc0 	.word	0x3dccccc0
 80090e0:	42960000 	.word	0x42960000
 80090e4:	40833333 	.word	0x40833333
 80090e8:	42ae0000 	.word	0x42ae0000
 80090ec:	42c80000 	.word	0x42c80000

080090f0 <calcDCL>:
		return 4.10f;
}


// todo: make stuff like this like, normal and not stupid (make a map of constants instead of whatever the shit this is
float calcDCL() {
 80090f0:	b480      	push	{r7}
 80090f2:	af00      	add	r7, sp, #0
	if (highest_temp <= 0.0f)
 80090f4:	4bbb      	ldr	r3, [pc, #748]	@ (80093e4 <calcDCL+0x2f4>)
 80090f6:	edd3 7a00 	vldr	s15, [r3]
 80090fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80090fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009102:	d802      	bhi.n	800910a <calcDCL+0x1a>
		return 0.0f;
 8009104:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 80093e8 <calcDCL+0x2f8>
 8009108:	e165      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 5.0f)
 800910a:	4bb6      	ldr	r3, [pc, #728]	@ (80093e4 <calcDCL+0x2f4>)
 800910c:	edd3 7a00 	vldr	s15, [r3]
 8009110:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009114:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800911c:	d50f      	bpl.n	800913e <calcDCL+0x4e>
		return 0.0f + (highest_temp - 0.0f) * (40.0f - 0.0f) / (5.0f - 0.0f);
 800911e:	4bb1      	ldr	r3, [pc, #708]	@ (80093e4 <calcDCL+0x2f4>)
 8009120:	edd3 7a00 	vldr	s15, [r3]
 8009124:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80093ec <calcDCL+0x2fc>
 8009128:	ee27 7a87 	vmul.f32	s14, s15, s14
 800912c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009130:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009134:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 80093e8 <calcDCL+0x2f8>
 8009138:	ee77 7a87 	vadd.f32	s15, s15, s14
 800913c:	e14b      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 10.0f)
 800913e:	4ba9      	ldr	r3, [pc, #676]	@ (80093e4 <calcDCL+0x2f4>)
 8009140:	edd3 7a00 	vldr	s15, [r3]
 8009144:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009148:	eef4 7ac7 	vcmpe.f32	s15, s14
 800914c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009150:	d513      	bpl.n	800917a <calcDCL+0x8a>
		return 40.0f + (highest_temp - 5.0f) * (100.0f - 40.0f) / (10.0f - 5.0f);
 8009152:	4ba4      	ldr	r3, [pc, #656]	@ (80093e4 <calcDCL+0x2f4>)
 8009154:	edd3 7a00 	vldr	s15, [r3]
 8009158:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800915c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009160:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80093f0 <calcDCL+0x300>
 8009164:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009168:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800916c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009170:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80093ec <calcDCL+0x2fc>
 8009174:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009178:	e12d      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 15.0f)
 800917a:	4b9a      	ldr	r3, [pc, #616]	@ (80093e4 <calcDCL+0x2f4>)
 800917c:	edd3 7a00 	vldr	s15, [r3]
 8009180:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8009184:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800918c:	d513      	bpl.n	80091b6 <calcDCL+0xc6>
		return 100.0f
				+ (highest_temp - 10.0f) * (180.0f - 100.0f) / (15.0f - 10.0f);
 800918e:	4b95      	ldr	r3, [pc, #596]	@ (80093e4 <calcDCL+0x2f4>)
 8009190:	edd3 7a00 	vldr	s15, [r3]
 8009194:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009198:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800919c:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80093f4 <calcDCL+0x304>
 80091a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80091a4:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80091a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80091ac:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 80093f8 <calcDCL+0x308>
 80091b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80091b4:	e10f      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 20.0f)
 80091b6:	4b8b      	ldr	r3, [pc, #556]	@ (80093e4 <calcDCL+0x2f4>)
 80091b8:	edd3 7a00 	vldr	s15, [r3]
 80091bc:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80091c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091c8:	d513      	bpl.n	80091f2 <calcDCL+0x102>
		return 180.0f
				+ (highest_temp - 15.0f) * (180.0f - 180.0f) / (20.0f - 15.0f);
 80091ca:	4b86      	ldr	r3, [pc, #536]	@ (80093e4 <calcDCL+0x2f4>)
 80091cc:	edd3 7a00 	vldr	s15, [r3]
 80091d0:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80091d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80091d8:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80093e8 <calcDCL+0x2f8>
 80091dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80091e0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80091e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80091e8:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80093fc <calcDCL+0x30c>
 80091ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80091f0:	e0f1      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 25.0f)
 80091f2:	4b7c      	ldr	r3, [pc, #496]	@ (80093e4 <calcDCL+0x2f4>)
 80091f4:	edd3 7a00 	vldr	s15, [r3]
 80091f8:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80091fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009204:	d513      	bpl.n	800922e <calcDCL+0x13e>
		return 180.0f
				+ (highest_temp - 20.0f) * (180.0f - 180.0f) / (25.0f - 20.0f);
 8009206:	4b77      	ldr	r3, [pc, #476]	@ (80093e4 <calcDCL+0x2f4>)
 8009208:	edd3 7a00 	vldr	s15, [r3]
 800920c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8009210:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009214:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80093e8 <calcDCL+0x2f8>
 8009218:	ee27 7a87 	vmul.f32	s14, s15, s14
 800921c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009220:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009224:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80093fc <calcDCL+0x30c>
 8009228:	ee77 7a87 	vadd.f32	s15, s15, s14
 800922c:	e0d3      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 30.0f)
 800922e:	4b6d      	ldr	r3, [pc, #436]	@ (80093e4 <calcDCL+0x2f4>)
 8009230:	edd3 7a00 	vldr	s15, [r3]
 8009234:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009238:	eef4 7ac7 	vcmpe.f32	s15, s14
 800923c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009240:	d513      	bpl.n	800926a <calcDCL+0x17a>
		return 180.0f
				+ (highest_temp - 25.0f) * (180.0f - 180.0f) / (30.0f - 25.0f);
 8009242:	4b68      	ldr	r3, [pc, #416]	@ (80093e4 <calcDCL+0x2f4>)
 8009244:	edd3 7a00 	vldr	s15, [r3]
 8009248:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800924c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009250:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80093e8 <calcDCL+0x2f8>
 8009254:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009258:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800925c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009260:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80093fc <calcDCL+0x30c>
 8009264:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009268:	e0b5      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 35.0f)
 800926a:	4b5e      	ldr	r3, [pc, #376]	@ (80093e4 <calcDCL+0x2f4>)
 800926c:	edd3 7a00 	vldr	s15, [r3]
 8009270:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8009400 <calcDCL+0x310>
 8009274:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009278:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800927c:	d513      	bpl.n	80092a6 <calcDCL+0x1b6>
		return 180.0f
				+ (highest_temp - 30.0f) * (180.0f - 180.0f) / (35.0f - 30.0f);
 800927e:	4b59      	ldr	r3, [pc, #356]	@ (80093e4 <calcDCL+0x2f4>)
 8009280:	edd3 7a00 	vldr	s15, [r3]
 8009284:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009288:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800928c:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80093e8 <calcDCL+0x2f8>
 8009290:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009294:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009298:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800929c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80093fc <calcDCL+0x30c>
 80092a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80092a4:	e097      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 40.0f)
 80092a6:	4b4f      	ldr	r3, [pc, #316]	@ (80093e4 <calcDCL+0x2f4>)
 80092a8:	edd3 7a00 	vldr	s15, [r3]
 80092ac:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80093ec <calcDCL+0x2fc>
 80092b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092b8:	d513      	bpl.n	80092e2 <calcDCL+0x1f2>
		return 180.0f
				+ (highest_temp - 35.0f) * (180.0f - 180.0f) / (40.0f - 35.0f);
 80092ba:	4b4a      	ldr	r3, [pc, #296]	@ (80093e4 <calcDCL+0x2f4>)
 80092bc:	edd3 7a00 	vldr	s15, [r3]
 80092c0:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8009400 <calcDCL+0x310>
 80092c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092c8:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80093e8 <calcDCL+0x2f8>
 80092cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80092d0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80092d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80092d8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80093fc <calcDCL+0x30c>
 80092dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80092e0:	e079      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 45.0f)
 80092e2:	4b40      	ldr	r3, [pc, #256]	@ (80093e4 <calcDCL+0x2f4>)
 80092e4:	edd3 7a00 	vldr	s15, [r3]
 80092e8:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8009404 <calcDCL+0x314>
 80092ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f4:	d513      	bpl.n	800931e <calcDCL+0x22e>
		return 180.0f
				+ (highest_temp - 40.0f) * (180.0f - 180.0f) / (45.0f - 40.0f);
 80092f6:	4b3b      	ldr	r3, [pc, #236]	@ (80093e4 <calcDCL+0x2f4>)
 80092f8:	edd3 7a00 	vldr	s15, [r3]
 80092fc:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80093ec <calcDCL+0x2fc>
 8009300:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009304:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80093e8 <calcDCL+0x2f8>
 8009308:	ee27 7a87 	vmul.f32	s14, s15, s14
 800930c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009310:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009314:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80093fc <calcDCL+0x30c>
 8009318:	ee77 7a87 	vadd.f32	s15, s15, s14
 800931c:	e05b      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 50.0f)
 800931e:	4b31      	ldr	r3, [pc, #196]	@ (80093e4 <calcDCL+0x2f4>)
 8009320:	edd3 7a00 	vldr	s15, [r3]
 8009324:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009408 <calcDCL+0x318>
 8009328:	eef4 7ac7 	vcmpe.f32	s15, s14
 800932c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009330:	d513      	bpl.n	800935a <calcDCL+0x26a>
		return 180.0f
				+ (highest_temp - 45.0f) * (70.0f - 180.0f) / (50.0f - 45.0f);
 8009332:	4b2c      	ldr	r3, [pc, #176]	@ (80093e4 <calcDCL+0x2f4>)
 8009334:	edd3 7a00 	vldr	s15, [r3]
 8009338:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009404 <calcDCL+0x314>
 800933c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009340:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800940c <calcDCL+0x31c>
 8009344:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009348:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800934c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009350:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80093fc <calcDCL+0x30c>
 8009354:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009358:	e03d      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 55.0f)
 800935a:	4b22      	ldr	r3, [pc, #136]	@ (80093e4 <calcDCL+0x2f4>)
 800935c:	edd3 7a00 	vldr	s15, [r3]
 8009360:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8009410 <calcDCL+0x320>
 8009364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800936c:	d513      	bpl.n	8009396 <calcDCL+0x2a6>
		return 70.0f
				+ (highest_temp - 50.0f) * (10.0f - 70.0f) / (55.00f - 50.0f);
 800936e:	4b1d      	ldr	r3, [pc, #116]	@ (80093e4 <calcDCL+0x2f4>)
 8009370:	edd3 7a00 	vldr	s15, [r3]
 8009374:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8009408 <calcDCL+0x318>
 8009378:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800937c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8009414 <calcDCL+0x324>
 8009380:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009384:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009388:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800938c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8009418 <calcDCL+0x328>
 8009390:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009394:	e01f      	b.n	80093d6 <calcDCL+0x2e6>
	else if (highest_temp < 60.0f)
 8009396:	4b13      	ldr	r3, [pc, #76]	@ (80093e4 <calcDCL+0x2f4>)
 8009398:	edd3 7a00 	vldr	s15, [r3]
 800939c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80093f0 <calcDCL+0x300>
 80093a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80093a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093a8:	d513      	bpl.n	80093d2 <calcDCL+0x2e2>
		return 10.0f + (highest_temp - 55.0f) * (0.0f - 10.0f) / (60.0f - 55.0f);
 80093aa:	4b0e      	ldr	r3, [pc, #56]	@ (80093e4 <calcDCL+0x2f4>)
 80093ac:	edd3 7a00 	vldr	s15, [r3]
 80093b0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8009410 <calcDCL+0x320>
 80093b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093b8:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 80093bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80093c0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80093c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80093c8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80093cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80093d0:	e001      	b.n	80093d6 <calcDCL+0x2e6>

	else
		return 0.0f;
 80093d2:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80093e8 <calcDCL+0x2f8>
}
 80093d6:	eeb0 0a67 	vmov.f32	s0, s15
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	20000508 	.word	0x20000508
 80093e8:	00000000 	.word	0x00000000
 80093ec:	42200000 	.word	0x42200000
 80093f0:	42700000 	.word	0x42700000
 80093f4:	42a00000 	.word	0x42a00000
 80093f8:	42c80000 	.word	0x42c80000
 80093fc:	43340000 	.word	0x43340000
 8009400:	420c0000 	.word	0x420c0000
 8009404:	42340000 	.word	0x42340000
 8009408:	42480000 	.word	0x42480000
 800940c:	c2dc0000 	.word	0xc2dc0000
 8009410:	425c0000 	.word	0x425c0000
 8009414:	c2700000 	.word	0xc2700000
 8009418:	428c0000 	.word	0x428c0000

0800941c <calcCCL>:

float calcCCL() {
 800941c:	b480      	push	{r7}
 800941e:	af00      	add	r7, sp, #0
	if (highest_temp <= 0.0f)
 8009420:	4bbb      	ldr	r3, [pc, #748]	@ (8009710 <calcCCL+0x2f4>)
 8009422:	edd3 7a00 	vldr	s15, [r3]
 8009426:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800942a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800942e:	d802      	bhi.n	8009436 <calcCCL+0x1a>
		return 0.0f;
 8009430:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 8009714 <calcCCL+0x2f8>
 8009434:	e165      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 5.0f)
 8009436:	4bb6      	ldr	r3, [pc, #728]	@ (8009710 <calcCCL+0x2f4>)
 8009438:	edd3 7a00 	vldr	s15, [r3]
 800943c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009440:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009448:	d50f      	bpl.n	800946a <calcCCL+0x4e>
		return 0.0f + (highest_temp - 0.0f) * (0.0f - 0.0f) / (5.0f - 0.0f);
 800944a:	4bb1      	ldr	r3, [pc, #708]	@ (8009710 <calcCCL+0x2f4>)
 800944c:	edd3 7a00 	vldr	s15, [r3]
 8009450:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8009714 <calcCCL+0x2f8>
 8009454:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009458:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800945c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009460:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 8009714 <calcCCL+0x2f8>
 8009464:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009468:	e14b      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 10.0f)
 800946a:	4ba9      	ldr	r3, [pc, #676]	@ (8009710 <calcCCL+0x2f4>)
 800946c:	edd3 7a00 	vldr	s15, [r3]
 8009470:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009474:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800947c:	d513      	bpl.n	80094a6 <calcCCL+0x8a>
		return 0.0f + (highest_temp - 5.0f) * (10.0f - 0.0f) / (10.0f - 5.0f);
 800947e:	4ba4      	ldr	r3, [pc, #656]	@ (8009710 <calcCCL+0x2f4>)
 8009480:	edd3 7a00 	vldr	s15, [r3]
 8009484:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009488:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800948c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009490:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009494:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009498:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800949c:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8009714 <calcCCL+0x2f8>
 80094a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80094a4:	e12d      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 15.0f)
 80094a6:	4b9a      	ldr	r3, [pc, #616]	@ (8009710 <calcCCL+0x2f4>)
 80094a8:	edd3 7a00 	vldr	s15, [r3]
 80094ac:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80094b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094b8:	d513      	bpl.n	80094e2 <calcCCL+0xc6>
		return 10.0f
				+ (highest_temp - 10.0f) * (20.0f - 10.0f) / (15.0f - 10.0f);
 80094ba:	4b95      	ldr	r3, [pc, #596]	@ (8009710 <calcCCL+0x2f4>)
 80094bc:	edd3 7a00 	vldr	s15, [r3]
 80094c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80094c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80094c8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80094cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094d0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80094d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094d8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80094dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80094e0:	e10f      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 20.0f)
 80094e2:	4b8b      	ldr	r3, [pc, #556]	@ (8009710 <calcCCL+0x2f4>)
 80094e4:	edd3 7a00 	vldr	s15, [r3]
 80094e8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80094ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f4:	d513      	bpl.n	800951e <calcCCL+0x102>
		return 20.0f
				+ (highest_temp - 15.0f) * (30.0f - 20.0f) / (20.0f - 15.0f);
 80094f6:	4b86      	ldr	r3, [pc, #536]	@ (8009710 <calcCCL+0x2f4>)
 80094f8:	edd3 7a00 	vldr	s15, [r3]
 80094fc:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8009500:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009504:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009508:	ee27 7a87 	vmul.f32	s14, s15, s14
 800950c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009514:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8009518:	ee77 7a87 	vadd.f32	s15, s15, s14
 800951c:	e0f1      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 25.0f)
 800951e:	4b7c      	ldr	r3, [pc, #496]	@ (8009710 <calcCCL+0x2f4>)
 8009520:	edd3 7a00 	vldr	s15, [r3]
 8009524:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009528:	eef4 7ac7 	vcmpe.f32	s15, s14
 800952c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009530:	d513      	bpl.n	800955a <calcCCL+0x13e>
		return 30.0f
				+ (highest_temp - 20.0f) * (30.0f - 30.0f) / (25.0f - 20.0f);
 8009532:	4b77      	ldr	r3, [pc, #476]	@ (8009710 <calcCCL+0x2f4>)
 8009534:	edd3 7a00 	vldr	s15, [r3]
 8009538:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800953c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009540:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8009714 <calcCCL+0x2f8>
 8009544:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009548:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800954c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009550:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009554:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009558:	e0d3      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 30.0f)
 800955a:	4b6d      	ldr	r3, [pc, #436]	@ (8009710 <calcCCL+0x2f4>)
 800955c:	edd3 7a00 	vldr	s15, [r3]
 8009560:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009564:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009568:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800956c:	d513      	bpl.n	8009596 <calcCCL+0x17a>
		return 30.0f
				+ (highest_temp - 25.0f) * (30.0f - 30.0f) / (30.0f - 25.0f);
 800956e:	4b68      	ldr	r3, [pc, #416]	@ (8009710 <calcCCL+0x2f4>)
 8009570:	edd3 7a00 	vldr	s15, [r3]
 8009574:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009578:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800957c:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8009714 <calcCCL+0x2f8>
 8009580:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009584:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009588:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800958c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009590:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009594:	e0b5      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 35.0f)
 8009596:	4b5e      	ldr	r3, [pc, #376]	@ (8009710 <calcCCL+0x2f4>)
 8009598:	edd3 7a00 	vldr	s15, [r3]
 800959c:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8009718 <calcCCL+0x2fc>
 80095a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095a8:	d513      	bpl.n	80095d2 <calcCCL+0x1b6>
		return 30.0f
				+ (highest_temp - 30.0f) * (30.0f - 30.0f) / (35.0f - 30.0f);
 80095aa:	4b59      	ldr	r3, [pc, #356]	@ (8009710 <calcCCL+0x2f4>)
 80095ac:	edd3 7a00 	vldr	s15, [r3]
 80095b0:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80095b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80095b8:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8009714 <calcCCL+0x2f8>
 80095bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80095c0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80095c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80095c8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80095cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80095d0:	e097      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 40.0f)
 80095d2:	4b4f      	ldr	r3, [pc, #316]	@ (8009710 <calcCCL+0x2f4>)
 80095d4:	edd3 7a00 	vldr	s15, [r3]
 80095d8:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 800971c <calcCCL+0x300>
 80095dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095e4:	d513      	bpl.n	800960e <calcCCL+0x1f2>
		return 30.0f
				+ (highest_temp - 35.0f) * (20.0f - 30.0f) / (40.0f - 35.0f);
 80095e6:	4b4a      	ldr	r3, [pc, #296]	@ (8009710 <calcCCL+0x2f4>)
 80095e8:	edd3 7a00 	vldr	s15, [r3]
 80095ec:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8009718 <calcCCL+0x2fc>
 80095f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80095f4:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 80095f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80095fc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009604:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009608:	ee77 7a87 	vadd.f32	s15, s15, s14
 800960c:	e079      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 45.0f)
 800960e:	4b40      	ldr	r3, [pc, #256]	@ (8009710 <calcCCL+0x2f4>)
 8009610:	edd3 7a00 	vldr	s15, [r3]
 8009614:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8009720 <calcCCL+0x304>
 8009618:	eef4 7ac7 	vcmpe.f32	s15, s14
 800961c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009620:	d513      	bpl.n	800964a <calcCCL+0x22e>
		return 20.0f
				+ (highest_temp - 40.0f) * (10.0f - 20.0f) / (45.0f - 40.0f);
 8009622:	4b3b      	ldr	r3, [pc, #236]	@ (8009710 <calcCCL+0x2f4>)
 8009624:	edd3 7a00 	vldr	s15, [r3]
 8009628:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800971c <calcCCL+0x300>
 800962c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009630:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8009634:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009638:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800963c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009640:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8009644:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009648:	e05b      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 50.0f)
 800964a:	4b31      	ldr	r3, [pc, #196]	@ (8009710 <calcCCL+0x2f4>)
 800964c:	edd3 7a00 	vldr	s15, [r3]
 8009650:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009724 <calcCCL+0x308>
 8009654:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009658:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800965c:	d513      	bpl.n	8009686 <calcCCL+0x26a>
		return 10.0f + (highest_temp - 45.0f) * (5.0f - 10.0f) / (50.0f - 45.0f);
 800965e:	4b2c      	ldr	r3, [pc, #176]	@ (8009710 <calcCCL+0x2f4>)
 8009660:	edd3 7a00 	vldr	s15, [r3]
 8009664:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8009720 <calcCCL+0x304>
 8009668:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800966c:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8009670:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009674:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009678:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800967c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009680:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009684:	e03d      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 55.0f)
 8009686:	4b22      	ldr	r3, [pc, #136]	@ (8009710 <calcCCL+0x2f4>)
 8009688:	edd3 7a00 	vldr	s15, [r3]
 800968c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8009728 <calcCCL+0x30c>
 8009690:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009698:	d513      	bpl.n	80096c2 <calcCCL+0x2a6>
		return 5.0f + (highest_temp - 50.0f) * (0.0f - 5.0f) / (55.00f - 50.0f);
 800969a:	4b1d      	ldr	r3, [pc, #116]	@ (8009710 <calcCCL+0x2f4>)
 800969c:	edd3 7a00 	vldr	s15, [r3]
 80096a0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8009724 <calcCCL+0x308>
 80096a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80096a8:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 80096ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096b0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80096b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096b8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80096bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096c0:	e01f      	b.n	8009702 <calcCCL+0x2e6>
	else if (highest_temp < 60.0f)
 80096c2:	4b13      	ldr	r3, [pc, #76]	@ (8009710 <calcCCL+0x2f4>)
 80096c4:	edd3 7a00 	vldr	s15, [r3]
 80096c8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800972c <calcCCL+0x310>
 80096cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096d4:	d513      	bpl.n	80096fe <calcCCL+0x2e2>
		return 0.0f + (highest_temp - 55.0f) * (0.0f - 0.0f) / (60.0f - 55.0f);
 80096d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009710 <calcCCL+0x2f4>)
 80096d8:	edd3 7a00 	vldr	s15, [r3]
 80096dc:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8009728 <calcCCL+0x30c>
 80096e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80096e4:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8009714 <calcCCL+0x2f8>
 80096e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096ec:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80096f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096f4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8009714 <calcCCL+0x2f8>
 80096f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096fc:	e001      	b.n	8009702 <calcCCL+0x2e6>

	else
		return 0.0f;
 80096fe:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009714 <calcCCL+0x2f8>
}
 8009702:	eeb0 0a67 	vmov.f32	s0, s15
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr
 800970e:	bf00      	nop
 8009710:	20000508 	.word	0x20000508
 8009714:	00000000 	.word	0x00000000
 8009718:	420c0000 	.word	0x420c0000
 800971c:	42200000 	.word	0x42200000
 8009720:	42340000 	.word	0x42340000
 8009724:	42480000 	.word	0x42480000
 8009728:	425c0000 	.word	0x425c0000
 800972c:	42700000 	.word	0x42700000

08009730 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009734:	f001 f9bd 	bl	800aab2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009738:	f000 f854 	bl	80097e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800973c:	f000 fc50 	bl	8009fe0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8009740:	f000 f89e 	bl	8009880 <MX_ADC1_Init>
  MX_I2C1_Init();
 8009744:	f000 f9c8 	bl	8009ad8 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8009748:	f000 fa06 	bl	8009b58 <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 800974c:	f000 fa7a 	bl	8009c44 <MX_SPI1_Init>
  MX_FDCAN2_Init();
 8009750:	f000 f974 	bl	8009a3c <MX_FDCAN2_Init>
  MX_ADC2_Init();
 8009754:	f000 f90c 	bl	8009970 <MX_ADC2_Init>
  MX_RTC_Init();
 8009758:	f000 fa48 	bl	8009bec <MX_RTC_Init>
  MX_TIM2_Init();
 800975c:	f000 fb44 	bl	8009de8 <MX_TIM2_Init>
  MX_TIM8_Init();
 8009760:	f000 fbea 	bl	8009f38 <MX_TIM8_Init>
  MX_TIM1_Init();
 8009764:	f000 faac 	bl	8009cc0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8009768:	f000 fb8c 	bl	8009e84 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	user_adBms6830_getAccyStatus();
 800976c:	f7ff f91c 	bl	80089a8 <user_adBms6830_getAccyStatus>
	//  // Set duty cycle (e.g., 50%)
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 196600);	// full on is 196600
	//  Delay_ms(5000);
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 196570);	// full on is 196600

	init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b0, FDCAN_MSG_ID_6B0);
 8009770:	f44f 61d6 	mov.w	r1, #1712	@ 0x6b0
 8009774:	4810      	ldr	r0, [pc, #64]	@ (80097b8 <main+0x88>)
 8009776:	f7fe fbef 	bl	8007f58 <init_FDCAN_header>
			init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b1, FDCAN_MSG_ID_6B1);
 800977a:	f240 61b1 	movw	r1, #1713	@ 0x6b1
 800977e:	480f      	ldr	r0, [pc, #60]	@ (80097bc <main+0x8c>)
 8009780:	f7fe fbea 	bl	8007f58 <init_FDCAN_header>
			init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b2, FDCAN_MSG_ID_6B2);
 8009784:	f240 61b2 	movw	r1, #1714	@ 0x6b2
 8009788:	480d      	ldr	r0, [pc, #52]	@ (80097c0 <main+0x90>)
 800978a:	f7fe fbe5 	bl	8007f58 <init_FDCAN_header>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E7F4, 0x1806E7F4);
 800978e:	490d      	ldr	r1, [pc, #52]	@ (80097c4 <main+0x94>)
 8009790:	480d      	ldr	r0, [pc, #52]	@ (80097c8 <main+0x98>)
 8009792:	f7fe fc07 	bl	8007fa4 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E5F4, 0x1806E5F4);
 8009796:	490d      	ldr	r1, [pc, #52]	@ (80097cc <main+0x9c>)
 8009798:	480d      	ldr	r0, [pc, #52]	@ (80097d0 <main+0xa0>)
 800979a:	f7fe fc03 	bl	8007fa4 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E9F4, 0x1806E9F4);
 800979e:	490d      	ldr	r1, [pc, #52]	@ (80097d4 <main+0xa4>)
 80097a0:	480d      	ldr	r0, [pc, #52]	@ (80097d8 <main+0xa8>)
 80097a2:	f7fe fbff 	bl	8007fa4 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_18FF50E5, 0x18FF50E5);
 80097a6:	490d      	ldr	r1, [pc, #52]	@ (80097dc <main+0xac>)
 80097a8:	480d      	ldr	r0, [pc, #52]	@ (80097e0 <main+0xb0>)
 80097aa:	f7fe fbfb 	bl	8007fa4 <init_FDCAN_header_EXTENDED>
//		};
//
//		uint8_t data[8] = {0xDE, 0xAD, 0xBE, 0xEF, 0xAA, 0xBB, 0xCC, 0xDD};
//
//		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data);
		adbms_main(16);
 80097ae:	2010      	movs	r0, #16
 80097b0:	f7fd f99a 	bl	8006ae8 <adbms_main>
 80097b4:	e7fb      	b.n	80097ae <main+0x7e>
 80097b6:	bf00      	nop
 80097b8:	20000a68 	.word	0x20000a68
 80097bc:	20000a8c 	.word	0x20000a8c
 80097c0:	20000ab0 	.word	0x20000ab0
 80097c4:	1806e7f4 	.word	0x1806e7f4
 80097c8:	20000af8 	.word	0x20000af8
 80097cc:	1806e5f4 	.word	0x1806e5f4
 80097d0:	20000b1c 	.word	0x20000b1c
 80097d4:	1806e9f4 	.word	0x1806e9f4
 80097d8:	20000b40 	.word	0x20000b40
 80097dc:	18ff50e5 	.word	0x18ff50e5
 80097e0:	20000b64 	.word	0x20000b64

080097e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80097e4:	b580      	push	{r7, lr}
 80097e6:	b094      	sub	sp, #80	@ 0x50
 80097e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80097ea:	f107 0318 	add.w	r3, r7, #24
 80097ee:	2238      	movs	r2, #56	@ 0x38
 80097f0:	2100      	movs	r1, #0
 80097f2:	4618      	mov	r0, r3
 80097f4:	f009 f960 	bl	8012ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80097f8:	1d3b      	adds	r3, r7, #4
 80097fa:	2200      	movs	r2, #0
 80097fc:	601a      	str	r2, [r3, #0]
 80097fe:	605a      	str	r2, [r3, #4]
 8009800:	609a      	str	r2, [r3, #8]
 8009802:	60da      	str	r2, [r3, #12]
 8009804:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8009806:	2000      	movs	r0, #0
 8009808:	f003 ff10 	bl	800d62c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800980c:	230a      	movs	r3, #10
 800980e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009810:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009814:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009816:	2340      	movs	r3, #64	@ 0x40
 8009818:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800981a:	2301      	movs	r3, #1
 800981c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800981e:	2302      	movs	r3, #2
 8009820:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009822:	2302      	movs	r3, #2
 8009824:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8009826:	2304      	movs	r3, #4
 8009828:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800982a:	2355      	movs	r3, #85	@ 0x55
 800982c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800982e:	2302      	movs	r3, #2
 8009830:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009832:	2302      	movs	r3, #2
 8009834:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009836:	2302      	movs	r3, #2
 8009838:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800983a:	f107 0318 	add.w	r3, r7, #24
 800983e:	4618      	mov	r0, r3
 8009840:	f003 ffa8 	bl	800d794 <HAL_RCC_OscConfig>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d001      	beq.n	800984e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800984a:	f000 fcd1 	bl	800a1f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800984e:	230f      	movs	r3, #15
 8009850:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009852:	2303      	movs	r3, #3
 8009854:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009856:	2300      	movs	r3, #0
 8009858:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800985a:	2300      	movs	r3, #0
 800985c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800985e:	2300      	movs	r3, #0
 8009860:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009862:	1d3b      	adds	r3, r7, #4
 8009864:	2104      	movs	r1, #4
 8009866:	4618      	mov	r0, r3
 8009868:	f004 faa6 	bl	800ddb8 <HAL_RCC_ClockConfig>
 800986c:	4603      	mov	r3, r0
 800986e:	2b00      	cmp	r3, #0
 8009870:	d001      	beq.n	8009876 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8009872:	f000 fcbd 	bl	800a1f0 <Error_Handler>
  }
}
 8009876:	bf00      	nop
 8009878:	3750      	adds	r7, #80	@ 0x50
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
	...

08009880 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b08c      	sub	sp, #48	@ 0x30
 8009884:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8009886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800988a:	2200      	movs	r2, #0
 800988c:	601a      	str	r2, [r3, #0]
 800988e:	605a      	str	r2, [r3, #4]
 8009890:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8009892:	1d3b      	adds	r3, r7, #4
 8009894:	2220      	movs	r2, #32
 8009896:	2100      	movs	r1, #0
 8009898:	4618      	mov	r0, r3
 800989a:	f009 f90d 	bl	8012ab8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800989e:	4b32      	ldr	r3, [pc, #200]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098a0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80098a4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80098a6:	4b30      	ldr	r3, [pc, #192]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098a8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80098ac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80098ae:	4b2e      	ldr	r3, [pc, #184]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098b0:	2200      	movs	r2, #0
 80098b2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80098b4:	4b2c      	ldr	r3, [pc, #176]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098b6:	2200      	movs	r2, #0
 80098b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80098ba:	4b2b      	ldr	r3, [pc, #172]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098bc:	2200      	movs	r2, #0
 80098be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80098c0:	4b29      	ldr	r3, [pc, #164]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80098c6:	4b28      	ldr	r3, [pc, #160]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098c8:	2204      	movs	r2, #4
 80098ca:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80098cc:	4b26      	ldr	r3, [pc, #152]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098ce:	2200      	movs	r2, #0
 80098d0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80098d2:	4b25      	ldr	r3, [pc, #148]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098d4:	2200      	movs	r2, #0
 80098d6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80098d8:	4b23      	ldr	r3, [pc, #140]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098da:	2201      	movs	r2, #1
 80098dc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80098de:	4b22      	ldr	r3, [pc, #136]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80098e6:	4b20      	ldr	r3, [pc, #128]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098e8:	2200      	movs	r2, #0
 80098ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80098ec:	4b1e      	ldr	r3, [pc, #120]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098ee:	2200      	movs	r2, #0
 80098f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80098f2:	4b1d      	ldr	r3, [pc, #116]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80098fa:	4b1b      	ldr	r3, [pc, #108]	@ (8009968 <MX_ADC1_Init+0xe8>)
 80098fc:	2200      	movs	r2, #0
 80098fe:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8009900:	4b19      	ldr	r3, [pc, #100]	@ (8009968 <MX_ADC1_Init+0xe8>)
 8009902:	2200      	movs	r2, #0
 8009904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009908:	4817      	ldr	r0, [pc, #92]	@ (8009968 <MX_ADC1_Init+0xe8>)
 800990a:	f001 fb91 	bl	800b030 <HAL_ADC_Init>
 800990e:	4603      	mov	r3, r0
 8009910:	2b00      	cmp	r3, #0
 8009912:	d001      	beq.n	8009918 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8009914:	f000 fc6c 	bl	800a1f0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8009918:	2300      	movs	r3, #0
 800991a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800991c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009920:	4619      	mov	r1, r3
 8009922:	4811      	ldr	r0, [pc, #68]	@ (8009968 <MX_ADC1_Init+0xe8>)
 8009924:	f002 fc34 	bl	800c190 <HAL_ADCEx_MultiModeConfigChannel>
 8009928:	4603      	mov	r3, r0
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800992e:	f000 fc5f 	bl	800a1f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8009932:	4b0e      	ldr	r3, [pc, #56]	@ (800996c <MX_ADC1_Init+0xec>)
 8009934:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8009936:	2306      	movs	r3, #6
 8009938:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800993a:	2300      	movs	r3, #0
 800993c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800993e:	237f      	movs	r3, #127	@ 0x7f
 8009940:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009942:	2304      	movs	r3, #4
 8009944:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8009946:	2300      	movs	r3, #0
 8009948:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800994a:	1d3b      	adds	r3, r7, #4
 800994c:	4619      	mov	r1, r3
 800994e:	4806      	ldr	r0, [pc, #24]	@ (8009968 <MX_ADC1_Init+0xe8>)
 8009950:	f001 ff22 	bl	800b798 <HAL_ADC_ConfigChannel>
 8009954:	4603      	mov	r3, r0
 8009956:	2b00      	cmp	r3, #0
 8009958:	d001      	beq.n	800995e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800995a:	f000 fc49 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800995e:	bf00      	nop
 8009960:	3730      	adds	r7, #48	@ 0x30
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	20000664 	.word	0x20000664
 800996c:	08600004 	.word	0x08600004

08009970 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b088      	sub	sp, #32
 8009974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8009976:	463b      	mov	r3, r7
 8009978:	2220      	movs	r2, #32
 800997a:	2100      	movs	r1, #0
 800997c:	4618      	mov	r0, r3
 800997e:	f009 f89b 	bl	8012ab8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8009982:	4b2b      	ldr	r3, [pc, #172]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 8009984:	4a2b      	ldr	r2, [pc, #172]	@ (8009a34 <MX_ADC2_Init+0xc4>)
 8009986:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8009988:	4b29      	ldr	r3, [pc, #164]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 800998a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800998e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8009990:	4b27      	ldr	r3, [pc, #156]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 8009992:	2200      	movs	r2, #0
 8009994:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009996:	4b26      	ldr	r3, [pc, #152]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 8009998:	2200      	movs	r2, #0
 800999a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800999c:	4b24      	ldr	r3, [pc, #144]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 800999e:	2200      	movs	r2, #0
 80099a0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80099a2:	4b23      	ldr	r3, [pc, #140]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099a4:	2200      	movs	r2, #0
 80099a6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80099a8:	4b21      	ldr	r3, [pc, #132]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099aa:	2204      	movs	r2, #4
 80099ac:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80099ae:	4b20      	ldr	r3, [pc, #128]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80099b4:	4b1e      	ldr	r3, [pc, #120]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099b6:	2200      	movs	r2, #0
 80099b8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80099ba:	4b1d      	ldr	r3, [pc, #116]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099bc:	2201      	movs	r2, #1
 80099be:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80099c0:	4b1b      	ldr	r3, [pc, #108]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099c2:	2200      	movs	r2, #0
 80099c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80099c8:	4b19      	ldr	r3, [pc, #100]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80099ce:	4b18      	ldr	r3, [pc, #96]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099d0:	2200      	movs	r2, #0
 80099d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80099d4:	4b16      	ldr	r3, [pc, #88]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099d6:	2200      	movs	r2, #0
 80099d8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80099dc:	4b14      	ldr	r3, [pc, #80]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099de:	2200      	movs	r2, #0
 80099e0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80099e2:	4b13      	ldr	r3, [pc, #76]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099e4:	2200      	movs	r2, #0
 80099e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80099ea:	4811      	ldr	r0, [pc, #68]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 80099ec:	f001 fb20 	bl	800b030 <HAL_ADC_Init>
 80099f0:	4603      	mov	r3, r0
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d001      	beq.n	80099fa <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80099f6:	f000 fbfb 	bl	800a1f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80099fa:	4b0f      	ldr	r3, [pc, #60]	@ (8009a38 <MX_ADC2_Init+0xc8>)
 80099fc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80099fe:	2306      	movs	r3, #6
 8009a00:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8009a02:	2300      	movs	r3, #0
 8009a04:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8009a06:	237f      	movs	r3, #127	@ 0x7f
 8009a08:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8009a0a:	2304      	movs	r3, #4
 8009a0c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8009a12:	463b      	mov	r3, r7
 8009a14:	4619      	mov	r1, r3
 8009a16:	4806      	ldr	r0, [pc, #24]	@ (8009a30 <MX_ADC2_Init+0xc0>)
 8009a18:	f001 febe 	bl	800b798 <HAL_ADC_ConfigChannel>
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d001      	beq.n	8009a26 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8009a22:	f000 fbe5 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8009a26:	bf00      	nop
 8009a28:	3720      	adds	r7, #32
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	200006d0 	.word	0x200006d0
 8009a34:	50000100 	.word	0x50000100
 8009a38:	47520000 	.word	0x47520000

08009a3c <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8009a40:	4b23      	ldr	r3, [pc, #140]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a42:	4a24      	ldr	r2, [pc, #144]	@ (8009ad4 <MX_FDCAN2_Init+0x98>)
 8009a44:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8009a46:	4b22      	ldr	r3, [pc, #136]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a48:	2200      	movs	r2, #0
 8009a4a:	605a      	str	r2, [r3, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8009a4c:	4b20      	ldr	r3, [pc, #128]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a4e:	2200      	movs	r2, #0
 8009a50:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8009a52:	4b1f      	ldr	r3, [pc, #124]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a54:	2200      	movs	r2, #0
 8009a56:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8009a58:	4b1d      	ldr	r3, [pc, #116]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8009a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a60:	2200      	movs	r2, #0
 8009a62:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8009a64:	4b1a      	ldr	r3, [pc, #104]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a66:	2200      	movs	r2, #0
 8009a68:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 20;
 8009a6a:	4b19      	ldr	r3, [pc, #100]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a6c:	2214      	movs	r2, #20
 8009a6e:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8009a70:	4b17      	ldr	r3, [pc, #92]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a72:	2201      	movs	r2, #1
 8009a74:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 14;
 8009a76:	4b16      	ldr	r3, [pc, #88]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a78:	220e      	movs	r2, #14
 8009a7a:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8009a7c:	4b14      	ldr	r3, [pc, #80]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a7e:	2202      	movs	r2, #2
 8009a80:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8009a82:	4b13      	ldr	r3, [pc, #76]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a84:	2201      	movs	r2, #1
 8009a86:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8009a88:	4b11      	ldr	r3, [pc, #68]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a8a:	2201      	movs	r2, #1
 8009a8c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8009a8e:	4b10      	ldr	r3, [pc, #64]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a90:	2201      	movs	r2, #1
 8009a92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8009a94:	4b0e      	ldr	r3, [pc, #56]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a96:	2201      	movs	r2, #1
 8009a98:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 1;
 8009a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8009aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8009aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8009aac:	4808      	ldr	r0, [pc, #32]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009aae:	f002 fd87 	bl	800c5c0 <HAL_FDCAN_Init>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d001      	beq.n	8009abc <MX_FDCAN2_Init+0x80>
  {
    Error_Handler();
 8009ab8:	f000 fb9a 	bl	800a1f0 <Error_Handler>
//	{
//		Error_Handler();
//	}

	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(&hfdcan2) != HAL_OK)
 8009abc:	4804      	ldr	r0, [pc, #16]	@ (8009ad0 <MX_FDCAN2_Init+0x94>)
 8009abe:	f002 fed9 	bl	800c874 <HAL_FDCAN_Start>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d001      	beq.n	8009acc <MX_FDCAN2_Init+0x90>
	{
		Error_Handler();
 8009ac8:	f000 fb92 	bl	800a1f0 <Error_Handler>
//	TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
//	TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
//	TxHeader.MessageMarker = 0;
  /* USER CODE END FDCAN2_Init 2 */

}
 8009acc:	bf00      	nop
 8009ace:	bd80      	pop	{r7, pc}
 8009ad0:	2000073c 	.word	0x2000073c
 8009ad4:	40006800 	.word	0x40006800

08009ad8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8009adc:	4b1b      	ldr	r3, [pc, #108]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009ade:	4a1c      	ldr	r2, [pc, #112]	@ (8009b50 <MX_I2C1_Init+0x78>)
 8009ae0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8009ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8009b54 <MX_I2C1_Init+0x7c>)
 8009ae6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8009ae8:	4b18      	ldr	r3, [pc, #96]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009aea:	2200      	movs	r2, #0
 8009aec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009aee:	4b17      	ldr	r3, [pc, #92]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009af0:	2201      	movs	r2, #1
 8009af2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009af4:	4b15      	ldr	r3, [pc, #84]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009af6:	2200      	movs	r2, #0
 8009af8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8009afa:	4b14      	ldr	r3, [pc, #80]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009afc:	2200      	movs	r2, #0
 8009afe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009b00:	4b12      	ldr	r3, [pc, #72]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009b02:	2200      	movs	r2, #0
 8009b04:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009b06:	4b11      	ldr	r3, [pc, #68]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009b08:	2200      	movs	r2, #0
 8009b0a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009b0e:	2200      	movs	r2, #0
 8009b10:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009b12:	480e      	ldr	r0, [pc, #56]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009b14:	f003 fc58 	bl	800d3c8 <HAL_I2C_Init>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d001      	beq.n	8009b22 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8009b1e:	f000 fb67 	bl	800a1f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8009b22:	2100      	movs	r1, #0
 8009b24:	4809      	ldr	r0, [pc, #36]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009b26:	f003 fcea 	bl	800d4fe <HAL_I2CEx_ConfigAnalogFilter>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d001      	beq.n	8009b34 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8009b30:	f000 fb5e 	bl	800a1f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8009b34:	2100      	movs	r1, #0
 8009b36:	4805      	ldr	r0, [pc, #20]	@ (8009b4c <MX_I2C1_Init+0x74>)
 8009b38:	f003 fd2c 	bl	800d594 <HAL_I2CEx_ConfigDigitalFilter>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8009b42:	f000 fb55 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8009b46:	bf00      	nop
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	200007a0 	.word	0x200007a0
 8009b50:	40005400 	.word	0x40005400
 8009b54:	40b285c2 	.word	0x40b285c2

08009b58 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8009b58:	b580      	push	{r7, lr}
 8009b5a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8009b5c:	4b21      	ldr	r3, [pc, #132]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b5e:	4a22      	ldr	r2, [pc, #136]	@ (8009be8 <MX_LPUART1_UART_Init+0x90>)
 8009b60:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8009b62:	4b20      	ldr	r3, [pc, #128]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8009b68:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009b6a:	4b1e      	ldr	r3, [pc, #120]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8009b70:	4b1c      	ldr	r3, [pc, #112]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b72:	2200      	movs	r2, #0
 8009b74:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8009b76:	4b1b      	ldr	r3, [pc, #108]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b78:	2200      	movs	r2, #0
 8009b7a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8009b7c:	4b19      	ldr	r3, [pc, #100]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b7e:	220c      	movs	r2, #12
 8009b80:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009b82:	4b18      	ldr	r3, [pc, #96]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b84:	2200      	movs	r2, #0
 8009b86:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009b88:	4b16      	ldr	r3, [pc, #88]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8009b8e:	4b15      	ldr	r3, [pc, #84]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8009b94:	4b13      	ldr	r3, [pc, #76]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b96:	2200      	movs	r2, #0
 8009b98:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8009b9a:	4812      	ldr	r0, [pc, #72]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009b9c:	f006 fe44 	bl	8010828 <HAL_UART_Init>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d001      	beq.n	8009baa <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8009ba6:	f000 fb23 	bl	800a1f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009baa:	2100      	movs	r1, #0
 8009bac:	480d      	ldr	r0, [pc, #52]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009bae:	f007 fd35 	bl	801161c <HAL_UARTEx_SetTxFifoThreshold>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d001      	beq.n	8009bbc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8009bb8:	f000 fb1a 	bl	800a1f0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	4809      	ldr	r0, [pc, #36]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009bc0:	f007 fd6a 	bl	8011698 <HAL_UARTEx_SetRxFifoThreshold>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d001      	beq.n	8009bce <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8009bca:	f000 fb11 	bl	800a1f0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8009bce:	4805      	ldr	r0, [pc, #20]	@ (8009be4 <MX_LPUART1_UART_Init+0x8c>)
 8009bd0:	f007 fceb 	bl	80115aa <HAL_UARTEx_DisableFifoMode>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d001      	beq.n	8009bde <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8009bda:	f000 fb09 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8009bde:	bf00      	nop
 8009be0:	bd80      	pop	{r7, pc}
 8009be2:	bf00      	nop
 8009be4:	200007f4 	.word	0x200007f4
 8009be8:	40008000 	.word	0x40008000

08009bec <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8009bf0:	4b12      	ldr	r3, [pc, #72]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009bf2:	4a13      	ldr	r2, [pc, #76]	@ (8009c40 <MX_RTC_Init+0x54>)
 8009bf4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8009bf6:	4b11      	ldr	r3, [pc, #68]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8009bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009bfe:	227f      	movs	r2, #127	@ 0x7f
 8009c00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8009c02:	4b0e      	ldr	r3, [pc, #56]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c04:	22ff      	movs	r2, #255	@ 0xff
 8009c06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8009c08:	4b0c      	ldr	r3, [pc, #48]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8009c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8009c14:	4b09      	ldr	r3, [pc, #36]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c16:	2200      	movs	r2, #0
 8009c18:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8009c1a:	4b08      	ldr	r3, [pc, #32]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c1c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009c20:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8009c22:	4b06      	ldr	r3, [pc, #24]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c24:	2200      	movs	r2, #0
 8009c26:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8009c28:	4804      	ldr	r0, [pc, #16]	@ (8009c3c <MX_RTC_Init+0x50>)
 8009c2a:	f004 fd2f 	bl	800e68c <HAL_RTC_Init>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d001      	beq.n	8009c38 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8009c34:	f000 fadc 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8009c38:	bf00      	nop
 8009c3a:	bd80      	pop	{r7, pc}
 8009c3c:	20000888 	.word	0x20000888
 8009c40:	40002800 	.word	0x40002800

08009c44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8009c48:	4b1b      	ldr	r3, [pc, #108]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c4a:	4a1c      	ldr	r2, [pc, #112]	@ (8009cbc <MX_SPI1_Init+0x78>)
 8009c4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8009c4e:	4b1a      	ldr	r3, [pc, #104]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009c54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8009c56:	4b18      	ldr	r3, [pc, #96]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c58:	2200      	movs	r2, #0
 8009c5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8009c5c:	4b16      	ldr	r3, [pc, #88]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c5e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8009c62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c64:	4b14      	ldr	r3, [pc, #80]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c66:	2200      	movs	r2, #0
 8009c68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009c6a:	4b13      	ldr	r3, [pc, #76]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8009c70:	4b11      	ldr	r3, [pc, #68]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009c76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8009c78:	4b0f      	ldr	r3, [pc, #60]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c7a:	2230      	movs	r2, #48	@ 0x30
 8009c7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c80:	2200      	movs	r2, #0
 8009c82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8009c84:	4b0c      	ldr	r3, [pc, #48]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c86:	2200      	movs	r2, #0
 8009c88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009c8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8009c90:	4b09      	ldr	r3, [pc, #36]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c92:	2207      	movs	r2, #7
 8009c94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009c96:	4b08      	ldr	r3, [pc, #32]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c98:	2200      	movs	r2, #0
 8009c9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009c9c:	4b06      	ldr	r3, [pc, #24]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009c9e:	2208      	movs	r2, #8
 8009ca0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8009ca2:	4805      	ldr	r0, [pc, #20]	@ (8009cb8 <MX_SPI1_Init+0x74>)
 8009ca4:	f004 fe0f 	bl	800e8c6 <HAL_SPI_Init>
 8009ca8:	4603      	mov	r3, r0
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d001      	beq.n	8009cb2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8009cae:	f000 fa9f 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8009cb2:	bf00      	nop
 8009cb4:	bd80      	pop	{r7, pc}
 8009cb6:	bf00      	nop
 8009cb8:	200008b0 	.word	0x200008b0
 8009cbc:	40013000 	.word	0x40013000

08009cc0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b098      	sub	sp, #96	@ 0x60
 8009cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009cc6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009cca:	2200      	movs	r2, #0
 8009ccc:	601a      	str	r2, [r3, #0]
 8009cce:	605a      	str	r2, [r3, #4]
 8009cd0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009cd2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	601a      	str	r2, [r3, #0]
 8009cda:	605a      	str	r2, [r3, #4]
 8009cdc:	609a      	str	r2, [r3, #8]
 8009cde:	60da      	str	r2, [r3, #12]
 8009ce0:	611a      	str	r2, [r3, #16]
 8009ce2:	615a      	str	r2, [r3, #20]
 8009ce4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8009ce6:	1d3b      	adds	r3, r7, #4
 8009ce8:	2234      	movs	r2, #52	@ 0x34
 8009cea:	2100      	movs	r1, #0
 8009cec:	4618      	mov	r0, r3
 8009cee:	f008 fee3 	bl	8012ab8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8009cf2:	4b3b      	ldr	r3, [pc, #236]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009cf4:	4a3b      	ldr	r2, [pc, #236]	@ (8009de4 <MX_TIM1_Init+0x124>)
 8009cf6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8009cf8:	4b39      	ldr	r3, [pc, #228]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009cfe:	4b38      	ldr	r3, [pc, #224]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7000;
 8009d04:	4b36      	ldr	r3, [pc, #216]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d06:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8009d0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009d0c:	4b34      	ldr	r3, [pc, #208]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d0e:	2200      	movs	r2, #0
 8009d10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8009d12:	4b33      	ldr	r3, [pc, #204]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d14:	2200      	movs	r2, #0
 8009d16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009d18:	4b31      	ldr	r3, [pc, #196]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8009d1e:	4830      	ldr	r0, [pc, #192]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d20:	f005 fd5d 	bl	800f7de <HAL_TIM_PWM_Init>
 8009d24:	4603      	mov	r3, r0
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d001      	beq.n	8009d2e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8009d2a:	f000 fa61 	bl	800a1f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009d2e:	2300      	movs	r3, #0
 8009d30:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009d32:	2300      	movs	r3, #0
 8009d34:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009d36:	2300      	movs	r3, #0
 8009d38:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8009d3a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009d3e:	4619      	mov	r1, r3
 8009d40:	4827      	ldr	r0, [pc, #156]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d42:	f006 fc47 	bl	80105d4 <HAL_TIMEx_MasterConfigSynchronization>
 8009d46:	4603      	mov	r3, r0
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d001      	beq.n	8009d50 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8009d4c:	f000 fa50 	bl	800a1f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009d50:	2360      	movs	r3, #96	@ 0x60
 8009d52:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8009d54:	2300      	movs	r3, #0
 8009d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009d58:	2300      	movs	r3, #0
 8009d5a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009d60:	2300      	movs	r3, #0
 8009d62:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8009d64:	2300      	movs	r3, #0
 8009d66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8009d6c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009d70:	2200      	movs	r2, #0
 8009d72:	4619      	mov	r1, r3
 8009d74:	481a      	ldr	r0, [pc, #104]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009d76:	f005 fd89 	bl	800f88c <HAL_TIM_PWM_ConfigChannel>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d001      	beq.n	8009d84 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8009d80:	f000 fa36 	bl	800a1f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8009d84:	2300      	movs	r3, #0
 8009d86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8009d90:	2300      	movs	r3, #0
 8009d92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8009d94:	2300      	movs	r3, #0
 8009d96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8009d98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009d9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8009d9e:	2300      	movs	r3, #0
 8009da0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8009da2:	2300      	movs	r3, #0
 8009da4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8009da6:	2300      	movs	r3, #0
 8009da8:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8009daa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009dae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8009db0:	2300      	movs	r3, #0
 8009db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8009db4:	2300      	movs	r3, #0
 8009db6:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8009db8:	2300      	movs	r3, #0
 8009dba:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8009dbc:	1d3b      	adds	r3, r7, #4
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	4807      	ldr	r0, [pc, #28]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009dc2:	f006 fc9d 	bl	8010700 <HAL_TIMEx_ConfigBreakDeadTime>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d001      	beq.n	8009dd0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8009dcc:	f000 fa10 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8009dd0:	4803      	ldr	r0, [pc, #12]	@ (8009de0 <MX_TIM1_Init+0x120>)
 8009dd2:	f000 fcd5 	bl	800a780 <HAL_TIM_MspPostInit>

}
 8009dd6:	bf00      	nop
 8009dd8:	3760      	adds	r7, #96	@ 0x60
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	20000914 	.word	0x20000914
 8009de4:	40012c00 	.word	0x40012c00

08009de8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b088      	sub	sp, #32
 8009dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009dee:	f107 0310 	add.w	r3, r7, #16
 8009df2:	2200      	movs	r2, #0
 8009df4:	601a      	str	r2, [r3, #0]
 8009df6:	605a      	str	r2, [r3, #4]
 8009df8:	609a      	str	r2, [r3, #8]
 8009dfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009dfc:	1d3b      	adds	r3, r7, #4
 8009dfe:	2200      	movs	r2, #0
 8009e00:	601a      	str	r2, [r3, #0]
 8009e02:	605a      	str	r2, [r3, #4]
 8009e04:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8009e06:	4b1e      	ldr	r3, [pc, #120]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e08:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8009e0c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8009e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e10:	22a9      	movs	r2, #169	@ 0xa9
 8009e12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009e14:	4b1a      	ldr	r3, [pc, #104]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e16:	2200      	movs	r2, #0
 8009e18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8009e1a:	4b19      	ldr	r3, [pc, #100]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e1c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8009e20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009e22:	4b17      	ldr	r3, [pc, #92]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e24:	2200      	movs	r2, #0
 8009e26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009e28:	4b15      	ldr	r3, [pc, #84]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e2a:	2200      	movs	r2, #0
 8009e2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8009e2e:	4814      	ldr	r0, [pc, #80]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e30:	f005 fc7e 	bl	800f730 <HAL_TIM_Base_Init>
 8009e34:	4603      	mov	r3, r0
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8009e3a:	f000 f9d9 	bl	800a1f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009e3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009e42:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8009e44:	f107 0310 	add.w	r3, r7, #16
 8009e48:	4619      	mov	r1, r3
 8009e4a:	480d      	ldr	r0, [pc, #52]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e4c:	f005 fe32 	bl	800fab4 <HAL_TIM_ConfigClockSource>
 8009e50:	4603      	mov	r3, r0
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d001      	beq.n	8009e5a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8009e56:	f000 f9cb 	bl	800a1f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8009e62:	1d3b      	adds	r3, r7, #4
 8009e64:	4619      	mov	r1, r3
 8009e66:	4806      	ldr	r0, [pc, #24]	@ (8009e80 <MX_TIM2_Init+0x98>)
 8009e68:	f006 fbb4 	bl	80105d4 <HAL_TIMEx_MasterConfigSynchronization>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d001      	beq.n	8009e76 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8009e72:	f000 f9bd 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8009e76:	bf00      	nop
 8009e78:	3720      	adds	r7, #32
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	20000960 	.word	0x20000960

08009e84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b08a      	sub	sp, #40	@ 0x28
 8009e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009e8a:	f107 031c 	add.w	r3, r7, #28
 8009e8e:	2200      	movs	r2, #0
 8009e90:	601a      	str	r2, [r3, #0]
 8009e92:	605a      	str	r2, [r3, #4]
 8009e94:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8009e96:	463b      	mov	r3, r7
 8009e98:	2200      	movs	r2, #0
 8009e9a:	601a      	str	r2, [r3, #0]
 8009e9c:	605a      	str	r2, [r3, #4]
 8009e9e:	609a      	str	r2, [r3, #8]
 8009ea0:	60da      	str	r2, [r3, #12]
 8009ea2:	611a      	str	r2, [r3, #16]
 8009ea4:	615a      	str	r2, [r3, #20]
 8009ea6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8009ea8:	4b21      	ldr	r3, [pc, #132]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009eaa:	4a22      	ldr	r2, [pc, #136]	@ (8009f34 <MX_TIM3_Init+0xb0>)
 8009eac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8009eae:	4b20      	ldr	r3, [pc, #128]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009eb4:	4b1e      	ldr	r3, [pc, #120]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 6554;
 8009eba:	4b1d      	ldr	r3, [pc, #116]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009ebc:	f641 129a 	movw	r2, #6554	@ 0x199a
 8009ec0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009ec8:	4b19      	ldr	r3, [pc, #100]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009eca:	2200      	movs	r2, #0
 8009ecc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8009ece:	4818      	ldr	r0, [pc, #96]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009ed0:	f005 fc85 	bl	800f7de <HAL_TIM_PWM_Init>
 8009ed4:	4603      	mov	r3, r0
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8009eda:	f000 f989 	bl	800a1f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009ede:	2300      	movs	r3, #0
 8009ee0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8009ee6:	f107 031c 	add.w	r3, r7, #28
 8009eea:	4619      	mov	r1, r3
 8009eec:	4810      	ldr	r0, [pc, #64]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009eee:	f006 fb71 	bl	80105d4 <HAL_TIMEx_MasterConfigSynchronization>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d001      	beq.n	8009efc <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8009ef8:	f000 f97a 	bl	800a1f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8009efc:	2360      	movs	r3, #96	@ 0x60
 8009efe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8009f00:	2300      	movs	r3, #0
 8009f02:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8009f04:	2300      	movs	r3, #0
 8009f06:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8009f08:	2300      	movs	r3, #0
 8009f0a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8009f0c:	463b      	mov	r3, r7
 8009f0e:	220c      	movs	r2, #12
 8009f10:	4619      	mov	r1, r3
 8009f12:	4807      	ldr	r0, [pc, #28]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009f14:	f005 fcba 	bl	800f88c <HAL_TIM_PWM_ConfigChannel>
 8009f18:	4603      	mov	r3, r0
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d001      	beq.n	8009f22 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8009f1e:	f000 f967 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8009f22:	4803      	ldr	r0, [pc, #12]	@ (8009f30 <MX_TIM3_Init+0xac>)
 8009f24:	f000 fc2c 	bl	800a780 <HAL_TIM_MspPostInit>

}
 8009f28:	bf00      	nop
 8009f2a:	3728      	adds	r7, #40	@ 0x28
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	200009ac 	.word	0x200009ac
 8009f34:	40000400 	.word	0x40000400

08009f38 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b088      	sub	sp, #32
 8009f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8009f3e:	f107 0310 	add.w	r3, r7, #16
 8009f42:	2200      	movs	r2, #0
 8009f44:	601a      	str	r2, [r3, #0]
 8009f46:	605a      	str	r2, [r3, #4]
 8009f48:	609a      	str	r2, [r3, #8]
 8009f4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8009f4c:	1d3b      	adds	r3, r7, #4
 8009f4e:	2200      	movs	r2, #0
 8009f50:	601a      	str	r2, [r3, #0]
 8009f52:	605a      	str	r2, [r3, #4]
 8009f54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8009f56:	4b20      	ldr	r3, [pc, #128]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f58:	4a20      	ldr	r2, [pc, #128]	@ (8009fdc <MX_TIM8_Init+0xa4>)
 8009f5a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8009f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f5e:	2200      	movs	r2, #0
 8009f60:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8009f62:	4b1d      	ldr	r3, [pc, #116]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f64:	2200      	movs	r2, #0
 8009f66:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8009f68:	4b1b      	ldr	r3, [pc, #108]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f6a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f6e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8009f70:	4b19      	ldr	r3, [pc, #100]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f72:	2200      	movs	r2, #0
 8009f74:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8009f76:	4b18      	ldr	r3, [pc, #96]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f78:	2200      	movs	r2, #0
 8009f7a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8009f7c:	4b16      	ldr	r3, [pc, #88]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f7e:	2200      	movs	r2, #0
 8009f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8009f82:	4815      	ldr	r0, [pc, #84]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009f84:	f005 fbd4 	bl	800f730 <HAL_TIM_Base_Init>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d001      	beq.n	8009f92 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8009f8e:	f000 f92f 	bl	800a1f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8009f92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009f96:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8009f98:	f107 0310 	add.w	r3, r7, #16
 8009f9c:	4619      	mov	r1, r3
 8009f9e:	480e      	ldr	r0, [pc, #56]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009fa0:	f005 fd88 	bl	800fab4 <HAL_TIM_ConfigClockSource>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d001      	beq.n	8009fae <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8009faa:	f000 f921 	bl	800a1f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8009fba:	1d3b      	adds	r3, r7, #4
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	4806      	ldr	r0, [pc, #24]	@ (8009fd8 <MX_TIM8_Init+0xa0>)
 8009fc0:	f006 fb08 	bl	80105d4 <HAL_TIMEx_MasterConfigSynchronization>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d001      	beq.n	8009fce <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8009fca:	f000 f911 	bl	800a1f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8009fce:	bf00      	nop
 8009fd0:	3720      	adds	r7, #32
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	200009f8 	.word	0x200009f8
 8009fdc:	40013400 	.word	0x40013400

08009fe0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b08a      	sub	sp, #40	@ 0x28
 8009fe4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009fe6:	f107 0314 	add.w	r3, r7, #20
 8009fea:	2200      	movs	r2, #0
 8009fec:	601a      	str	r2, [r3, #0]
 8009fee:	605a      	str	r2, [r3, #4]
 8009ff0:	609a      	str	r2, [r3, #8]
 8009ff2:	60da      	str	r2, [r3, #12]
 8009ff4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009ff6:	4b4e      	ldr	r3, [pc, #312]	@ (800a130 <MX_GPIO_Init+0x150>)
 8009ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ffa:	4a4d      	ldr	r2, [pc, #308]	@ (800a130 <MX_GPIO_Init+0x150>)
 8009ffc:	f043 0304 	orr.w	r3, r3, #4
 800a000:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a002:	4b4b      	ldr	r3, [pc, #300]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a006:	f003 0304 	and.w	r3, r3, #4
 800a00a:	613b      	str	r3, [r7, #16]
 800a00c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800a00e:	4b48      	ldr	r3, [pc, #288]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a012:	4a47      	ldr	r2, [pc, #284]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a014:	f043 0320 	orr.w	r3, r3, #32
 800a018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a01a:	4b45      	ldr	r3, [pc, #276]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a01c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a01e:	f003 0320 	and.w	r3, r3, #32
 800a022:	60fb      	str	r3, [r7, #12]
 800a024:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a026:	4b42      	ldr	r3, [pc, #264]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a02a:	4a41      	ldr	r2, [pc, #260]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a02c:	f043 0301 	orr.w	r3, r3, #1
 800a030:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a032:	4b3f      	ldr	r3, [pc, #252]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	60bb      	str	r3, [r7, #8]
 800a03c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a03e:	4b3c      	ldr	r3, [pc, #240]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a042:	4a3b      	ldr	r2, [pc, #236]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a044:	f043 0302 	orr.w	r3, r3, #2
 800a048:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a04a:	4b39      	ldr	r3, [pc, #228]	@ (800a130 <MX_GPIO_Init+0x150>)
 800a04c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	607b      	str	r3, [r7, #4]
 800a054:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 800a056:	2200      	movs	r2, #0
 800a058:	f640 011c 	movw	r1, #2076	@ 0x81c
 800a05c:	4835      	ldr	r0, [pc, #212]	@ (800a134 <MX_GPIO_Init+0x154>)
 800a05e:	f003 f99b 	bl	800d398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|Cell_Fault_Pin
 800a062:	2200      	movs	r2, #0
 800a064:	f648 0146 	movw	r1, #34886	@ 0x8846
 800a068:	4833      	ldr	r0, [pc, #204]	@ (800a138 <MX_GPIO_Init+0x158>)
 800a06a:	f003 f995 	bl	800d398 <HAL_GPIO_WritePin>
                          |CSB1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CSB_2_GPIO_Port, CSB_2_Pin, GPIO_PIN_SET);
 800a06e:	2201      	movs	r2, #1
 800a070:	2180      	movs	r1, #128	@ 0x80
 800a072:	4830      	ldr	r0, [pc, #192]	@ (800a134 <MX_GPIO_Init+0x154>)
 800a074:	f003 f990 	bl	800d398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W2_GPIO_Port, W2_Pin, GPIO_PIN_SET);
 800a078:	2201      	movs	r2, #1
 800a07a:	2120      	movs	r1, #32
 800a07c:	482e      	ldr	r0, [pc, #184]	@ (800a138 <MX_GPIO_Init+0x158>)
 800a07e:	f003 f98b 	bl	800d398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDC_IN_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin;
 800a082:	2302      	movs	r3, #2
 800a084:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a086:	2300      	movs	r3, #0
 800a088:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a08a:	2301      	movs	r3, #1
 800a08c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDC_IN_GPIO_Port, &GPIO_InitStruct);
 800a08e:	f107 0314 	add.w	r3, r7, #20
 800a092:	4619      	mov	r1, r3
 800a094:	4827      	ldr	r0, [pc, #156]	@ (800a134 <MX_GPIO_Init+0x154>)
 800a096:	f002 ffe5 	bl	800d064 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Enable_Pin Discharge_Enable_Pin POS_AIR_GND_Pin CSB_2_Pin
                           PC11 */
  GPIO_InitStruct.Pin = Charge_Enable_Pin|Discharge_Enable_Pin|POS_AIR_GND_Pin|CSB_2_Pin
 800a09a:	f640 039c 	movw	r3, #2204	@ 0x89c
 800a09e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0ac:	f107 0314 	add.w	r3, r7, #20
 800a0b0:	4619      	mov	r1, r3
 800a0b2:	4820      	ldr	r0, [pc, #128]	@ (800a134 <MX_GPIO_Init+0x154>)
 800a0b4:	f002 ffd6 	bl	800d064 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_Power_Pin Ready_Power_Pin Always_On_Power_Pin */
  GPIO_InitStruct.Pin = Charge_Power_Pin|Ready_Power_Pin|Always_On_Power_Pin;
 800a0b8:	f44f 73b0 	mov.w	r3, #352	@ 0x160
 800a0bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0c6:	f107 0314 	add.w	r3, r7, #20
 800a0ca:	4619      	mov	r1, r3
 800a0cc:	4819      	ldr	r0, [pc, #100]	@ (800a134 <MX_GPIO_Init+0x154>)
 800a0ce:	f002 ffc9 	bl	800d064 <HAL_GPIO_Init>

  /*Configure GPIO pins : Temp_Fault_Pin Precharge_Enable_Pin NEG_AIR_GND_Pin Cell_Fault_Pin
                           W2_Pin CSB1_Pin */
  GPIO_InitStruct.Pin = Temp_Fault_Pin|Precharge_Enable_Pin|NEG_AIR_GND_Pin|Cell_Fault_Pin
 800a0d2:	f648 0366 	movw	r3, #34918	@ 0x8866
 800a0d6:	617b      	str	r3, [r7, #20]
                          |W2_Pin|CSB1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a0d8:	2301      	movs	r3, #1
 800a0da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a0e4:	f107 0314 	add.w	r3, r7, #20
 800a0e8:	4619      	mov	r1, r3
 800a0ea:	4813      	ldr	r0, [pc, #76]	@ (800a138 <MX_GPIO_Init+0x158>)
 800a0ec:	f002 ffba 	bl	800d064 <HAL_GPIO_Init>

  /*Configure GPIO pins : W1_Pin I2_Pin M1_Pin */
  GPIO_InitStruct.Pin = W1_Pin|I2_Pin|M1_Pin;
 800a0f0:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 800a0f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a0fe:	f107 0314 	add.w	r3, r7, #20
 800a102:	4619      	mov	r1, r3
 800a104:	480c      	ldr	r0, [pc, #48]	@ (800a138 <MX_GPIO_Init+0x158>)
 800a106:	f002 ffad 	bl	800d064 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_Pin */
  GPIO_InitStruct.Pin = M2_Pin;
 800a10a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a10e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a110:	2300      	movs	r3, #0
 800a112:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a114:	2300      	movs	r3, #0
 800a116:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(M2_GPIO_Port, &GPIO_InitStruct);
 800a118:	f107 0314 	add.w	r3, r7, #20
 800a11c:	4619      	mov	r1, r3
 800a11e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a122:	f002 ff9f 	bl	800d064 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800a126:	bf00      	nop
 800a128:	3728      	adds	r7, #40	@ 0x28
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}
 800a12e:	bf00      	nop
 800a130:	40021000 	.word	0x40021000
 800a134:	48000800 	.word	0x48000800
 800a138:	48000400 	.word	0x48000400

0800a13c <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b082      	sub	sp, #8
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the LPUART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 800a144:	1d39      	adds	r1, r7, #4
 800a146:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a14a:	2201      	movs	r2, #1
 800a14c:	4803      	ldr	r0, [pc, #12]	@ (800a15c <__io_putchar+0x20>)
 800a14e:	f006 fbbb 	bl	80108c8 <HAL_UART_Transmit>

	return ch;
 800a152:	687b      	ldr	r3, [r7, #4]
}
 800a154:	4618      	mov	r0, r3
 800a156:	3708      	adds	r7, #8
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}
 800a15c:	200007f4 	.word	0x200007f4

0800a160 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 800a160:	b580      	push	{r7, lr}
 800a162:	b082      	sub	sp, #8
 800a164:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 800a166:	2300      	movs	r3, #0
 800a168:	71fb      	strb	r3, [r7, #7]

	/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 800a16a:	4b0b      	ldr	r3, [pc, #44]	@ (800a198 <__io_getchar+0x38>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	2208      	movs	r2, #8
 800a170:	621a      	str	r2, [r3, #32]

	/* Wait for reception of a character on the USART RX line and echo this
	 * character on console */
	HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a172:	1df9      	adds	r1, r7, #7
 800a174:	f04f 33ff 	mov.w	r3, #4294967295
 800a178:	2201      	movs	r2, #1
 800a17a:	4807      	ldr	r0, [pc, #28]	@ (800a198 <__io_getchar+0x38>)
 800a17c:	f006 fc32 	bl	80109e4 <HAL_UART_Receive>
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800a180:	1df9      	adds	r1, r7, #7
 800a182:	f04f 33ff 	mov.w	r3, #4294967295
 800a186:	2201      	movs	r2, #1
 800a188:	4803      	ldr	r0, [pc, #12]	@ (800a198 <__io_getchar+0x38>)
 800a18a:	f006 fb9d 	bl	80108c8 <HAL_UART_Transmit>
	return ch;
 800a18e:	79fb      	ldrb	r3, [r7, #7]
}
 800a190:	4618      	mov	r0, r3
 800a192:	3708      	adds	r7, #8
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}
 800a198:	200007f4 	.word	0x200007f4

0800a19c <HAL_FDCAN_RxFifo0Callback>:

/*placeholder echo function*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b08e      	sub	sp, #56	@ 0x38
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	f003 0301 	and.w	r3, r3, #1
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d01a      	beq.n	800a1e6 <HAL_FDCAN_RxFifo0Callback+0x4a>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 800a1b0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a1b4:	f107 0208 	add.w	r2, r7, #8
 800a1b8:	2140      	movs	r1, #64	@ 0x40
 800a1ba:	6878      	ldr	r0, [r7, #4]
 800a1bc:	f002 fbc6 	bl	800c94c <HAL_FDCAN_GetRxMessage>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d002      	beq.n	800a1cc <HAL_FDCAN_RxFifo0Callback+0x30>
		{
			Error_Handler();
 800a1c6:	f000 f813 	bl	800a1f0 <Error_Handler>
			return;
 800a1ca:	e00c      	b.n	800a1e6 <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, localRxData) != HAL_OK)
 800a1cc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	4906      	ldr	r1, [pc, #24]	@ (800a1ec <HAL_FDCAN_RxFifo0Callback+0x50>)
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f002 fb75 	bl	800c8c4 <HAL_FDCAN_AddMessageToTxFifoQ>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d002      	beq.n	800a1e6 <HAL_FDCAN_RxFifo0Callback+0x4a>
		{
			Error_Handler();
 800a1e0:	f000 f806 	bl	800a1f0 <Error_Handler>
			return;
 800a1e4:	bf00      	nop
		}
	}
}
 800a1e6:	3738      	adds	r7, #56	@ 0x38
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}
 800a1ec:	20000a44 	.word	0x20000a44

0800a1f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800a1f4:	b672      	cpsid	i
}
 800a1f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800a1f8:	bf00      	nop
 800a1fa:	e7fd      	b.n	800a1f8 <Error_Handler+0x8>

0800a1fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b082      	sub	sp, #8
 800a200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a202:	4b0f      	ldr	r3, [pc, #60]	@ (800a240 <HAL_MspInit+0x44>)
 800a204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a206:	4a0e      	ldr	r2, [pc, #56]	@ (800a240 <HAL_MspInit+0x44>)
 800a208:	f043 0301 	orr.w	r3, r3, #1
 800a20c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a20e:	4b0c      	ldr	r3, [pc, #48]	@ (800a240 <HAL_MspInit+0x44>)
 800a210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a212:	f003 0301 	and.w	r3, r3, #1
 800a216:	607b      	str	r3, [r7, #4]
 800a218:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a21a:	4b09      	ldr	r3, [pc, #36]	@ (800a240 <HAL_MspInit+0x44>)
 800a21c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a21e:	4a08      	ldr	r2, [pc, #32]	@ (800a240 <HAL_MspInit+0x44>)
 800a220:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a224:	6593      	str	r3, [r2, #88]	@ 0x58
 800a226:	4b06      	ldr	r3, [pc, #24]	@ (800a240 <HAL_MspInit+0x44>)
 800a228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a22a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a22e:	603b      	str	r3, [r7, #0]
 800a230:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800a232:	f003 fa9f 	bl	800d774 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a236:	bf00      	nop
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	40021000 	.word	0x40021000

0800a244 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b0a0      	sub	sp, #128	@ 0x80
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a24c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a250:	2200      	movs	r2, #0
 800a252:	601a      	str	r2, [r3, #0]
 800a254:	605a      	str	r2, [r3, #4]
 800a256:	609a      	str	r2, [r3, #8]
 800a258:	60da      	str	r2, [r3, #12]
 800a25a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a25c:	f107 0318 	add.w	r3, r7, #24
 800a260:	2254      	movs	r2, #84	@ 0x54
 800a262:	2100      	movs	r1, #0
 800a264:	4618      	mov	r0, r3
 800a266:	f008 fc27 	bl	8012ab8 <memset>
  if(hadc->Instance==ADC1)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a272:	d13e      	bne.n	800a2f2 <HAL_ADC_MspInit+0xae>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800a274:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a278:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800a27a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a27e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a280:	f107 0318 	add.w	r3, r7, #24
 800a284:	4618      	mov	r0, r3
 800a286:	f003 ffb3 	bl	800e1f0 <HAL_RCCEx_PeriphCLKConfig>
 800a28a:	4603      	mov	r3, r0
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d001      	beq.n	800a294 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800a290:	f7ff ffae 	bl	800a1f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800a294:	4b3a      	ldr	r3, [pc, #232]	@ (800a380 <HAL_ADC_MspInit+0x13c>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	3301      	adds	r3, #1
 800a29a:	4a39      	ldr	r2, [pc, #228]	@ (800a380 <HAL_ADC_MspInit+0x13c>)
 800a29c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800a29e:	4b38      	ldr	r3, [pc, #224]	@ (800a380 <HAL_ADC_MspInit+0x13c>)
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d10b      	bne.n	800a2be <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800a2a6:	4b37      	ldr	r3, [pc, #220]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a2a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2aa:	4a36      	ldr	r2, [pc, #216]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a2ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a2b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2b2:	4b34      	ldr	r3, [pc, #208]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a2b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a2ba:	617b      	str	r3, [r7, #20]
 800a2bc:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a2be:	4b31      	ldr	r3, [pc, #196]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a2c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2c2:	4a30      	ldr	r2, [pc, #192]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a2c4:	f043 0301 	orr.w	r3, r3, #1
 800a2c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a2ca:	4b2e      	ldr	r3, [pc, #184]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a2cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	613b      	str	r3, [r7, #16]
 800a2d4:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = Current_Sensor_Low_Pin;
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a2da:	2303      	movs	r3, #3
 800a2dc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_Sensor_Low_GPIO_Port, &GPIO_InitStruct);
 800a2e2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a2e6:	4619      	mov	r1, r3
 800a2e8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a2ec:	f002 feba 	bl	800d064 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 800a2f0:	e042      	b.n	800a378 <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a24      	ldr	r2, [pc, #144]	@ (800a388 <HAL_ADC_MspInit+0x144>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d13d      	bne.n	800a378 <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800a2fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a300:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800a302:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800a306:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a308:	f107 0318 	add.w	r3, r7, #24
 800a30c:	4618      	mov	r0, r3
 800a30e:	f003 ff6f 	bl	800e1f0 <HAL_RCCEx_PeriphCLKConfig>
 800a312:	4603      	mov	r3, r0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d001      	beq.n	800a31c <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 800a318:	f7ff ff6a 	bl	800a1f0 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800a31c:	4b18      	ldr	r3, [pc, #96]	@ (800a380 <HAL_ADC_MspInit+0x13c>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	3301      	adds	r3, #1
 800a322:	4a17      	ldr	r2, [pc, #92]	@ (800a380 <HAL_ADC_MspInit+0x13c>)
 800a324:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800a326:	4b16      	ldr	r3, [pc, #88]	@ (800a380 <HAL_ADC_MspInit+0x13c>)
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	2b01      	cmp	r3, #1
 800a32c:	d10b      	bne.n	800a346 <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800a32e:	4b15      	ldr	r3, [pc, #84]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a332:	4a14      	ldr	r2, [pc, #80]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a334:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a33a:	4b12      	ldr	r3, [pc, #72]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a33c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a33e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a342:	60fb      	str	r3, [r7, #12]
 800a344:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a346:	4b0f      	ldr	r3, [pc, #60]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a34a:	4a0e      	ldr	r2, [pc, #56]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a34c:	f043 0301 	orr.w	r3, r3, #1
 800a350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a352:	4b0c      	ldr	r3, [pc, #48]	@ (800a384 <HAL_ADC_MspInit+0x140>)
 800a354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	60bb      	str	r3, [r7, #8]
 800a35c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Current_Sensor_High_Pin;
 800a35e:	2310      	movs	r3, #16
 800a360:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a362:	2303      	movs	r3, #3
 800a364:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a366:	2300      	movs	r3, #0
 800a368:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(Current_Sensor_High_GPIO_Port, &GPIO_InitStruct);
 800a36a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800a36e:	4619      	mov	r1, r3
 800a370:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a374:	f002 fe76 	bl	800d064 <HAL_GPIO_Init>
}
 800a378:	bf00      	nop
 800a37a:	3780      	adds	r7, #128	@ 0x80
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd80      	pop	{r7, pc}
 800a380:	20000bb8 	.word	0x20000bb8
 800a384:	40021000 	.word	0x40021000
 800a388:	50000100 	.word	0x50000100

0800a38c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800a38c:	b580      	push	{r7, lr}
 800a38e:	b09e      	sub	sp, #120	@ 0x78
 800a390:	af00      	add	r7, sp, #0
 800a392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a394:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a398:	2200      	movs	r2, #0
 800a39a:	601a      	str	r2, [r3, #0]
 800a39c:	605a      	str	r2, [r3, #4]
 800a39e:	609a      	str	r2, [r3, #8]
 800a3a0:	60da      	str	r2, [r3, #12]
 800a3a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a3a4:	f107 0310 	add.w	r3, r7, #16
 800a3a8:	2254      	movs	r2, #84	@ 0x54
 800a3aa:	2100      	movs	r1, #0
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	f008 fb83 	bl	8012ab8 <memset>
  if(hfdcan->Instance==FDCAN2)
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a24      	ldr	r2, [pc, #144]	@ (800a448 <HAL_FDCAN_MspInit+0xbc>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d140      	bne.n	800a43e <HAL_FDCAN_MspInit+0xb2>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800a3bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a3c0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800a3c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a3c6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a3c8:	f107 0310 	add.w	r3, r7, #16
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f003 ff0f 	bl	800e1f0 <HAL_RCCEx_PeriphCLKConfig>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d001      	beq.n	800a3dc <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 800a3d8:	f7ff ff0a 	bl	800a1f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800a3dc:	4b1b      	ldr	r3, [pc, #108]	@ (800a44c <HAL_FDCAN_MspInit+0xc0>)
 800a3de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3e0:	4a1a      	ldr	r2, [pc, #104]	@ (800a44c <HAL_FDCAN_MspInit+0xc0>)
 800a3e2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a3e6:	6593      	str	r3, [r2, #88]	@ 0x58
 800a3e8:	4b18      	ldr	r3, [pc, #96]	@ (800a44c <HAL_FDCAN_MspInit+0xc0>)
 800a3ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a3f0:	60fb      	str	r3, [r7, #12]
 800a3f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a3f4:	4b15      	ldr	r3, [pc, #84]	@ (800a44c <HAL_FDCAN_MspInit+0xc0>)
 800a3f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3f8:	4a14      	ldr	r2, [pc, #80]	@ (800a44c <HAL_FDCAN_MspInit+0xc0>)
 800a3fa:	f043 0302 	orr.w	r3, r3, #2
 800a3fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a400:	4b12      	ldr	r3, [pc, #72]	@ (800a44c <HAL_FDCAN_MspInit+0xc0>)
 800a402:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	60bb      	str	r3, [r7, #8]
 800a40a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800a40c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800a410:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a412:	2302      	movs	r3, #2
 800a414:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a416:	2300      	movs	r3, #0
 800a418:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a41a:	2303      	movs	r3, #3
 800a41c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800a41e:	2309      	movs	r3, #9
 800a420:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a422:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a426:	4619      	mov	r1, r3
 800a428:	4809      	ldr	r0, [pc, #36]	@ (800a450 <HAL_FDCAN_MspInit+0xc4>)
 800a42a:	f002 fe1b 	bl	800d064 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 0, 0);
 800a42e:	2200      	movs	r2, #0
 800a430:	2100      	movs	r1, #0
 800a432:	2056      	movs	r0, #86	@ 0x56
 800a434:	f002 f88f 	bl	800c556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800a438:	2056      	movs	r0, #86	@ 0x56
 800a43a:	f002 f8a6 	bl	800c58a <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 800a43e:	bf00      	nop
 800a440:	3778      	adds	r7, #120	@ 0x78
 800a442:	46bd      	mov	sp, r7
 800a444:	bd80      	pop	{r7, pc}
 800a446:	bf00      	nop
 800a448:	40006800 	.word	0x40006800
 800a44c:	40021000 	.word	0x40021000
 800a450:	48000400 	.word	0x48000400

0800a454 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b09e      	sub	sp, #120	@ 0x78
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a45c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a460:	2200      	movs	r2, #0
 800a462:	601a      	str	r2, [r3, #0]
 800a464:	605a      	str	r2, [r3, #4]
 800a466:	609a      	str	r2, [r3, #8]
 800a468:	60da      	str	r2, [r3, #12]
 800a46a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a46c:	f107 0310 	add.w	r3, r7, #16
 800a470:	2254      	movs	r2, #84	@ 0x54
 800a472:	2100      	movs	r1, #0
 800a474:	4618      	mov	r0, r3
 800a476:	f008 fb1f 	bl	8012ab8 <memset>
  if(hi2c->Instance==I2C1)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a1f      	ldr	r2, [pc, #124]	@ (800a4fc <HAL_I2C_MspInit+0xa8>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d136      	bne.n	800a4f2 <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800a484:	2340      	movs	r3, #64	@ 0x40
 800a486:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800a488:	2300      	movs	r3, #0
 800a48a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a48c:	f107 0310 	add.w	r3, r7, #16
 800a490:	4618      	mov	r0, r3
 800a492:	f003 fead 	bl	800e1f0 <HAL_RCCEx_PeriphCLKConfig>
 800a496:	4603      	mov	r3, r0
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d001      	beq.n	800a4a0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800a49c:	f7ff fea8 	bl	800a1f0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a4a0:	4b17      	ldr	r3, [pc, #92]	@ (800a500 <HAL_I2C_MspInit+0xac>)
 800a4a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4a4:	4a16      	ldr	r2, [pc, #88]	@ (800a500 <HAL_I2C_MspInit+0xac>)
 800a4a6:	f043 0302 	orr.w	r3, r3, #2
 800a4aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a4ac:	4b14      	ldr	r3, [pc, #80]	@ (800a500 <HAL_I2C_MspInit+0xac>)
 800a4ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4b0:	f003 0302 	and.w	r3, r3, #2
 800a4b4:	60fb      	str	r3, [r7, #12]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800a4b8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800a4bc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a4be:	2312      	movs	r3, #18
 800a4c0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a4ca:	2304      	movs	r3, #4
 800a4cc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a4ce:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	480b      	ldr	r0, [pc, #44]	@ (800a504 <HAL_I2C_MspInit+0xb0>)
 800a4d6:	f002 fdc5 	bl	800d064 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a4da:	4b09      	ldr	r3, [pc, #36]	@ (800a500 <HAL_I2C_MspInit+0xac>)
 800a4dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4de:	4a08      	ldr	r2, [pc, #32]	@ (800a500 <HAL_I2C_MspInit+0xac>)
 800a4e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a4e4:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4e6:	4b06      	ldr	r3, [pc, #24]	@ (800a500 <HAL_I2C_MspInit+0xac>)
 800a4e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a4ee:	60bb      	str	r3, [r7, #8]
 800a4f0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800a4f2:	bf00      	nop
 800a4f4:	3778      	adds	r7, #120	@ 0x78
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop
 800a4fc:	40005400 	.word	0x40005400
 800a500:	40021000 	.word	0x40021000
 800a504:	48000400 	.word	0x48000400

0800a508 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b09e      	sub	sp, #120	@ 0x78
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a510:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a514:	2200      	movs	r2, #0
 800a516:	601a      	str	r2, [r3, #0]
 800a518:	605a      	str	r2, [r3, #4]
 800a51a:	609a      	str	r2, [r3, #8]
 800a51c:	60da      	str	r2, [r3, #12]
 800a51e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a520:	f107 0310 	add.w	r3, r7, #16
 800a524:	2254      	movs	r2, #84	@ 0x54
 800a526:	2100      	movs	r1, #0
 800a528:	4618      	mov	r0, r3
 800a52a:	f008 fac5 	bl	8012ab8 <memset>
  if(huart->Instance==LPUART1)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	4a1f      	ldr	r2, [pc, #124]	@ (800a5b0 <HAL_UART_MspInit+0xa8>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d136      	bne.n	800a5a6 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800a538:	2320      	movs	r3, #32
 800a53a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800a53c:	2300      	movs	r3, #0
 800a53e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a540:	f107 0310 	add.w	r3, r7, #16
 800a544:	4618      	mov	r0, r3
 800a546:	f003 fe53 	bl	800e1f0 <HAL_RCCEx_PeriphCLKConfig>
 800a54a:	4603      	mov	r3, r0
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d001      	beq.n	800a554 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a550:	f7ff fe4e 	bl	800a1f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800a554:	4b17      	ldr	r3, [pc, #92]	@ (800a5b4 <HAL_UART_MspInit+0xac>)
 800a556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a558:	4a16      	ldr	r2, [pc, #88]	@ (800a5b4 <HAL_UART_MspInit+0xac>)
 800a55a:	f043 0301 	orr.w	r3, r3, #1
 800a55e:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800a560:	4b14      	ldr	r3, [pc, #80]	@ (800a5b4 <HAL_UART_MspInit+0xac>)
 800a562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a564:	f003 0301 	and.w	r3, r3, #1
 800a568:	60fb      	str	r3, [r7, #12]
 800a56a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a56c:	4b11      	ldr	r3, [pc, #68]	@ (800a5b4 <HAL_UART_MspInit+0xac>)
 800a56e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a570:	4a10      	ldr	r2, [pc, #64]	@ (800a5b4 <HAL_UART_MspInit+0xac>)
 800a572:	f043 0301 	orr.w	r3, r3, #1
 800a576:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a578:	4b0e      	ldr	r3, [pc, #56]	@ (800a5b4 <HAL_UART_MspInit+0xac>)
 800a57a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a57c:	f003 0301 	and.w	r3, r3, #1
 800a580:	60bb      	str	r3, [r7, #8]
 800a582:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800a584:	230c      	movs	r3, #12
 800a586:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a588:	2302      	movs	r3, #2
 800a58a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a58c:	2300      	movs	r3, #0
 800a58e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a590:	2300      	movs	r3, #0
 800a592:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800a594:	230c      	movs	r3, #12
 800a596:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a598:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a59c:	4619      	mov	r1, r3
 800a59e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a5a2:	f002 fd5f 	bl	800d064 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 800a5a6:	bf00      	nop
 800a5a8:	3778      	adds	r7, #120	@ 0x78
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}
 800a5ae:	bf00      	nop
 800a5b0:	40008000 	.word	0x40008000
 800a5b4:	40021000 	.word	0x40021000

0800a5b8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b098      	sub	sp, #96	@ 0x60
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a5c0:	f107 030c 	add.w	r3, r7, #12
 800a5c4:	2254      	movs	r2, #84	@ 0x54
 800a5c6:	2100      	movs	r1, #0
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	f008 fa75 	bl	8012ab8 <memset>
  if(hrtc->Instance==RTC)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a15      	ldr	r2, [pc, #84]	@ (800a628 <HAL_RTC_MspInit+0x70>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d123      	bne.n	800a620 <HAL_RTC_MspInit+0x68>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a5d8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a5dc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800a5de:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a5e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a5e4:	f107 030c 	add.w	r3, r7, #12
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	f003 fe01 	bl	800e1f0 <HAL_RCCEx_PeriphCLKConfig>
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d001      	beq.n	800a5f8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800a5f4:	f7ff fdfc 	bl	800a1f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800a5f8:	4b0c      	ldr	r3, [pc, #48]	@ (800a62c <HAL_RTC_MspInit+0x74>)
 800a5fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a5fe:	4a0b      	ldr	r2, [pc, #44]	@ (800a62c <HAL_RTC_MspInit+0x74>)
 800a600:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a604:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 800a608:	4b08      	ldr	r3, [pc, #32]	@ (800a62c <HAL_RTC_MspInit+0x74>)
 800a60a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a60c:	4a07      	ldr	r2, [pc, #28]	@ (800a62c <HAL_RTC_MspInit+0x74>)
 800a60e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a612:	6593      	str	r3, [r2, #88]	@ 0x58
 800a614:	4b05      	ldr	r3, [pc, #20]	@ (800a62c <HAL_RTC_MspInit+0x74>)
 800a616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a61c:	60bb      	str	r3, [r7, #8]
 800a61e:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800a620:	bf00      	nop
 800a622:	3760      	adds	r7, #96	@ 0x60
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	40002800 	.word	0x40002800
 800a62c:	40021000 	.word	0x40021000

0800a630 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b08a      	sub	sp, #40	@ 0x28
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a638:	f107 0314 	add.w	r3, r7, #20
 800a63c:	2200      	movs	r2, #0
 800a63e:	601a      	str	r2, [r3, #0]
 800a640:	605a      	str	r2, [r3, #4]
 800a642:	609a      	str	r2, [r3, #8]
 800a644:	60da      	str	r2, [r3, #12]
 800a646:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	4a17      	ldr	r2, [pc, #92]	@ (800a6ac <HAL_SPI_MspInit+0x7c>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d128      	bne.n	800a6a4 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800a652:	4b17      	ldr	r3, [pc, #92]	@ (800a6b0 <HAL_SPI_MspInit+0x80>)
 800a654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a656:	4a16      	ldr	r2, [pc, #88]	@ (800a6b0 <HAL_SPI_MspInit+0x80>)
 800a658:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a65c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a65e:	4b14      	ldr	r3, [pc, #80]	@ (800a6b0 <HAL_SPI_MspInit+0x80>)
 800a660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a662:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a666:	613b      	str	r3, [r7, #16]
 800a668:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a66a:	4b11      	ldr	r3, [pc, #68]	@ (800a6b0 <HAL_SPI_MspInit+0x80>)
 800a66c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a66e:	4a10      	ldr	r2, [pc, #64]	@ (800a6b0 <HAL_SPI_MspInit+0x80>)
 800a670:	f043 0301 	orr.w	r3, r3, #1
 800a674:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a676:	4b0e      	ldr	r3, [pc, #56]	@ (800a6b0 <HAL_SPI_MspInit+0x80>)
 800a678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a67a:	f003 0301 	and.w	r3, r3, #1
 800a67e:	60fb      	str	r3, [r7, #12]
 800a680:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800a682:	23e0      	movs	r3, #224	@ 0xe0
 800a684:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a686:	2302      	movs	r3, #2
 800a688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a68a:	2300      	movs	r3, #0
 800a68c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a68e:	2300      	movs	r3, #0
 800a690:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a692:	2305      	movs	r3, #5
 800a694:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a696:	f107 0314 	add.w	r3, r7, #20
 800a69a:	4619      	mov	r1, r3
 800a69c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a6a0:	f002 fce0 	bl	800d064 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800a6a4:	bf00      	nop
 800a6a6:	3728      	adds	r7, #40	@ 0x28
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}
 800a6ac:	40013000 	.word	0x40013000
 800a6b0:	40021000 	.word	0x40021000

0800a6b4 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b085      	sub	sp, #20
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a13      	ldr	r2, [pc, #76]	@ (800a710 <HAL_TIM_PWM_MspInit+0x5c>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d10c      	bne.n	800a6e0 <HAL_TIM_PWM_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a6c6:	4b13      	ldr	r3, [pc, #76]	@ (800a714 <HAL_TIM_PWM_MspInit+0x60>)
 800a6c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6ca:	4a12      	ldr	r2, [pc, #72]	@ (800a714 <HAL_TIM_PWM_MspInit+0x60>)
 800a6cc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800a6d0:	6613      	str	r3, [r2, #96]	@ 0x60
 800a6d2:	4b10      	ldr	r3, [pc, #64]	@ (800a714 <HAL_TIM_PWM_MspInit+0x60>)
 800a6d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a6d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a6da:	60fb      	str	r3, [r7, #12]
 800a6dc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 800a6de:	e010      	b.n	800a702 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4a0c      	ldr	r2, [pc, #48]	@ (800a718 <HAL_TIM_PWM_MspInit+0x64>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d10b      	bne.n	800a702 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800a6ea:	4b0a      	ldr	r3, [pc, #40]	@ (800a714 <HAL_TIM_PWM_MspInit+0x60>)
 800a6ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6ee:	4a09      	ldr	r2, [pc, #36]	@ (800a714 <HAL_TIM_PWM_MspInit+0x60>)
 800a6f0:	f043 0302 	orr.w	r3, r3, #2
 800a6f4:	6593      	str	r3, [r2, #88]	@ 0x58
 800a6f6:	4b07      	ldr	r3, [pc, #28]	@ (800a714 <HAL_TIM_PWM_MspInit+0x60>)
 800a6f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a6fa:	f003 0302 	and.w	r3, r3, #2
 800a6fe:	60bb      	str	r3, [r7, #8]
 800a700:	68bb      	ldr	r3, [r7, #8]
}
 800a702:	bf00      	nop
 800a704:	3714      	adds	r7, #20
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr
 800a70e:	bf00      	nop
 800a710:	40012c00 	.word	0x40012c00
 800a714:	40021000 	.word	0x40021000
 800a718:	40000400 	.word	0x40000400

0800a71c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a71c:	b480      	push	{r7}
 800a71e:	b085      	sub	sp, #20
 800a720:	af00      	add	r7, sp, #0
 800a722:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a72c:	d10c      	bne.n	800a748 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a72e:	4b12      	ldr	r3, [pc, #72]	@ (800a778 <HAL_TIM_Base_MspInit+0x5c>)
 800a730:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a732:	4a11      	ldr	r2, [pc, #68]	@ (800a778 <HAL_TIM_Base_MspInit+0x5c>)
 800a734:	f043 0301 	orr.w	r3, r3, #1
 800a738:	6593      	str	r3, [r2, #88]	@ 0x58
 800a73a:	4b0f      	ldr	r3, [pc, #60]	@ (800a778 <HAL_TIM_Base_MspInit+0x5c>)
 800a73c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a73e:	f003 0301 	and.w	r3, r3, #1
 800a742:	60fb      	str	r3, [r7, #12]
 800a744:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 800a746:	e010      	b.n	800a76a <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM8)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a0b      	ldr	r2, [pc, #44]	@ (800a77c <HAL_TIM_Base_MspInit+0x60>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d10b      	bne.n	800a76a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a752:	4b09      	ldr	r3, [pc, #36]	@ (800a778 <HAL_TIM_Base_MspInit+0x5c>)
 800a754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a756:	4a08      	ldr	r2, [pc, #32]	@ (800a778 <HAL_TIM_Base_MspInit+0x5c>)
 800a758:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a75c:	6613      	str	r3, [r2, #96]	@ 0x60
 800a75e:	4b06      	ldr	r3, [pc, #24]	@ (800a778 <HAL_TIM_Base_MspInit+0x5c>)
 800a760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a762:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a766:	60bb      	str	r3, [r7, #8]
 800a768:	68bb      	ldr	r3, [r7, #8]
}
 800a76a:	bf00      	nop
 800a76c:	3714      	adds	r7, #20
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
 800a776:	bf00      	nop
 800a778:	40021000 	.word	0x40021000
 800a77c:	40013400 	.word	0x40013400

0800a780 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b08a      	sub	sp, #40	@ 0x28
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a788:	f107 0314 	add.w	r3, r7, #20
 800a78c:	2200      	movs	r2, #0
 800a78e:	601a      	str	r2, [r3, #0]
 800a790:	605a      	str	r2, [r3, #4]
 800a792:	609a      	str	r2, [r3, #8]
 800a794:	60da      	str	r2, [r3, #12]
 800a796:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a22      	ldr	r2, [pc, #136]	@ (800a828 <HAL_TIM_MspPostInit+0xa8>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d11d      	bne.n	800a7de <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a7a2:	4b22      	ldr	r3, [pc, #136]	@ (800a82c <HAL_TIM_MspPostInit+0xac>)
 800a7a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7a6:	4a21      	ldr	r2, [pc, #132]	@ (800a82c <HAL_TIM_MspPostInit+0xac>)
 800a7a8:	f043 0304 	orr.w	r3, r3, #4
 800a7ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a7ae:	4b1f      	ldr	r3, [pc, #124]	@ (800a82c <HAL_TIM_MspPostInit+0xac>)
 800a7b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7b2:	f003 0304 	and.w	r3, r3, #4
 800a7b6:	613b      	str	r3, [r7, #16]
 800a7b8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC13     ------> TIM1_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800a7ba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a7be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7c0:	2302      	movs	r3, #2
 800a7c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800a7cc:	2304      	movs	r3, #4
 800a7ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a7d0:	f107 0314 	add.w	r3, r7, #20
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	4816      	ldr	r0, [pc, #88]	@ (800a830 <HAL_TIM_MspPostInit+0xb0>)
 800a7d8:	f002 fc44 	bl	800d064 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800a7dc:	e020      	b.n	800a820 <HAL_TIM_MspPostInit+0xa0>
  else if(htim->Instance==TIM3)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a14      	ldr	r2, [pc, #80]	@ (800a834 <HAL_TIM_MspPostInit+0xb4>)
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	d11b      	bne.n	800a820 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a7e8:	4b10      	ldr	r3, [pc, #64]	@ (800a82c <HAL_TIM_MspPostInit+0xac>)
 800a7ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7ec:	4a0f      	ldr	r2, [pc, #60]	@ (800a82c <HAL_TIM_MspPostInit+0xac>)
 800a7ee:	f043 0302 	orr.w	r3, r3, #2
 800a7f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a7f4:	4b0d      	ldr	r3, [pc, #52]	@ (800a82c <HAL_TIM_MspPostInit+0xac>)
 800a7f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7f8:	f003 0302 	and.w	r3, r3, #2
 800a7fc:	60fb      	str	r3, [r7, #12]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800a800:	2380      	movs	r3, #128	@ 0x80
 800a802:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a804:	2302      	movs	r3, #2
 800a806:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a808:	2300      	movs	r3, #0
 800a80a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a80c:	2300      	movs	r3, #0
 800a80e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 800a810:	230a      	movs	r3, #10
 800a812:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a814:	f107 0314 	add.w	r3, r7, #20
 800a818:	4619      	mov	r1, r3
 800a81a:	4807      	ldr	r0, [pc, #28]	@ (800a838 <HAL_TIM_MspPostInit+0xb8>)
 800a81c:	f002 fc22 	bl	800d064 <HAL_GPIO_Init>
}
 800a820:	bf00      	nop
 800a822:	3728      	adds	r7, #40	@ 0x28
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}
 800a828:	40012c00 	.word	0x40012c00
 800a82c:	40021000 	.word	0x40021000
 800a830:	48000800 	.word	0x48000800
 800a834:	40000400 	.word	0x40000400
 800a838:	48000400 	.word	0x48000400

0800a83c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a83c:	b480      	push	{r7}
 800a83e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a840:	bf00      	nop
 800a842:	e7fd      	b.n	800a840 <NMI_Handler+0x4>

0800a844 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a844:	b480      	push	{r7}
 800a846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a848:	bf00      	nop
 800a84a:	e7fd      	b.n	800a848 <HardFault_Handler+0x4>

0800a84c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a84c:	b480      	push	{r7}
 800a84e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a850:	bf00      	nop
 800a852:	e7fd      	b.n	800a850 <MemManage_Handler+0x4>

0800a854 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a854:	b480      	push	{r7}
 800a856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a858:	bf00      	nop
 800a85a:	e7fd      	b.n	800a858 <BusFault_Handler+0x4>

0800a85c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a85c:	b480      	push	{r7}
 800a85e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a860:	bf00      	nop
 800a862:	e7fd      	b.n	800a860 <UsageFault_Handler+0x4>

0800a864 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a864:	b480      	push	{r7}
 800a866:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a868:	bf00      	nop
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr

0800a872 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a872:	b480      	push	{r7}
 800a874:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a876:	bf00      	nop
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a880:	b480      	push	{r7}
 800a882:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a884:	bf00      	nop
 800a886:	46bd      	mov	sp, r7
 800a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88c:	4770      	bx	lr

0800a88e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a892:	f000 f961 	bl	800ab58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a896:	bf00      	nop
 800a898:	bd80      	pop	{r7, pc}
	...

0800a89c <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 800a8a0:	4802      	ldr	r0, [pc, #8]	@ (800a8ac <FDCAN2_IT0_IRQHandler+0x10>)
 800a8a2:	f002 f95b 	bl	800cb5c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 800a8a6:	bf00      	nop
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	2000073c 	.word	0x2000073c

0800a8b0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a8b0:	b480      	push	{r7}
 800a8b2:	af00      	add	r7, sp, #0
  return 1;
 800a8b4:	2301      	movs	r3, #1
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr

0800a8c0 <_kill>:

int _kill(int pid, int sig)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b082      	sub	sp, #8
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	6078      	str	r0, [r7, #4]
 800a8c8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a8ca:	f008 f957 	bl	8012b7c <__errno>
 800a8ce:	4603      	mov	r3, r0
 800a8d0:	2216      	movs	r2, #22
 800a8d2:	601a      	str	r2, [r3, #0]
  return -1;
 800a8d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3708      	adds	r7, #8
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <_exit>:

void _exit (int status)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a8e8:	f04f 31ff 	mov.w	r1, #4294967295
 800a8ec:	6878      	ldr	r0, [r7, #4]
 800a8ee:	f7ff ffe7 	bl	800a8c0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800a8f2:	bf00      	nop
 800a8f4:	e7fd      	b.n	800a8f2 <_exit+0x12>

0800a8f6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a8f6:	b580      	push	{r7, lr}
 800a8f8:	b086      	sub	sp, #24
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	60f8      	str	r0, [r7, #12]
 800a8fe:	60b9      	str	r1, [r7, #8]
 800a900:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a902:	2300      	movs	r3, #0
 800a904:	617b      	str	r3, [r7, #20]
 800a906:	e00a      	b.n	800a91e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a908:	f7ff fc2a 	bl	800a160 <__io_getchar>
 800a90c:	4601      	mov	r1, r0
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	1c5a      	adds	r2, r3, #1
 800a912:	60ba      	str	r2, [r7, #8]
 800a914:	b2ca      	uxtb	r2, r1
 800a916:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	3301      	adds	r3, #1
 800a91c:	617b      	str	r3, [r7, #20]
 800a91e:	697a      	ldr	r2, [r7, #20]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	429a      	cmp	r2, r3
 800a924:	dbf0      	blt.n	800a908 <_read+0x12>
  }

  return len;
 800a926:	687b      	ldr	r3, [r7, #4]
}
 800a928:	4618      	mov	r0, r3
 800a92a:	3718      	adds	r7, #24
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}

0800a930 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b086      	sub	sp, #24
 800a934:	af00      	add	r7, sp, #0
 800a936:	60f8      	str	r0, [r7, #12]
 800a938:	60b9      	str	r1, [r7, #8]
 800a93a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a93c:	2300      	movs	r3, #0
 800a93e:	617b      	str	r3, [r7, #20]
 800a940:	e009      	b.n	800a956 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a942:	68bb      	ldr	r3, [r7, #8]
 800a944:	1c5a      	adds	r2, r3, #1
 800a946:	60ba      	str	r2, [r7, #8]
 800a948:	781b      	ldrb	r3, [r3, #0]
 800a94a:	4618      	mov	r0, r3
 800a94c:	f7ff fbf6 	bl	800a13c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	3301      	adds	r3, #1
 800a954:	617b      	str	r3, [r7, #20]
 800a956:	697a      	ldr	r2, [r7, #20]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	dbf1      	blt.n	800a942 <_write+0x12>
  }
  return len;
 800a95e:	687b      	ldr	r3, [r7, #4]
}
 800a960:	4618      	mov	r0, r3
 800a962:	3718      	adds	r7, #24
 800a964:	46bd      	mov	sp, r7
 800a966:	bd80      	pop	{r7, pc}

0800a968 <_close>:

int _close(int file)
{
 800a968:	b480      	push	{r7}
 800a96a:	b083      	sub	sp, #12
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a970:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a974:	4618      	mov	r0, r3
 800a976:	370c      	adds	r7, #12
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr

0800a980 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a980:	b480      	push	{r7}
 800a982:	b083      	sub	sp, #12
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
 800a988:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a98a:	683b      	ldr	r3, [r7, #0]
 800a98c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a990:	605a      	str	r2, [r3, #4]
  return 0;
 800a992:	2300      	movs	r3, #0
}
 800a994:	4618      	mov	r0, r3
 800a996:	370c      	adds	r7, #12
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <_isatty>:

int _isatty(int file)
{
 800a9a0:	b480      	push	{r7}
 800a9a2:	b083      	sub	sp, #12
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a9a8:	2301      	movs	r3, #1
}
 800a9aa:	4618      	mov	r0, r3
 800a9ac:	370c      	adds	r7, #12
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b4:	4770      	bx	lr

0800a9b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a9b6:	b480      	push	{r7}
 800a9b8:	b085      	sub	sp, #20
 800a9ba:	af00      	add	r7, sp, #0
 800a9bc:	60f8      	str	r0, [r7, #12]
 800a9be:	60b9      	str	r1, [r7, #8]
 800a9c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800a9c2:	2300      	movs	r3, #0
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3714      	adds	r7, #20
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ce:	4770      	bx	lr

0800a9d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b086      	sub	sp, #24
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a9d8:	4a14      	ldr	r2, [pc, #80]	@ (800aa2c <_sbrk+0x5c>)
 800a9da:	4b15      	ldr	r3, [pc, #84]	@ (800aa30 <_sbrk+0x60>)
 800a9dc:	1ad3      	subs	r3, r2, r3
 800a9de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a9e4:	4b13      	ldr	r3, [pc, #76]	@ (800aa34 <_sbrk+0x64>)
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d102      	bne.n	800a9f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a9ec:	4b11      	ldr	r3, [pc, #68]	@ (800aa34 <_sbrk+0x64>)
 800a9ee:	4a12      	ldr	r2, [pc, #72]	@ (800aa38 <_sbrk+0x68>)
 800a9f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a9f2:	4b10      	ldr	r3, [pc, #64]	@ (800aa34 <_sbrk+0x64>)
 800a9f4:	681a      	ldr	r2, [r3, #0]
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	4413      	add	r3, r2
 800a9fa:	693a      	ldr	r2, [r7, #16]
 800a9fc:	429a      	cmp	r2, r3
 800a9fe:	d207      	bcs.n	800aa10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800aa00:	f008 f8bc 	bl	8012b7c <__errno>
 800aa04:	4603      	mov	r3, r0
 800aa06:	220c      	movs	r2, #12
 800aa08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800aa0a:	f04f 33ff 	mov.w	r3, #4294967295
 800aa0e:	e009      	b.n	800aa24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800aa10:	4b08      	ldr	r3, [pc, #32]	@ (800aa34 <_sbrk+0x64>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800aa16:	4b07      	ldr	r3, [pc, #28]	@ (800aa34 <_sbrk+0x64>)
 800aa18:	681a      	ldr	r2, [r3, #0]
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	4413      	add	r3, r2
 800aa1e:	4a05      	ldr	r2, [pc, #20]	@ (800aa34 <_sbrk+0x64>)
 800aa20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800aa22:	68fb      	ldr	r3, [r7, #12]
}
 800aa24:	4618      	mov	r0, r3
 800aa26:	3718      	adds	r7, #24
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	bd80      	pop	{r7, pc}
 800aa2c:	20020000 	.word	0x20020000
 800aa30:	00000400 	.word	0x00000400
 800aa34:	20000bbc 	.word	0x20000bbc
 800aa38:	20000d10 	.word	0x20000d10

0800aa3c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800aa3c:	b480      	push	{r7}
 800aa3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800aa40:	4b06      	ldr	r3, [pc, #24]	@ (800aa5c <SystemInit+0x20>)
 800aa42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa46:	4a05      	ldr	r2, [pc, #20]	@ (800aa5c <SystemInit+0x20>)
 800aa48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800aa4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800aa50:	bf00      	nop
 800aa52:	46bd      	mov	sp, r7
 800aa54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa58:	4770      	bx	lr
 800aa5a:	bf00      	nop
 800aa5c:	e000ed00 	.word	0xe000ed00

0800aa60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800aa60:	480d      	ldr	r0, [pc, #52]	@ (800aa98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800aa62:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800aa64:	f7ff ffea 	bl	800aa3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800aa68:	480c      	ldr	r0, [pc, #48]	@ (800aa9c <LoopForever+0x6>)
  ldr r1, =_edata
 800aa6a:	490d      	ldr	r1, [pc, #52]	@ (800aaa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800aa6c:	4a0d      	ldr	r2, [pc, #52]	@ (800aaa4 <LoopForever+0xe>)
  movs r3, #0
 800aa6e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800aa70:	e002      	b.n	800aa78 <LoopCopyDataInit>

0800aa72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800aa72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800aa74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800aa76:	3304      	adds	r3, #4

0800aa78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800aa78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800aa7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800aa7c:	d3f9      	bcc.n	800aa72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800aa7e:	4a0a      	ldr	r2, [pc, #40]	@ (800aaa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800aa80:	4c0a      	ldr	r4, [pc, #40]	@ (800aaac <LoopForever+0x16>)
  movs r3, #0
 800aa82:	2300      	movs	r3, #0
  b LoopFillZerobss
 800aa84:	e001      	b.n	800aa8a <LoopFillZerobss>

0800aa86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800aa86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800aa88:	3204      	adds	r2, #4

0800aa8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800aa8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800aa8c:	d3fb      	bcc.n	800aa86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800aa8e:	f008 f87b 	bl	8012b88 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800aa92:	f7fe fe4d 	bl	8009730 <main>

0800aa96 <LoopForever>:

LoopForever:
    b LoopForever
 800aa96:	e7fe      	b.n	800aa96 <LoopForever>
  ldr   r0, =_estack
 800aa98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800aa9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800aaa0:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 800aaa4:	080177cc 	.word	0x080177cc
  ldr r2, =_sbss
 800aaa8:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 800aaac:	20000d10 	.word	0x20000d10

0800aab0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800aab0:	e7fe      	b.n	800aab0 <ADC1_2_IRQHandler>

0800aab2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800aab2:	b580      	push	{r7, lr}
 800aab4:	b082      	sub	sp, #8
 800aab6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800aab8:	2300      	movs	r3, #0
 800aaba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800aabc:	2003      	movs	r0, #3
 800aabe:	f001 fd3f 	bl	800c540 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800aac2:	2000      	movs	r0, #0
 800aac4:	f000 f80e 	bl	800aae4 <HAL_InitTick>
 800aac8:	4603      	mov	r3, r0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d002      	beq.n	800aad4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800aace:	2301      	movs	r3, #1
 800aad0:	71fb      	strb	r3, [r7, #7]
 800aad2:	e001      	b.n	800aad8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800aad4:	f7ff fb92 	bl	800a1fc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800aad8:	79fb      	ldrb	r3, [r7, #7]

}
 800aada:	4618      	mov	r0, r3
 800aadc:	3708      	adds	r7, #8
 800aade:	46bd      	mov	sp, r7
 800aae0:	bd80      	pop	{r7, pc}
	...

0800aae4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800aaec:	2300      	movs	r3, #0
 800aaee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800aaf0:	4b16      	ldr	r3, [pc, #88]	@ (800ab4c <HAL_InitTick+0x68>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d022      	beq.n	800ab3e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800aaf8:	4b15      	ldr	r3, [pc, #84]	@ (800ab50 <HAL_InitTick+0x6c>)
 800aafa:	681a      	ldr	r2, [r3, #0]
 800aafc:	4b13      	ldr	r3, [pc, #76]	@ (800ab4c <HAL_InitTick+0x68>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800ab04:	fbb1 f3f3 	udiv	r3, r1, r3
 800ab08:	fbb2 f3f3 	udiv	r3, r2, r3
 800ab0c:	4618      	mov	r0, r3
 800ab0e:	f001 fd4a 	bl	800c5a6 <HAL_SYSTICK_Config>
 800ab12:	4603      	mov	r3, r0
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d10f      	bne.n	800ab38 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	2b0f      	cmp	r3, #15
 800ab1c:	d809      	bhi.n	800ab32 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ab1e:	2200      	movs	r2, #0
 800ab20:	6879      	ldr	r1, [r7, #4]
 800ab22:	f04f 30ff 	mov.w	r0, #4294967295
 800ab26:	f001 fd16 	bl	800c556 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ab2a:	4a0a      	ldr	r2, [pc, #40]	@ (800ab54 <HAL_InitTick+0x70>)
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6013      	str	r3, [r2, #0]
 800ab30:	e007      	b.n	800ab42 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800ab32:	2301      	movs	r3, #1
 800ab34:	73fb      	strb	r3, [r7, #15]
 800ab36:	e004      	b.n	800ab42 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	73fb      	strb	r3, [r7, #15]
 800ab3c:	e001      	b.n	800ab42 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ab3e:	2301      	movs	r3, #1
 800ab40:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ab42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3710      	adds	r7, #16
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	2000004c 	.word	0x2000004c
 800ab50:	20000044 	.word	0x20000044
 800ab54:	20000048 	.word	0x20000048

0800ab58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ab58:	b480      	push	{r7}
 800ab5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ab5c:	4b05      	ldr	r3, [pc, #20]	@ (800ab74 <HAL_IncTick+0x1c>)
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	4b05      	ldr	r3, [pc, #20]	@ (800ab78 <HAL_IncTick+0x20>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	4413      	add	r3, r2
 800ab66:	4a03      	ldr	r2, [pc, #12]	@ (800ab74 <HAL_IncTick+0x1c>)
 800ab68:	6013      	str	r3, [r2, #0]
}
 800ab6a:	bf00      	nop
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab72:	4770      	bx	lr
 800ab74:	20000bc0 	.word	0x20000bc0
 800ab78:	2000004c 	.word	0x2000004c

0800ab7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	af00      	add	r7, sp, #0
  return uwTick;
 800ab80:	4b03      	ldr	r3, [pc, #12]	@ (800ab90 <HAL_GetTick+0x14>)
 800ab82:	681b      	ldr	r3, [r3, #0]
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop
 800ab90:	20000bc0 	.word	0x20000bc0

0800ab94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ab9c:	f7ff ffee 	bl	800ab7c <HAL_GetTick>
 800aba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abac:	d004      	beq.n	800abb8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800abae:	4b09      	ldr	r3, [pc, #36]	@ (800abd4 <HAL_Delay+0x40>)
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	68fa      	ldr	r2, [r7, #12]
 800abb4:	4413      	add	r3, r2
 800abb6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800abb8:	bf00      	nop
 800abba:	f7ff ffdf 	bl	800ab7c <HAL_GetTick>
 800abbe:	4602      	mov	r2, r0
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	1ad3      	subs	r3, r2, r3
 800abc4:	68fa      	ldr	r2, [r7, #12]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d8f7      	bhi.n	800abba <HAL_Delay+0x26>
  {
  }
}
 800abca:	bf00      	nop
 800abcc:	bf00      	nop
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	2000004c 	.word	0x2000004c

0800abd8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	431a      	orrs	r2, r3
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	609a      	str	r2, [r3, #8]
}
 800abf2:	bf00      	nop
 800abf4:	370c      	adds	r7, #12
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr

0800abfe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800abfe:	b480      	push	{r7}
 800ac00:	b083      	sub	sp, #12
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
 800ac06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	689b      	ldr	r3, [r3, #8]
 800ac0c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800ac10:	683b      	ldr	r3, [r7, #0]
 800ac12:	431a      	orrs	r2, r3
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	609a      	str	r2, [r3, #8]
}
 800ac18:	bf00      	nop
 800ac1a:	370c      	adds	r7, #12
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac22:	4770      	bx	lr

0800ac24 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	689b      	ldr	r3, [r3, #8]
 800ac30:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	370c      	adds	r7, #12
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac3e:	4770      	bx	lr

0800ac40 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800ac40:	b480      	push	{r7}
 800ac42:	b087      	sub	sp, #28
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	607a      	str	r2, [r7, #4]
 800ac4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	3360      	adds	r3, #96	@ 0x60
 800ac52:	461a      	mov	r2, r3
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	009b      	lsls	r3, r3, #2
 800ac58:	4413      	add	r3, r2
 800ac5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	681a      	ldr	r2, [r3, #0]
 800ac60:	4b08      	ldr	r3, [pc, #32]	@ (800ac84 <LL_ADC_SetOffset+0x44>)
 800ac62:	4013      	ands	r3, r2
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800ac6a:	683a      	ldr	r2, [r7, #0]
 800ac6c:	430a      	orrs	r2, r1
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800ac78:	bf00      	nop
 800ac7a:	371c      	adds	r7, #28
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac82:	4770      	bx	lr
 800ac84:	03fff000 	.word	0x03fff000

0800ac88 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b085      	sub	sp, #20
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
 800ac90:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	3360      	adds	r3, #96	@ 0x60
 800ac96:	461a      	mov	r2, r3
 800ac98:	683b      	ldr	r3, [r7, #0]
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800aca8:	4618      	mov	r0, r3
 800acaa:	3714      	adds	r7, #20
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr

0800acb4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800acb4:	b480      	push	{r7}
 800acb6:	b087      	sub	sp, #28
 800acb8:	af00      	add	r7, sp, #0
 800acba:	60f8      	str	r0, [r7, #12]
 800acbc:	60b9      	str	r1, [r7, #8]
 800acbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	3360      	adds	r3, #96	@ 0x60
 800acc4:	461a      	mov	r2, r3
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	009b      	lsls	r3, r3, #2
 800acca:	4413      	add	r3, r2
 800accc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	431a      	orrs	r2, r3
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800acde:	bf00      	nop
 800ace0:	371c      	adds	r7, #28
 800ace2:	46bd      	mov	sp, r7
 800ace4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace8:	4770      	bx	lr

0800acea <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800acea:	b480      	push	{r7}
 800acec:	b087      	sub	sp, #28
 800acee:	af00      	add	r7, sp, #0
 800acf0:	60f8      	str	r0, [r7, #12]
 800acf2:	60b9      	str	r1, [r7, #8]
 800acf4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	3360      	adds	r3, #96	@ 0x60
 800acfa:	461a      	mov	r2, r3
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4413      	add	r3, r2
 800ad02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad04:	697b      	ldr	r3, [r7, #20]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	431a      	orrs	r2, r3
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800ad14:	bf00      	nop
 800ad16:	371c      	adds	r7, #28
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr

0800ad20 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b087      	sub	sp, #28
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	60f8      	str	r0, [r7, #12]
 800ad28:	60b9      	str	r1, [r7, #8]
 800ad2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	3360      	adds	r3, #96	@ 0x60
 800ad30:	461a      	mov	r2, r3
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	009b      	lsls	r3, r3, #2
 800ad36:	4413      	add	r3, r2
 800ad38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	431a      	orrs	r2, r3
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800ad4a:	bf00      	nop
 800ad4c:	371c      	adds	r7, #28
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad54:	4770      	bx	lr

0800ad56 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800ad56:	b480      	push	{r7}
 800ad58:	b083      	sub	sp, #12
 800ad5a:	af00      	add	r7, sp, #0
 800ad5c:	6078      	str	r0, [r7, #4]
 800ad5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	695b      	ldr	r3, [r3, #20]
 800ad64:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	431a      	orrs	r2, r3
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	615a      	str	r2, [r3, #20]
}
 800ad70:	bf00      	nop
 800ad72:	370c      	adds	r7, #12
 800ad74:	46bd      	mov	sp, r7
 800ad76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad7a:	4770      	bx	lr

0800ad7c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800ad7c:	b480      	push	{r7}
 800ad7e:	b083      	sub	sp, #12
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d101      	bne.n	800ad94 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800ad90:	2301      	movs	r3, #1
 800ad92:	e000      	b.n	800ad96 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800ad94:	2300      	movs	r3, #0
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	370c      	adds	r7, #12
 800ad9a:	46bd      	mov	sp, r7
 800ad9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada0:	4770      	bx	lr

0800ada2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800ada2:	b480      	push	{r7}
 800ada4:	b087      	sub	sp, #28
 800ada6:	af00      	add	r7, sp, #0
 800ada8:	60f8      	str	r0, [r7, #12]
 800adaa:	60b9      	str	r1, [r7, #8]
 800adac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	3330      	adds	r3, #48	@ 0x30
 800adb2:	461a      	mov	r2, r3
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	0a1b      	lsrs	r3, r3, #8
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	f003 030c 	and.w	r3, r3, #12
 800adbe:	4413      	add	r3, r2
 800adc0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	681a      	ldr	r2, [r3, #0]
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	f003 031f 	and.w	r3, r3, #31
 800adcc:	211f      	movs	r1, #31
 800adce:	fa01 f303 	lsl.w	r3, r1, r3
 800add2:	43db      	mvns	r3, r3
 800add4:	401a      	ands	r2, r3
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	0e9b      	lsrs	r3, r3, #26
 800adda:	f003 011f 	and.w	r1, r3, #31
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	f003 031f 	and.w	r3, r3, #31
 800ade4:	fa01 f303 	lsl.w	r3, r1, r3
 800ade8:	431a      	orrs	r2, r3
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800adee:	bf00      	nop
 800adf0:	371c      	adds	r7, #28
 800adf2:	46bd      	mov	sp, r7
 800adf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf8:	4770      	bx	lr

0800adfa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800adfa:	b480      	push	{r7}
 800adfc:	b087      	sub	sp, #28
 800adfe:	af00      	add	r7, sp, #0
 800ae00:	60f8      	str	r0, [r7, #12]
 800ae02:	60b9      	str	r1, [r7, #8]
 800ae04:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	3314      	adds	r3, #20
 800ae0a:	461a      	mov	r2, r3
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	0e5b      	lsrs	r3, r3, #25
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	f003 0304 	and.w	r3, r3, #4
 800ae16:	4413      	add	r3, r2
 800ae18:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	681a      	ldr	r2, [r3, #0]
 800ae1e:	68bb      	ldr	r3, [r7, #8]
 800ae20:	0d1b      	lsrs	r3, r3, #20
 800ae22:	f003 031f 	and.w	r3, r3, #31
 800ae26:	2107      	movs	r1, #7
 800ae28:	fa01 f303 	lsl.w	r3, r1, r3
 800ae2c:	43db      	mvns	r3, r3
 800ae2e:	401a      	ands	r2, r3
 800ae30:	68bb      	ldr	r3, [r7, #8]
 800ae32:	0d1b      	lsrs	r3, r3, #20
 800ae34:	f003 031f 	and.w	r3, r3, #31
 800ae38:	6879      	ldr	r1, [r7, #4]
 800ae3a:	fa01 f303 	lsl.w	r3, r1, r3
 800ae3e:	431a      	orrs	r2, r3
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800ae44:	bf00      	nop
 800ae46:	371c      	adds	r7, #28
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	60f8      	str	r0, [r7, #12]
 800ae58:	60b9      	str	r1, [r7, #8]
 800ae5a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae68:	43db      	mvns	r3, r3
 800ae6a:	401a      	ands	r2, r3
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	f003 0318 	and.w	r3, r3, #24
 800ae72:	4908      	ldr	r1, [pc, #32]	@ (800ae94 <LL_ADC_SetChannelSingleDiff+0x44>)
 800ae74:	40d9      	lsrs	r1, r3
 800ae76:	68bb      	ldr	r3, [r7, #8]
 800ae78:	400b      	ands	r3, r1
 800ae7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ae7e:	431a      	orrs	r2, r3
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800ae86:	bf00      	nop
 800ae88:	3714      	adds	r7, #20
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	0007ffff 	.word	0x0007ffff

0800ae98 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800ae98:	b480      	push	{r7}
 800ae9a:	b083      	sub	sp, #12
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	689b      	ldr	r3, [r3, #8]
 800aea4:	f003 031f 	and.w	r3, r3, #31
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	370c      	adds	r7, #12
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b083      	sub	sp, #12
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	370c      	adds	r7, #12
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	689b      	ldr	r3, [r3, #8]
 800aedc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800aee0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	6093      	str	r3, [r2, #8]
}
 800aee8:	bf00      	nop
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aef2:	4770      	bx	lr

0800aef4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b083      	sub	sp, #12
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	689b      	ldr	r3, [r3, #8]
 800af00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af08:	d101      	bne.n	800af0e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800af0a:	2301      	movs	r3, #1
 800af0c:	e000      	b.n	800af10 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800af0e:	2300      	movs	r3, #0
}
 800af10:	4618      	mov	r0, r3
 800af12:	370c      	adds	r7, #12
 800af14:	46bd      	mov	sp, r7
 800af16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1a:	4770      	bx	lr

0800af1c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800af1c:	b480      	push	{r7}
 800af1e:	b083      	sub	sp, #12
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800af2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af30:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800af38:	bf00      	nop
 800af3a:	370c      	adds	r7, #12
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr

0800af44 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800af44:	b480      	push	{r7}
 800af46:	b083      	sub	sp, #12
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	689b      	ldr	r3, [r3, #8]
 800af50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800af54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800af58:	d101      	bne.n	800af5e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800af5a:	2301      	movs	r3, #1
 800af5c:	e000      	b.n	800af60 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800af5e:	2300      	movs	r3, #0
}
 800af60:	4618      	mov	r0, r3
 800af62:	370c      	adds	r7, #12
 800af64:	46bd      	mov	sp, r7
 800af66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6a:	4770      	bx	lr

0800af6c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800af6c:	b480      	push	{r7}
 800af6e:	b083      	sub	sp, #12
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	689b      	ldr	r3, [r3, #8]
 800af78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800af80:	f043 0201 	orr.w	r2, r3, #1
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800af88:	bf00      	nop
 800af8a:	370c      	adds	r7, #12
 800af8c:	46bd      	mov	sp, r7
 800af8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af92:	4770      	bx	lr

0800af94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800af94:	b480      	push	{r7}
 800af96:	b083      	sub	sp, #12
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	689b      	ldr	r3, [r3, #8]
 800afa0:	f003 0301 	and.w	r3, r3, #1
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d101      	bne.n	800afac <LL_ADC_IsEnabled+0x18>
 800afa8:	2301      	movs	r3, #1
 800afaa:	e000      	b.n	800afae <LL_ADC_IsEnabled+0x1a>
 800afac:	2300      	movs	r3, #0
}
 800afae:	4618      	mov	r0, r3
 800afb0:	370c      	adds	r7, #12
 800afb2:	46bd      	mov	sp, r7
 800afb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb8:	4770      	bx	lr

0800afba <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800afba:	b480      	push	{r7}
 800afbc:	b083      	sub	sp, #12
 800afbe:	af00      	add	r7, sp, #0
 800afc0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	689b      	ldr	r3, [r3, #8]
 800afc6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800afca:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800afce:	f043 0204 	orr.w	r2, r3, #4
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800afd6:	bf00      	nop
 800afd8:	370c      	adds	r7, #12
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr

0800afe2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800afe2:	b480      	push	{r7}
 800afe4:	b083      	sub	sp, #12
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	f003 0304 	and.w	r3, r3, #4
 800aff2:	2b04      	cmp	r3, #4
 800aff4:	d101      	bne.n	800affa <LL_ADC_REG_IsConversionOngoing+0x18>
 800aff6:	2301      	movs	r3, #1
 800aff8:	e000      	b.n	800affc <LL_ADC_REG_IsConversionOngoing+0x1a>
 800affa:	2300      	movs	r3, #0
}
 800affc:	4618      	mov	r0, r3
 800affe:	370c      	adds	r7, #12
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr

0800b008 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
 800b00e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	689b      	ldr	r3, [r3, #8]
 800b014:	f003 0308 	and.w	r3, r3, #8
 800b018:	2b08      	cmp	r3, #8
 800b01a:	d101      	bne.n	800b020 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800b01c:	2301      	movs	r3, #1
 800b01e:	e000      	b.n	800b022 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	370c      	adds	r7, #12
 800b026:	46bd      	mov	sp, r7
 800b028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02c:	4770      	bx	lr
	...

0800b030 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800b030:	b590      	push	{r4, r7, lr}
 800b032:	b089      	sub	sp, #36	@ 0x24
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b038:	2300      	movs	r3, #0
 800b03a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800b03c:	2300      	movs	r3, #0
 800b03e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d101      	bne.n	800b04a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800b046:	2301      	movs	r3, #1
 800b048:	e1a9      	b.n	800b39e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	695b      	ldr	r3, [r3, #20]
 800b04e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b054:	2b00      	cmp	r3, #0
 800b056:	d109      	bne.n	800b06c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f7ff f8f3 	bl	800a244 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2200      	movs	r2, #0
 800b062:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4618      	mov	r0, r3
 800b072:	f7ff ff3f 	bl	800aef4 <LL_ADC_IsDeepPowerDownEnabled>
 800b076:	4603      	mov	r3, r0
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d004      	beq.n	800b086 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	4618      	mov	r0, r3
 800b082:	f7ff ff25 	bl	800aed0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7ff ff5a 	bl	800af44 <LL_ADC_IsInternalRegulatorEnabled>
 800b090:	4603      	mov	r3, r0
 800b092:	2b00      	cmp	r3, #0
 800b094:	d115      	bne.n	800b0c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	4618      	mov	r0, r3
 800b09c:	f7ff ff3e 	bl	800af1c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800b0a0:	4b9c      	ldr	r3, [pc, #624]	@ (800b314 <HAL_ADC_Init+0x2e4>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	099b      	lsrs	r3, r3, #6
 800b0a6:	4a9c      	ldr	r2, [pc, #624]	@ (800b318 <HAL_ADC_Init+0x2e8>)
 800b0a8:	fba2 2303 	umull	r2, r3, r2, r3
 800b0ac:	099b      	lsrs	r3, r3, #6
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	005b      	lsls	r3, r3, #1
 800b0b2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b0b4:	e002      	b.n	800b0bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	3b01      	subs	r3, #1
 800b0ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d1f9      	bne.n	800b0b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	f7ff ff3c 	bl	800af44 <LL_ADC_IsInternalRegulatorEnabled>
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d10d      	bne.n	800b0ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0d6:	f043 0210 	orr.w	r2, r3, #16
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b0e2:	f043 0201 	orr.w	r2, r3, #1
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f7ff ff75 	bl	800afe2 <LL_ADC_REG_IsConversionOngoing>
 800b0f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0fe:	f003 0310 	and.w	r3, r3, #16
 800b102:	2b00      	cmp	r3, #0
 800b104:	f040 8142 	bne.w	800b38c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800b108:	697b      	ldr	r3, [r7, #20]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	f040 813e 	bne.w	800b38c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b114:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800b118:	f043 0202 	orr.w	r2, r3, #2
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	4618      	mov	r0, r3
 800b126:	f7ff ff35 	bl	800af94 <LL_ADC_IsEnabled>
 800b12a:	4603      	mov	r3, r0
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d141      	bne.n	800b1b4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b138:	d004      	beq.n	800b144 <HAL_ADC_Init+0x114>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	4a77      	ldr	r2, [pc, #476]	@ (800b31c <HAL_ADC_Init+0x2ec>)
 800b140:	4293      	cmp	r3, r2
 800b142:	d10f      	bne.n	800b164 <HAL_ADC_Init+0x134>
 800b144:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800b148:	f7ff ff24 	bl	800af94 <LL_ADC_IsEnabled>
 800b14c:	4604      	mov	r4, r0
 800b14e:	4873      	ldr	r0, [pc, #460]	@ (800b31c <HAL_ADC_Init+0x2ec>)
 800b150:	f7ff ff20 	bl	800af94 <LL_ADC_IsEnabled>
 800b154:	4603      	mov	r3, r0
 800b156:	4323      	orrs	r3, r4
 800b158:	2b00      	cmp	r3, #0
 800b15a:	bf0c      	ite	eq
 800b15c:	2301      	moveq	r3, #1
 800b15e:	2300      	movne	r3, #0
 800b160:	b2db      	uxtb	r3, r3
 800b162:	e012      	b.n	800b18a <HAL_ADC_Init+0x15a>
 800b164:	486e      	ldr	r0, [pc, #440]	@ (800b320 <HAL_ADC_Init+0x2f0>)
 800b166:	f7ff ff15 	bl	800af94 <LL_ADC_IsEnabled>
 800b16a:	4604      	mov	r4, r0
 800b16c:	486d      	ldr	r0, [pc, #436]	@ (800b324 <HAL_ADC_Init+0x2f4>)
 800b16e:	f7ff ff11 	bl	800af94 <LL_ADC_IsEnabled>
 800b172:	4603      	mov	r3, r0
 800b174:	431c      	orrs	r4, r3
 800b176:	486c      	ldr	r0, [pc, #432]	@ (800b328 <HAL_ADC_Init+0x2f8>)
 800b178:	f7ff ff0c 	bl	800af94 <LL_ADC_IsEnabled>
 800b17c:	4603      	mov	r3, r0
 800b17e:	4323      	orrs	r3, r4
 800b180:	2b00      	cmp	r3, #0
 800b182:	bf0c      	ite	eq
 800b184:	2301      	moveq	r3, #1
 800b186:	2300      	movne	r3, #0
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d012      	beq.n	800b1b4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	681b      	ldr	r3, [r3, #0]
 800b192:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b196:	d004      	beq.n	800b1a2 <HAL_ADC_Init+0x172>
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	4a5f      	ldr	r2, [pc, #380]	@ (800b31c <HAL_ADC_Init+0x2ec>)
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	d101      	bne.n	800b1a6 <HAL_ADC_Init+0x176>
 800b1a2:	4a62      	ldr	r2, [pc, #392]	@ (800b32c <HAL_ADC_Init+0x2fc>)
 800b1a4:	e000      	b.n	800b1a8 <HAL_ADC_Init+0x178>
 800b1a6:	4a62      	ldr	r2, [pc, #392]	@ (800b330 <HAL_ADC_Init+0x300>)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	685b      	ldr	r3, [r3, #4]
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	4610      	mov	r0, r2
 800b1b0:	f7ff fd12 	bl	800abd8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	7f5b      	ldrb	r3, [r3, #29]
 800b1b8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1be:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800b1c4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800b1ca:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1d2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800b1d4:	4313      	orrs	r3, r2
 800b1d6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800b1de:	2b01      	cmp	r3, #1
 800b1e0:	d106      	bne.n	800b1f0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	045b      	lsls	r3, r3, #17
 800b1ea:	69ba      	ldr	r2, [r7, #24]
 800b1ec:	4313      	orrs	r3, r2
 800b1ee:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d009      	beq.n	800b20c <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b204:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800b206:	69ba      	ldr	r2, [r7, #24]
 800b208:	4313      	orrs	r3, r2
 800b20a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	68da      	ldr	r2, [r3, #12]
 800b212:	4b48      	ldr	r3, [pc, #288]	@ (800b334 <HAL_ADC_Init+0x304>)
 800b214:	4013      	ands	r3, r2
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	6812      	ldr	r2, [r2, #0]
 800b21a:	69b9      	ldr	r1, [r7, #24]
 800b21c:	430b      	orrs	r3, r1
 800b21e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	691b      	ldr	r3, [r3, #16]
 800b226:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	430a      	orrs	r2, r1
 800b234:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	4618      	mov	r0, r3
 800b23c:	f7ff fee4 	bl	800b008 <LL_ADC_INJ_IsConversionOngoing>
 800b240:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d17f      	bne.n	800b348 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b248:	693b      	ldr	r3, [r7, #16]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d17c      	bne.n	800b348 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b252:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b25a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800b25c:	4313      	orrs	r3, r2
 800b25e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	68db      	ldr	r3, [r3, #12]
 800b266:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b26a:	f023 0302 	bic.w	r3, r3, #2
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	6812      	ldr	r2, [r2, #0]
 800b272:	69b9      	ldr	r1, [r7, #24]
 800b274:	430b      	orrs	r3, r1
 800b276:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	691b      	ldr	r3, [r3, #16]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d017      	beq.n	800b2b0 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	691a      	ldr	r2, [r3, #16]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b28e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b298:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b29c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2a0:	687a      	ldr	r2, [r7, #4]
 800b2a2:	6911      	ldr	r1, [r2, #16]
 800b2a4:	687a      	ldr	r2, [r7, #4]
 800b2a6:	6812      	ldr	r2, [r2, #0]
 800b2a8:	430b      	orrs	r3, r1
 800b2aa:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800b2ae:	e013      	b.n	800b2d8 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	691a      	ldr	r2, [r3, #16]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800b2be:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800b2c8:	687a      	ldr	r2, [r7, #4]
 800b2ca:	6812      	ldr	r2, [r2, #0]
 800b2cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800b2d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800b2d4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b2de:	2b01      	cmp	r3, #1
 800b2e0:	d12a      	bne.n	800b338 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	691b      	ldr	r3, [r3, #16]
 800b2e8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800b2ec:	f023 0304 	bic.w	r3, r3, #4
 800b2f0:	687a      	ldr	r2, [r7, #4]
 800b2f2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800b2f4:	687a      	ldr	r2, [r7, #4]
 800b2f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b2f8:	4311      	orrs	r1, r2
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800b2fe:	4311      	orrs	r1, r2
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800b304:	430a      	orrs	r2, r1
 800b306:	431a      	orrs	r2, r3
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f042 0201 	orr.w	r2, r2, #1
 800b310:	611a      	str	r2, [r3, #16]
 800b312:	e019      	b.n	800b348 <HAL_ADC_Init+0x318>
 800b314:	20000044 	.word	0x20000044
 800b318:	053e2d63 	.word	0x053e2d63
 800b31c:	50000100 	.word	0x50000100
 800b320:	50000400 	.word	0x50000400
 800b324:	50000500 	.word	0x50000500
 800b328:	50000600 	.word	0x50000600
 800b32c:	50000300 	.word	0x50000300
 800b330:	50000700 	.word	0x50000700
 800b334:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	691a      	ldr	r2, [r3, #16]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f022 0201 	bic.w	r2, r2, #1
 800b346:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	695b      	ldr	r3, [r3, #20]
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	d10c      	bne.n	800b36a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b356:	f023 010f 	bic.w	r1, r3, #15
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6a1b      	ldr	r3, [r3, #32]
 800b35e:	1e5a      	subs	r2, r3, #1
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	430a      	orrs	r2, r1
 800b366:	631a      	str	r2, [r3, #48]	@ 0x30
 800b368:	e007      	b.n	800b37a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	f022 020f 	bic.w	r2, r2, #15
 800b378:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b37e:	f023 0303 	bic.w	r3, r3, #3
 800b382:	f043 0201 	orr.w	r2, r3, #1
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b38a:	e007      	b.n	800b39c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b390:	f043 0210 	orr.w	r2, r3, #16
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800b398:	2301      	movs	r3, #1
 800b39a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800b39c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3724      	adds	r7, #36	@ 0x24
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd90      	pop	{r4, r7, pc}
 800b3a6:	bf00      	nop

0800b3a8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b086      	sub	sp, #24
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b3b8:	d004      	beq.n	800b3c4 <HAL_ADC_Start+0x1c>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	4a67      	ldr	r2, [pc, #412]	@ (800b55c <HAL_ADC_Start+0x1b4>)
 800b3c0:	4293      	cmp	r3, r2
 800b3c2:	d101      	bne.n	800b3c8 <HAL_ADC_Start+0x20>
 800b3c4:	4b66      	ldr	r3, [pc, #408]	@ (800b560 <HAL_ADC_Start+0x1b8>)
 800b3c6:	e000      	b.n	800b3ca <HAL_ADC_Start+0x22>
 800b3c8:	4b66      	ldr	r3, [pc, #408]	@ (800b564 <HAL_ADC_Start+0x1bc>)
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f7ff fd64 	bl	800ae98 <LL_ADC_GetMultimode>
 800b3d0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	f7ff fe03 	bl	800afe2 <LL_ADC_REG_IsConversionOngoing>
 800b3dc:	4603      	mov	r3, r0
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	f040 80b4 	bne.w	800b54c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d101      	bne.n	800b3f2 <HAL_ADC_Start+0x4a>
 800b3ee:	2302      	movs	r3, #2
 800b3f0:	e0af      	b.n	800b552 <HAL_ADC_Start+0x1aa>
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	2201      	movs	r2, #1
 800b3f6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800b3fa:	6878      	ldr	r0, [r7, #4]
 800b3fc:	f000 fe0c 	bl	800c018 <ADC_Enable>
 800b400:	4603      	mov	r3, r0
 800b402:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800b404:	7dfb      	ldrb	r3, [r7, #23]
 800b406:	2b00      	cmp	r3, #0
 800b408:	f040 809b 	bne.w	800b542 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b410:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b414:	f023 0301 	bic.w	r3, r3, #1
 800b418:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	4a4d      	ldr	r2, [pc, #308]	@ (800b55c <HAL_ADC_Start+0x1b4>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d009      	beq.n	800b43e <HAL_ADC_Start+0x96>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	4a4e      	ldr	r2, [pc, #312]	@ (800b568 <HAL_ADC_Start+0x1c0>)
 800b430:	4293      	cmp	r3, r2
 800b432:	d002      	beq.n	800b43a <HAL_ADC_Start+0x92>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	e003      	b.n	800b442 <HAL_ADC_Start+0x9a>
 800b43a:	4b4c      	ldr	r3, [pc, #304]	@ (800b56c <HAL_ADC_Start+0x1c4>)
 800b43c:	e001      	b.n	800b442 <HAL_ADC_Start+0x9a>
 800b43e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	6812      	ldr	r2, [r2, #0]
 800b446:	4293      	cmp	r3, r2
 800b448:	d002      	beq.n	800b450 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d105      	bne.n	800b45c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b454:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b460:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b464:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b468:	d106      	bne.n	800b478 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b46e:	f023 0206 	bic.w	r2, r3, #6
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	661a      	str	r2, [r3, #96]	@ 0x60
 800b476:	e002      	b.n	800b47e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2200      	movs	r2, #0
 800b47c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	221c      	movs	r2, #28
 800b484:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	2200      	movs	r2, #0
 800b48a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4a32      	ldr	r2, [pc, #200]	@ (800b55c <HAL_ADC_Start+0x1b4>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d009      	beq.n	800b4ac <HAL_ADC_Start+0x104>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4a32      	ldr	r2, [pc, #200]	@ (800b568 <HAL_ADC_Start+0x1c0>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d002      	beq.n	800b4a8 <HAL_ADC_Start+0x100>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	e003      	b.n	800b4b0 <HAL_ADC_Start+0x108>
 800b4a8:	4b30      	ldr	r3, [pc, #192]	@ (800b56c <HAL_ADC_Start+0x1c4>)
 800b4aa:	e001      	b.n	800b4b0 <HAL_ADC_Start+0x108>
 800b4ac:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b4b0:	687a      	ldr	r2, [r7, #4]
 800b4b2:	6812      	ldr	r2, [r2, #0]
 800b4b4:	4293      	cmp	r3, r2
 800b4b6:	d008      	beq.n	800b4ca <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d005      	beq.n	800b4ca <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	2b05      	cmp	r3, #5
 800b4c2:	d002      	beq.n	800b4ca <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b4c4:	693b      	ldr	r3, [r7, #16]
 800b4c6:	2b09      	cmp	r3, #9
 800b4c8:	d114      	bne.n	800b4f4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	68db      	ldr	r3, [r3, #12]
 800b4d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d007      	beq.n	800b4e8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4dc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b4e0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f7ff fd64 	bl	800afba <LL_ADC_REG_StartConversion>
 800b4f2:	e02d      	b.n	800b550 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4f8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	4a15      	ldr	r2, [pc, #84]	@ (800b55c <HAL_ADC_Start+0x1b4>)
 800b506:	4293      	cmp	r3, r2
 800b508:	d009      	beq.n	800b51e <HAL_ADC_Start+0x176>
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4a16      	ldr	r2, [pc, #88]	@ (800b568 <HAL_ADC_Start+0x1c0>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d002      	beq.n	800b51a <HAL_ADC_Start+0x172>
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	e003      	b.n	800b522 <HAL_ADC_Start+0x17a>
 800b51a:	4b14      	ldr	r3, [pc, #80]	@ (800b56c <HAL_ADC_Start+0x1c4>)
 800b51c:	e001      	b.n	800b522 <HAL_ADC_Start+0x17a>
 800b51e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b522:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d00f      	beq.n	800b550 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b534:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b538:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b540:	e006      	b.n	800b550 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2200      	movs	r2, #0
 800b546:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800b54a:	e001      	b.n	800b550 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b54c:	2302      	movs	r3, #2
 800b54e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b550:	7dfb      	ldrb	r3, [r7, #23]
}
 800b552:	4618      	mov	r0, r3
 800b554:	3718      	adds	r7, #24
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}
 800b55a:	bf00      	nop
 800b55c:	50000100 	.word	0x50000100
 800b560:	50000300 	.word	0x50000300
 800b564:	50000700 	.word	0x50000700
 800b568:	50000500 	.word	0x50000500
 800b56c:	50000400 	.word	0x50000400

0800b570 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b088      	sub	sp, #32
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b582:	d004      	beq.n	800b58e <HAL_ADC_PollForConversion+0x1e>
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	4a77      	ldr	r2, [pc, #476]	@ (800b768 <HAL_ADC_PollForConversion+0x1f8>)
 800b58a:	4293      	cmp	r3, r2
 800b58c:	d101      	bne.n	800b592 <HAL_ADC_PollForConversion+0x22>
 800b58e:	4b77      	ldr	r3, [pc, #476]	@ (800b76c <HAL_ADC_PollForConversion+0x1fc>)
 800b590:	e000      	b.n	800b594 <HAL_ADC_PollForConversion+0x24>
 800b592:	4b77      	ldr	r3, [pc, #476]	@ (800b770 <HAL_ADC_PollForConversion+0x200>)
 800b594:	4618      	mov	r0, r3
 800b596:	f7ff fc7f 	bl	800ae98 <LL_ADC_GetMultimode>
 800b59a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	699b      	ldr	r3, [r3, #24]
 800b5a0:	2b08      	cmp	r3, #8
 800b5a2:	d102      	bne.n	800b5aa <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800b5a4:	2308      	movs	r3, #8
 800b5a6:	61fb      	str	r3, [r7, #28]
 800b5a8:	e037      	b.n	800b61a <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b5aa:	697b      	ldr	r3, [r7, #20]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d005      	beq.n	800b5bc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b5b0:	697b      	ldr	r3, [r7, #20]
 800b5b2:	2b05      	cmp	r3, #5
 800b5b4:	d002      	beq.n	800b5bc <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b5b6:	697b      	ldr	r3, [r7, #20]
 800b5b8:	2b09      	cmp	r3, #9
 800b5ba:	d111      	bne.n	800b5e0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	68db      	ldr	r3, [r3, #12]
 800b5c2:	f003 0301 	and.w	r3, r3, #1
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d007      	beq.n	800b5da <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5ce:	f043 0220 	orr.w	r2, r3, #32
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	e0c1      	b.n	800b75e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b5da:	2304      	movs	r3, #4
 800b5dc:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b5de:	e01c      	b.n	800b61a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5e8:	d004      	beq.n	800b5f4 <HAL_ADC_PollForConversion+0x84>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	4a5e      	ldr	r2, [pc, #376]	@ (800b768 <HAL_ADC_PollForConversion+0x1f8>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d101      	bne.n	800b5f8 <HAL_ADC_PollForConversion+0x88>
 800b5f4:	4b5d      	ldr	r3, [pc, #372]	@ (800b76c <HAL_ADC_PollForConversion+0x1fc>)
 800b5f6:	e000      	b.n	800b5fa <HAL_ADC_PollForConversion+0x8a>
 800b5f8:	4b5d      	ldr	r3, [pc, #372]	@ (800b770 <HAL_ADC_PollForConversion+0x200>)
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f7ff fc5a 	bl	800aeb4 <LL_ADC_GetMultiDMATransfer>
 800b600:	4603      	mov	r3, r0
 800b602:	2b00      	cmp	r3, #0
 800b604:	d007      	beq.n	800b616 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b60a:	f043 0220 	orr.w	r2, r3, #32
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b612:	2301      	movs	r3, #1
 800b614:	e0a3      	b.n	800b75e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b616:	2304      	movs	r3, #4
 800b618:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800b61a:	f7ff faaf 	bl	800ab7c <HAL_GetTick>
 800b61e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b620:	e021      	b.n	800b666 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b628:	d01d      	beq.n	800b666 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800b62a:	f7ff faa7 	bl	800ab7c <HAL_GetTick>
 800b62e:	4602      	mov	r2, r0
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	1ad3      	subs	r3, r2, r3
 800b634:	683a      	ldr	r2, [r7, #0]
 800b636:	429a      	cmp	r2, r3
 800b638:	d302      	bcc.n	800b640 <HAL_ADC_PollForConversion+0xd0>
 800b63a:	683b      	ldr	r3, [r7, #0]
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d112      	bne.n	800b666 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	69fb      	ldr	r3, [r7, #28]
 800b648:	4013      	ands	r3, r2
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d10b      	bne.n	800b666 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b652:	f043 0204 	orr.w	r2, r3, #4
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800b662:	2303      	movs	r3, #3
 800b664:	e07b      	b.n	800b75e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	681a      	ldr	r2, [r3, #0]
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	4013      	ands	r3, r2
 800b670:	2b00      	cmp	r3, #0
 800b672:	d0d6      	beq.n	800b622 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b678:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4618      	mov	r0, r3
 800b686:	f7ff fb79 	bl	800ad7c <LL_ADC_REG_IsTriggerSourceSWStart>
 800b68a:	4603      	mov	r3, r0
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d01c      	beq.n	800b6ca <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	7f5b      	ldrb	r3, [r3, #29]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d118      	bne.n	800b6ca <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	f003 0308 	and.w	r3, r3, #8
 800b6a2:	2b08      	cmp	r3, #8
 800b6a4:	d111      	bne.n	800b6ca <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d105      	bne.n	800b6ca <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b6c2:	f043 0201 	orr.w	r2, r3, #1
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4a26      	ldr	r2, [pc, #152]	@ (800b768 <HAL_ADC_PollForConversion+0x1f8>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d009      	beq.n	800b6e8 <HAL_ADC_PollForConversion+0x178>
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	4a26      	ldr	r2, [pc, #152]	@ (800b774 <HAL_ADC_PollForConversion+0x204>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d002      	beq.n	800b6e4 <HAL_ADC_PollForConversion+0x174>
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	e003      	b.n	800b6ec <HAL_ADC_PollForConversion+0x17c>
 800b6e4:	4b24      	ldr	r3, [pc, #144]	@ (800b778 <HAL_ADC_PollForConversion+0x208>)
 800b6e6:	e001      	b.n	800b6ec <HAL_ADC_PollForConversion+0x17c>
 800b6e8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b6ec:	687a      	ldr	r2, [r7, #4]
 800b6ee:	6812      	ldr	r2, [r2, #0]
 800b6f0:	4293      	cmp	r3, r2
 800b6f2:	d008      	beq.n	800b706 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d005      	beq.n	800b706 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b6fa:	697b      	ldr	r3, [r7, #20]
 800b6fc:	2b05      	cmp	r3, #5
 800b6fe:	d002      	beq.n	800b706 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	2b09      	cmp	r3, #9
 800b704:	d104      	bne.n	800b710 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	68db      	ldr	r3, [r3, #12]
 800b70c:	61bb      	str	r3, [r7, #24]
 800b70e:	e014      	b.n	800b73a <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	4a14      	ldr	r2, [pc, #80]	@ (800b768 <HAL_ADC_PollForConversion+0x1f8>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d009      	beq.n	800b72e <HAL_ADC_PollForConversion+0x1be>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	4a15      	ldr	r2, [pc, #84]	@ (800b774 <HAL_ADC_PollForConversion+0x204>)
 800b720:	4293      	cmp	r3, r2
 800b722:	d002      	beq.n	800b72a <HAL_ADC_PollForConversion+0x1ba>
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	e003      	b.n	800b732 <HAL_ADC_PollForConversion+0x1c2>
 800b72a:	4b13      	ldr	r3, [pc, #76]	@ (800b778 <HAL_ADC_PollForConversion+0x208>)
 800b72c:	e001      	b.n	800b732 <HAL_ADC_PollForConversion+0x1c2>
 800b72e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b732:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	68db      	ldr	r3, [r3, #12]
 800b738:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800b73a:	69fb      	ldr	r3, [r7, #28]
 800b73c:	2b08      	cmp	r3, #8
 800b73e:	d104      	bne.n	800b74a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2208      	movs	r2, #8
 800b746:	601a      	str	r2, [r3, #0]
 800b748:	e008      	b.n	800b75c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800b74a:	69bb      	ldr	r3, [r7, #24]
 800b74c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b750:	2b00      	cmp	r3, #0
 800b752:	d103      	bne.n	800b75c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	220c      	movs	r2, #12
 800b75a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800b75c:	2300      	movs	r3, #0
}
 800b75e:	4618      	mov	r0, r3
 800b760:	3720      	adds	r7, #32
 800b762:	46bd      	mov	sp, r7
 800b764:	bd80      	pop	{r7, pc}
 800b766:	bf00      	nop
 800b768:	50000100 	.word	0x50000100
 800b76c:	50000300 	.word	0x50000300
 800b770:	50000700 	.word	0x50000700
 800b774:	50000500 	.word	0x50000500
 800b778:	50000400 	.word	0x50000400

0800b77c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800b78a:	4618      	mov	r0, r3
 800b78c:	370c      	adds	r7, #12
 800b78e:	46bd      	mov	sp, r7
 800b790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b794:	4770      	bx	lr
	...

0800b798 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b0b6      	sub	sp, #216	@ 0xd8
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b7b2:	2b01      	cmp	r3, #1
 800b7b4:	d102      	bne.n	800b7bc <HAL_ADC_ConfigChannel+0x24>
 800b7b6:	2302      	movs	r3, #2
 800b7b8:	f000 bc13 	b.w	800bfe2 <HAL_ADC_ConfigChannel+0x84a>
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f7ff fc0a 	bl	800afe2 <LL_ADC_REG_IsConversionOngoing>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	f040 83f3 	bne.w	800bfbc <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6818      	ldr	r0, [r3, #0]
 800b7da:	683b      	ldr	r3, [r7, #0]
 800b7dc:	6859      	ldr	r1, [r3, #4]
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	681b      	ldr	r3, [r3, #0]
 800b7e2:	461a      	mov	r2, r3
 800b7e4:	f7ff fadd 	bl	800ada2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	f7ff fbf8 	bl	800afe2 <LL_ADC_REG_IsConversionOngoing>
 800b7f2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	4618      	mov	r0, r3
 800b7fc:	f7ff fc04 	bl	800b008 <LL_ADC_INJ_IsConversionOngoing>
 800b800:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b804:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b808:	2b00      	cmp	r3, #0
 800b80a:	f040 81d9 	bne.w	800bbc0 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b80e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b812:	2b00      	cmp	r3, #0
 800b814:	f040 81d4 	bne.w	800bbc0 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	689b      	ldr	r3, [r3, #8]
 800b81c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b820:	d10f      	bne.n	800b842 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6818      	ldr	r0, [r3, #0]
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	2200      	movs	r2, #0
 800b82c:	4619      	mov	r1, r3
 800b82e:	f7ff fae4 	bl	800adfa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b83a:	4618      	mov	r0, r3
 800b83c:	f7ff fa8b 	bl	800ad56 <LL_ADC_SetSamplingTimeCommonConfig>
 800b840:	e00e      	b.n	800b860 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	6818      	ldr	r0, [r3, #0]
 800b846:	683b      	ldr	r3, [r7, #0]
 800b848:	6819      	ldr	r1, [r3, #0]
 800b84a:	683b      	ldr	r3, [r7, #0]
 800b84c:	689b      	ldr	r3, [r3, #8]
 800b84e:	461a      	mov	r2, r3
 800b850:	f7ff fad3 	bl	800adfa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	2100      	movs	r1, #0
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7ff fa7b 	bl	800ad56 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	695a      	ldr	r2, [r3, #20]
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	08db      	lsrs	r3, r3, #3
 800b86c:	f003 0303 	and.w	r3, r3, #3
 800b870:	005b      	lsls	r3, r3, #1
 800b872:	fa02 f303 	lsl.w	r3, r2, r3
 800b876:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	691b      	ldr	r3, [r3, #16]
 800b87e:	2b04      	cmp	r3, #4
 800b880:	d022      	beq.n	800b8c8 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	6818      	ldr	r0, [r3, #0]
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	6919      	ldr	r1, [r3, #16]
 800b88a:	683b      	ldr	r3, [r7, #0]
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b892:	f7ff f9d5 	bl	800ac40 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	6818      	ldr	r0, [r3, #0]
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	6919      	ldr	r1, [r3, #16]
 800b89e:	683b      	ldr	r3, [r7, #0]
 800b8a0:	699b      	ldr	r3, [r3, #24]
 800b8a2:	461a      	mov	r2, r3
 800b8a4:	f7ff fa21 	bl	800acea <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6818      	ldr	r0, [r3, #0]
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b8b4:	2b01      	cmp	r3, #1
 800b8b6:	d102      	bne.n	800b8be <HAL_ADC_ConfigChannel+0x126>
 800b8b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b8bc:	e000      	b.n	800b8c0 <HAL_ADC_ConfigChannel+0x128>
 800b8be:	2300      	movs	r3, #0
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	f7ff fa2d 	bl	800ad20 <LL_ADC_SetOffsetSaturation>
 800b8c6:	e17b      	b.n	800bbc0 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f7ff f9da 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d10a      	bne.n	800b8f4 <HAL_ADC_ConfigChannel+0x15c>
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	2100      	movs	r1, #0
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	f7ff f9cf 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800b8ea:	4603      	mov	r3, r0
 800b8ec:	0e9b      	lsrs	r3, r3, #26
 800b8ee:	f003 021f 	and.w	r2, r3, #31
 800b8f2:	e01e      	b.n	800b932 <HAL_ADC_ConfigChannel+0x19a>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	2100      	movs	r1, #0
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	f7ff f9c4 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800b900:	4603      	mov	r3, r0
 800b902:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b906:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b90a:	fa93 f3a3 	rbit	r3, r3
 800b90e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b912:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b916:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b91a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d101      	bne.n	800b926 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b922:	2320      	movs	r3, #32
 800b924:	e004      	b.n	800b930 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b926:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b92a:	fab3 f383 	clz	r3, r3
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d105      	bne.n	800b94a <HAL_ADC_ConfigChannel+0x1b2>
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	0e9b      	lsrs	r3, r3, #26
 800b944:	f003 031f 	and.w	r3, r3, #31
 800b948:	e018      	b.n	800b97c <HAL_ADC_ConfigChannel+0x1e4>
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b952:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b956:	fa93 f3a3 	rbit	r3, r3
 800b95a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b95e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b962:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b966:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d101      	bne.n	800b972 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b96e:	2320      	movs	r3, #32
 800b970:	e004      	b.n	800b97c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b972:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b976:	fab3 f383 	clz	r3, r3
 800b97a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d106      	bne.n	800b98e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2200      	movs	r2, #0
 800b986:	2100      	movs	r1, #0
 800b988:	4618      	mov	r0, r3
 800b98a:	f7ff f993 	bl	800acb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	2101      	movs	r1, #1
 800b994:	4618      	mov	r0, r3
 800b996:	f7ff f977 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800b99a:	4603      	mov	r3, r0
 800b99c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d10a      	bne.n	800b9ba <HAL_ADC_ConfigChannel+0x222>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	2101      	movs	r1, #1
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7ff f96c 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800b9b0:	4603      	mov	r3, r0
 800b9b2:	0e9b      	lsrs	r3, r3, #26
 800b9b4:	f003 021f 	and.w	r2, r3, #31
 800b9b8:	e01e      	b.n	800b9f8 <HAL_ADC_ConfigChannel+0x260>
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	2101      	movs	r1, #1
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7ff f961 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9cc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b9d0:	fa93 f3a3 	rbit	r3, r3
 800b9d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b9d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b9dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b9e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d101      	bne.n	800b9ec <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800b9e8:	2320      	movs	r3, #32
 800b9ea:	e004      	b.n	800b9f6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800b9ec:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b9f0:	fab3 f383 	clz	r3, r3
 800b9f4:	b2db      	uxtb	r3, r3
 800b9f6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b9f8:	683b      	ldr	r3, [r7, #0]
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d105      	bne.n	800ba10 <HAL_ADC_ConfigChannel+0x278>
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	681b      	ldr	r3, [r3, #0]
 800ba08:	0e9b      	lsrs	r3, r3, #26
 800ba0a:	f003 031f 	and.w	r3, r3, #31
 800ba0e:	e018      	b.n	800ba42 <HAL_ADC_ConfigChannel+0x2aa>
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ba1c:	fa93 f3a3 	rbit	r3, r3
 800ba20:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800ba24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ba28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800ba2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d101      	bne.n	800ba38 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800ba34:	2320      	movs	r3, #32
 800ba36:	e004      	b.n	800ba42 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800ba38:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba3c:	fab3 f383 	clz	r3, r3
 800ba40:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800ba42:	429a      	cmp	r2, r3
 800ba44:	d106      	bne.n	800ba54 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	2101      	movs	r1, #1
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f7ff f930 	bl	800acb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	2102      	movs	r1, #2
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7ff f914 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800ba60:	4603      	mov	r3, r0
 800ba62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d10a      	bne.n	800ba80 <HAL_ADC_ConfigChannel+0x2e8>
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	2102      	movs	r1, #2
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7ff f909 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800ba76:	4603      	mov	r3, r0
 800ba78:	0e9b      	lsrs	r3, r3, #26
 800ba7a:	f003 021f 	and.w	r2, r3, #31
 800ba7e:	e01e      	b.n	800babe <HAL_ADC_ConfigChannel+0x326>
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	2102      	movs	r1, #2
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7ff f8fe 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800ba8c:	4603      	mov	r3, r0
 800ba8e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800ba92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ba96:	fa93 f3a3 	rbit	r3, r3
 800ba9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800ba9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800baa2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800baa6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d101      	bne.n	800bab2 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800baae:	2320      	movs	r3, #32
 800bab0:	e004      	b.n	800babc <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800bab2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bab6:	fab3 f383 	clz	r3, r3
 800baba:	b2db      	uxtb	r3, r3
 800babc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d105      	bne.n	800bad6 <HAL_ADC_ConfigChannel+0x33e>
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	0e9b      	lsrs	r3, r3, #26
 800bad0:	f003 031f 	and.w	r3, r3, #31
 800bad4:	e016      	b.n	800bb04 <HAL_ADC_ConfigChannel+0x36c>
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bade:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bae2:	fa93 f3a3 	rbit	r3, r3
 800bae6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800bae8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800baea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800baee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d101      	bne.n	800bafa <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800baf6:	2320      	movs	r3, #32
 800baf8:	e004      	b.n	800bb04 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800bafa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bafe:	fab3 f383 	clz	r3, r3
 800bb02:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800bb04:	429a      	cmp	r2, r3
 800bb06:	d106      	bne.n	800bb16 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	2102      	movs	r1, #2
 800bb10:	4618      	mov	r0, r3
 800bb12:	f7ff f8cf 	bl	800acb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2103      	movs	r1, #3
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f7ff f8b3 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800bb22:	4603      	mov	r3, r0
 800bb24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d10a      	bne.n	800bb42 <HAL_ADC_ConfigChannel+0x3aa>
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	2103      	movs	r1, #3
 800bb32:	4618      	mov	r0, r3
 800bb34:	f7ff f8a8 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	0e9b      	lsrs	r3, r3, #26
 800bb3c:	f003 021f 	and.w	r2, r3, #31
 800bb40:	e017      	b.n	800bb72 <HAL_ADC_ConfigChannel+0x3da>
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2103      	movs	r1, #3
 800bb48:	4618      	mov	r0, r3
 800bb4a:	f7ff f89d 	bl	800ac88 <LL_ADC_GetOffsetChannel>
 800bb4e:	4603      	mov	r3, r0
 800bb50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bb54:	fa93 f3a3 	rbit	r3, r3
 800bb58:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800bb5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb5c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800bb5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d101      	bne.n	800bb68 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800bb64:	2320      	movs	r3, #32
 800bb66:	e003      	b.n	800bb70 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800bb68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb6a:	fab3 f383 	clz	r3, r3
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d105      	bne.n	800bb8a <HAL_ADC_ConfigChannel+0x3f2>
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	0e9b      	lsrs	r3, r3, #26
 800bb84:	f003 031f 	and.w	r3, r3, #31
 800bb88:	e011      	b.n	800bbae <HAL_ADC_ConfigChannel+0x416>
 800bb8a:	683b      	ldr	r3, [r7, #0]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bb90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb92:	fa93 f3a3 	rbit	r3, r3
 800bb96:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800bb98:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800bb9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d101      	bne.n	800bba6 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800bba2:	2320      	movs	r3, #32
 800bba4:	e003      	b.n	800bbae <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800bba6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bba8:	fab3 f383 	clz	r3, r3
 800bbac:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800bbae:	429a      	cmp	r2, r3
 800bbb0:	d106      	bne.n	800bbc0 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	2103      	movs	r1, #3
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f7ff f87a 	bl	800acb4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	f7ff f9e5 	bl	800af94 <LL_ADC_IsEnabled>
 800bbca:	4603      	mov	r3, r0
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	f040 813d 	bne.w	800be4c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6818      	ldr	r0, [r3, #0]
 800bbd6:	683b      	ldr	r3, [r7, #0]
 800bbd8:	6819      	ldr	r1, [r3, #0]
 800bbda:	683b      	ldr	r3, [r7, #0]
 800bbdc:	68db      	ldr	r3, [r3, #12]
 800bbde:	461a      	mov	r2, r3
 800bbe0:	f7ff f936 	bl	800ae50 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	68db      	ldr	r3, [r3, #12]
 800bbe8:	4aa2      	ldr	r2, [pc, #648]	@ (800be74 <HAL_ADC_ConfigChannel+0x6dc>)
 800bbea:	4293      	cmp	r3, r2
 800bbec:	f040 812e 	bne.w	800be4c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d10b      	bne.n	800bc18 <HAL_ADC_ConfigChannel+0x480>
 800bc00:	683b      	ldr	r3, [r7, #0]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	0e9b      	lsrs	r3, r3, #26
 800bc06:	3301      	adds	r3, #1
 800bc08:	f003 031f 	and.w	r3, r3, #31
 800bc0c:	2b09      	cmp	r3, #9
 800bc0e:	bf94      	ite	ls
 800bc10:	2301      	movls	r3, #1
 800bc12:	2300      	movhi	r3, #0
 800bc14:	b2db      	uxtb	r3, r3
 800bc16:	e019      	b.n	800bc4c <HAL_ADC_ConfigChannel+0x4b4>
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc20:	fa93 f3a3 	rbit	r3, r3
 800bc24:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800bc26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bc28:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800bc2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d101      	bne.n	800bc34 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800bc30:	2320      	movs	r3, #32
 800bc32:	e003      	b.n	800bc3c <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800bc34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bc36:	fab3 f383 	clz	r3, r3
 800bc3a:	b2db      	uxtb	r3, r3
 800bc3c:	3301      	adds	r3, #1
 800bc3e:	f003 031f 	and.w	r3, r3, #31
 800bc42:	2b09      	cmp	r3, #9
 800bc44:	bf94      	ite	ls
 800bc46:	2301      	movls	r3, #1
 800bc48:	2300      	movhi	r3, #0
 800bc4a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d079      	beq.n	800bd44 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d107      	bne.n	800bc6c <HAL_ADC_ConfigChannel+0x4d4>
 800bc5c:	683b      	ldr	r3, [r7, #0]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	0e9b      	lsrs	r3, r3, #26
 800bc62:	3301      	adds	r3, #1
 800bc64:	069b      	lsls	r3, r3, #26
 800bc66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bc6a:	e015      	b.n	800bc98 <HAL_ADC_ConfigChannel+0x500>
 800bc6c:	683b      	ldr	r3, [r7, #0]
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bc72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bc74:	fa93 f3a3 	rbit	r3, r3
 800bc78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800bc7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc7c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800bc7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d101      	bne.n	800bc88 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800bc84:	2320      	movs	r3, #32
 800bc86:	e003      	b.n	800bc90 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800bc88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc8a:	fab3 f383 	clz	r3, r3
 800bc8e:	b2db      	uxtb	r3, r3
 800bc90:	3301      	adds	r3, #1
 800bc92:	069b      	lsls	r3, r3, #26
 800bc94:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d109      	bne.n	800bcb8 <HAL_ADC_ConfigChannel+0x520>
 800bca4:	683b      	ldr	r3, [r7, #0]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	0e9b      	lsrs	r3, r3, #26
 800bcaa:	3301      	adds	r3, #1
 800bcac:	f003 031f 	and.w	r3, r3, #31
 800bcb0:	2101      	movs	r1, #1
 800bcb2:	fa01 f303 	lsl.w	r3, r1, r3
 800bcb6:	e017      	b.n	800bce8 <HAL_ADC_ConfigChannel+0x550>
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bcbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bcc0:	fa93 f3a3 	rbit	r3, r3
 800bcc4:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800bcc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800bcca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d101      	bne.n	800bcd4 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800bcd0:	2320      	movs	r3, #32
 800bcd2:	e003      	b.n	800bcdc <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800bcd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bcd6:	fab3 f383 	clz	r3, r3
 800bcda:	b2db      	uxtb	r3, r3
 800bcdc:	3301      	adds	r3, #1
 800bcde:	f003 031f 	and.w	r3, r3, #31
 800bce2:	2101      	movs	r1, #1
 800bce4:	fa01 f303 	lsl.w	r3, r1, r3
 800bce8:	ea42 0103 	orr.w	r1, r2, r3
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bcf4:	2b00      	cmp	r3, #0
 800bcf6:	d10a      	bne.n	800bd0e <HAL_ADC_ConfigChannel+0x576>
 800bcf8:	683b      	ldr	r3, [r7, #0]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	0e9b      	lsrs	r3, r3, #26
 800bcfe:	3301      	adds	r3, #1
 800bd00:	f003 021f 	and.w	r2, r3, #31
 800bd04:	4613      	mov	r3, r2
 800bd06:	005b      	lsls	r3, r3, #1
 800bd08:	4413      	add	r3, r2
 800bd0a:	051b      	lsls	r3, r3, #20
 800bd0c:	e018      	b.n	800bd40 <HAL_ADC_ConfigChannel+0x5a8>
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd16:	fa93 f3a3 	rbit	r3, r3
 800bd1a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800bd1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800bd20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d101      	bne.n	800bd2a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800bd26:	2320      	movs	r3, #32
 800bd28:	e003      	b.n	800bd32 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800bd2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd2c:	fab3 f383 	clz	r3, r3
 800bd30:	b2db      	uxtb	r3, r3
 800bd32:	3301      	adds	r3, #1
 800bd34:	f003 021f 	and.w	r2, r3, #31
 800bd38:	4613      	mov	r3, r2
 800bd3a:	005b      	lsls	r3, r3, #1
 800bd3c:	4413      	add	r3, r2
 800bd3e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800bd40:	430b      	orrs	r3, r1
 800bd42:	e07e      	b.n	800be42 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800bd44:	683b      	ldr	r3, [r7, #0]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d107      	bne.n	800bd60 <HAL_ADC_ConfigChannel+0x5c8>
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	0e9b      	lsrs	r3, r3, #26
 800bd56:	3301      	adds	r3, #1
 800bd58:	069b      	lsls	r3, r3, #26
 800bd5a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bd5e:	e015      	b.n	800bd8c <HAL_ADC_ConfigChannel+0x5f4>
 800bd60:	683b      	ldr	r3, [r7, #0]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bd66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd68:	fa93 f3a3 	rbit	r3, r3
 800bd6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800bd6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd70:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800bd72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d101      	bne.n	800bd7c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800bd78:	2320      	movs	r3, #32
 800bd7a:	e003      	b.n	800bd84 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800bd7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd7e:	fab3 f383 	clz	r3, r3
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	3301      	adds	r3, #1
 800bd86:	069b      	lsls	r3, r3, #26
 800bd88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd94:	2b00      	cmp	r3, #0
 800bd96:	d109      	bne.n	800bdac <HAL_ADC_ConfigChannel+0x614>
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	0e9b      	lsrs	r3, r3, #26
 800bd9e:	3301      	adds	r3, #1
 800bda0:	f003 031f 	and.w	r3, r3, #31
 800bda4:	2101      	movs	r1, #1
 800bda6:	fa01 f303 	lsl.w	r3, r1, r3
 800bdaa:	e017      	b.n	800bddc <HAL_ADC_ConfigChannel+0x644>
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800bdb2:	6a3b      	ldr	r3, [r7, #32]
 800bdb4:	fa93 f3a3 	rbit	r3, r3
 800bdb8:	61fb      	str	r3, [r7, #28]
  return result;
 800bdba:	69fb      	ldr	r3, [r7, #28]
 800bdbc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800bdbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d101      	bne.n	800bdc8 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800bdc4:	2320      	movs	r3, #32
 800bdc6:	e003      	b.n	800bdd0 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800bdc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdca:	fab3 f383 	clz	r3, r3
 800bdce:	b2db      	uxtb	r3, r3
 800bdd0:	3301      	adds	r3, #1
 800bdd2:	f003 031f 	and.w	r3, r3, #31
 800bdd6:	2101      	movs	r1, #1
 800bdd8:	fa01 f303 	lsl.w	r3, r1, r3
 800bddc:	ea42 0103 	orr.w	r1, r2, r3
 800bde0:	683b      	ldr	r3, [r7, #0]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d10d      	bne.n	800be08 <HAL_ADC_ConfigChannel+0x670>
 800bdec:	683b      	ldr	r3, [r7, #0]
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	0e9b      	lsrs	r3, r3, #26
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	f003 021f 	and.w	r2, r3, #31
 800bdf8:	4613      	mov	r3, r2
 800bdfa:	005b      	lsls	r3, r3, #1
 800bdfc:	4413      	add	r3, r2
 800bdfe:	3b1e      	subs	r3, #30
 800be00:	051b      	lsls	r3, r3, #20
 800be02:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800be06:	e01b      	b.n	800be40 <HAL_ADC_ConfigChannel+0x6a8>
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	fa93 f3a3 	rbit	r3, r3
 800be14:	613b      	str	r3, [r7, #16]
  return result;
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800be1a:	69bb      	ldr	r3, [r7, #24]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d101      	bne.n	800be24 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800be20:	2320      	movs	r3, #32
 800be22:	e003      	b.n	800be2c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800be24:	69bb      	ldr	r3, [r7, #24]
 800be26:	fab3 f383 	clz	r3, r3
 800be2a:	b2db      	uxtb	r3, r3
 800be2c:	3301      	adds	r3, #1
 800be2e:	f003 021f 	and.w	r2, r3, #31
 800be32:	4613      	mov	r3, r2
 800be34:	005b      	lsls	r3, r3, #1
 800be36:	4413      	add	r3, r2
 800be38:	3b1e      	subs	r3, #30
 800be3a:	051b      	lsls	r3, r3, #20
 800be3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800be40:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800be42:	683a      	ldr	r2, [r7, #0]
 800be44:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800be46:	4619      	mov	r1, r3
 800be48:	f7fe ffd7 	bl	800adfa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800be4c:	683b      	ldr	r3, [r7, #0]
 800be4e:	681a      	ldr	r2, [r3, #0]
 800be50:	4b09      	ldr	r3, [pc, #36]	@ (800be78 <HAL_ADC_ConfigChannel+0x6e0>)
 800be52:	4013      	ands	r3, r2
 800be54:	2b00      	cmp	r3, #0
 800be56:	f000 80be 	beq.w	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be62:	d004      	beq.n	800be6e <HAL_ADC_ConfigChannel+0x6d6>
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4a04      	ldr	r2, [pc, #16]	@ (800be7c <HAL_ADC_ConfigChannel+0x6e4>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	d10a      	bne.n	800be84 <HAL_ADC_ConfigChannel+0x6ec>
 800be6e:	4b04      	ldr	r3, [pc, #16]	@ (800be80 <HAL_ADC_ConfigChannel+0x6e8>)
 800be70:	e009      	b.n	800be86 <HAL_ADC_ConfigChannel+0x6ee>
 800be72:	bf00      	nop
 800be74:	407f0000 	.word	0x407f0000
 800be78:	80080000 	.word	0x80080000
 800be7c:	50000100 	.word	0x50000100
 800be80:	50000300 	.word	0x50000300
 800be84:	4b59      	ldr	r3, [pc, #356]	@ (800bfec <HAL_ADC_ConfigChannel+0x854>)
 800be86:	4618      	mov	r0, r3
 800be88:	f7fe fecc 	bl	800ac24 <LL_ADC_GetCommonPathInternalCh>
 800be8c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	681b      	ldr	r3, [r3, #0]
 800be94:	4a56      	ldr	r2, [pc, #344]	@ (800bff0 <HAL_ADC_ConfigChannel+0x858>)
 800be96:	4293      	cmp	r3, r2
 800be98:	d004      	beq.n	800bea4 <HAL_ADC_ConfigChannel+0x70c>
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	4a55      	ldr	r2, [pc, #340]	@ (800bff4 <HAL_ADC_ConfigChannel+0x85c>)
 800bea0:	4293      	cmp	r3, r2
 800bea2:	d13a      	bne.n	800bf1a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800bea4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bea8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800beac:	2b00      	cmp	r3, #0
 800beae:	d134      	bne.n	800bf1a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800beb8:	d005      	beq.n	800bec6 <HAL_ADC_ConfigChannel+0x72e>
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	4a4e      	ldr	r2, [pc, #312]	@ (800bff8 <HAL_ADC_ConfigChannel+0x860>)
 800bec0:	4293      	cmp	r3, r2
 800bec2:	f040 8085 	bne.w	800bfd0 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bece:	d004      	beq.n	800beda <HAL_ADC_ConfigChannel+0x742>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	4a49      	ldr	r2, [pc, #292]	@ (800bffc <HAL_ADC_ConfigChannel+0x864>)
 800bed6:	4293      	cmp	r3, r2
 800bed8:	d101      	bne.n	800bede <HAL_ADC_ConfigChannel+0x746>
 800beda:	4a49      	ldr	r2, [pc, #292]	@ (800c000 <HAL_ADC_ConfigChannel+0x868>)
 800bedc:	e000      	b.n	800bee0 <HAL_ADC_ConfigChannel+0x748>
 800bede:	4a43      	ldr	r2, [pc, #268]	@ (800bfec <HAL_ADC_ConfigChannel+0x854>)
 800bee0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bee4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bee8:	4619      	mov	r1, r3
 800beea:	4610      	mov	r0, r2
 800beec:	f7fe fe87 	bl	800abfe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bef0:	4b44      	ldr	r3, [pc, #272]	@ (800c004 <HAL_ADC_ConfigChannel+0x86c>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	099b      	lsrs	r3, r3, #6
 800bef6:	4a44      	ldr	r2, [pc, #272]	@ (800c008 <HAL_ADC_ConfigChannel+0x870>)
 800bef8:	fba2 2303 	umull	r2, r3, r2, r3
 800befc:	099b      	lsrs	r3, r3, #6
 800befe:	1c5a      	adds	r2, r3, #1
 800bf00:	4613      	mov	r3, r2
 800bf02:	005b      	lsls	r3, r3, #1
 800bf04:	4413      	add	r3, r2
 800bf06:	009b      	lsls	r3, r3, #2
 800bf08:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bf0a:	e002      	b.n	800bf12 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	3b01      	subs	r3, #1
 800bf10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d1f9      	bne.n	800bf0c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bf18:	e05a      	b.n	800bfd0 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	681b      	ldr	r3, [r3, #0]
 800bf1e:	4a3b      	ldr	r2, [pc, #236]	@ (800c00c <HAL_ADC_ConfigChannel+0x874>)
 800bf20:	4293      	cmp	r3, r2
 800bf22:	d125      	bne.n	800bf70 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800bf24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bf28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d11f      	bne.n	800bf70 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	4a31      	ldr	r2, [pc, #196]	@ (800bffc <HAL_ADC_ConfigChannel+0x864>)
 800bf36:	4293      	cmp	r3, r2
 800bf38:	d104      	bne.n	800bf44 <HAL_ADC_ConfigChannel+0x7ac>
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a34      	ldr	r2, [pc, #208]	@ (800c010 <HAL_ADC_ConfigChannel+0x878>)
 800bf40:	4293      	cmp	r3, r2
 800bf42:	d047      	beq.n	800bfd4 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf4c:	d004      	beq.n	800bf58 <HAL_ADC_ConfigChannel+0x7c0>
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	4a2a      	ldr	r2, [pc, #168]	@ (800bffc <HAL_ADC_ConfigChannel+0x864>)
 800bf54:	4293      	cmp	r3, r2
 800bf56:	d101      	bne.n	800bf5c <HAL_ADC_ConfigChannel+0x7c4>
 800bf58:	4a29      	ldr	r2, [pc, #164]	@ (800c000 <HAL_ADC_ConfigChannel+0x868>)
 800bf5a:	e000      	b.n	800bf5e <HAL_ADC_ConfigChannel+0x7c6>
 800bf5c:	4a23      	ldr	r2, [pc, #140]	@ (800bfec <HAL_ADC_ConfigChannel+0x854>)
 800bf5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bf62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bf66:	4619      	mov	r1, r3
 800bf68:	4610      	mov	r0, r2
 800bf6a:	f7fe fe48 	bl	800abfe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bf6e:	e031      	b.n	800bfd4 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800bf70:	683b      	ldr	r3, [r7, #0]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	4a27      	ldr	r2, [pc, #156]	@ (800c014 <HAL_ADC_ConfigChannel+0x87c>)
 800bf76:	4293      	cmp	r3, r2
 800bf78:	d12d      	bne.n	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800bf7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bf7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d127      	bne.n	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a1c      	ldr	r2, [pc, #112]	@ (800bffc <HAL_ADC_ConfigChannel+0x864>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d022      	beq.n	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bf98:	d004      	beq.n	800bfa4 <HAL_ADC_ConfigChannel+0x80c>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a17      	ldr	r2, [pc, #92]	@ (800bffc <HAL_ADC_ConfigChannel+0x864>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d101      	bne.n	800bfa8 <HAL_ADC_ConfigChannel+0x810>
 800bfa4:	4a16      	ldr	r2, [pc, #88]	@ (800c000 <HAL_ADC_ConfigChannel+0x868>)
 800bfa6:	e000      	b.n	800bfaa <HAL_ADC_ConfigChannel+0x812>
 800bfa8:	4a10      	ldr	r2, [pc, #64]	@ (800bfec <HAL_ADC_ConfigChannel+0x854>)
 800bfaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bfae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bfb2:	4619      	mov	r1, r3
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	f7fe fe22 	bl	800abfe <LL_ADC_SetCommonPathInternalCh>
 800bfba:	e00c      	b.n	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bfc0:	f043 0220 	orr.w	r2, r3, #32
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800bfce:	e002      	b.n	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bfd0:	bf00      	nop
 800bfd2:	e000      	b.n	800bfd6 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bfd4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2200      	movs	r2, #0
 800bfda:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bfde:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	37d8      	adds	r7, #216	@ 0xd8
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
 800bfea:	bf00      	nop
 800bfec:	50000700 	.word	0x50000700
 800bff0:	c3210000 	.word	0xc3210000
 800bff4:	90c00010 	.word	0x90c00010
 800bff8:	50000600 	.word	0x50000600
 800bffc:	50000100 	.word	0x50000100
 800c000:	50000300 	.word	0x50000300
 800c004:	20000044 	.word	0x20000044
 800c008:	053e2d63 	.word	0x053e2d63
 800c00c:	c7520000 	.word	0xc7520000
 800c010:	50000500 	.word	0x50000500
 800c014:	cb840000 	.word	0xcb840000

0800c018 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b084      	sub	sp, #16
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800c020:	2300      	movs	r3, #0
 800c022:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	4618      	mov	r0, r3
 800c02a:	f7fe ffb3 	bl	800af94 <LL_ADC_IsEnabled>
 800c02e:	4603      	mov	r3, r0
 800c030:	2b00      	cmp	r3, #0
 800c032:	d176      	bne.n	800c122 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	689a      	ldr	r2, [r3, #8]
 800c03a:	4b3c      	ldr	r3, [pc, #240]	@ (800c12c <ADC_Enable+0x114>)
 800c03c:	4013      	ands	r3, r2
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d00d      	beq.n	800c05e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c046:	f043 0210 	orr.w	r2, r3, #16
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c052:	f043 0201 	orr.w	r2, r3, #1
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c05a:	2301      	movs	r3, #1
 800c05c:	e062      	b.n	800c124 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	4618      	mov	r0, r3
 800c064:	f7fe ff82 	bl	800af6c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c070:	d004      	beq.n	800c07c <ADC_Enable+0x64>
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4a2e      	ldr	r2, [pc, #184]	@ (800c130 <ADC_Enable+0x118>)
 800c078:	4293      	cmp	r3, r2
 800c07a:	d101      	bne.n	800c080 <ADC_Enable+0x68>
 800c07c:	4b2d      	ldr	r3, [pc, #180]	@ (800c134 <ADC_Enable+0x11c>)
 800c07e:	e000      	b.n	800c082 <ADC_Enable+0x6a>
 800c080:	4b2d      	ldr	r3, [pc, #180]	@ (800c138 <ADC_Enable+0x120>)
 800c082:	4618      	mov	r0, r3
 800c084:	f7fe fdce 	bl	800ac24 <LL_ADC_GetCommonPathInternalCh>
 800c088:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800c08a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d013      	beq.n	800c0ba <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800c092:	4b2a      	ldr	r3, [pc, #168]	@ (800c13c <ADC_Enable+0x124>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	099b      	lsrs	r3, r3, #6
 800c098:	4a29      	ldr	r2, [pc, #164]	@ (800c140 <ADC_Enable+0x128>)
 800c09a:	fba2 2303 	umull	r2, r3, r2, r3
 800c09e:	099b      	lsrs	r3, r3, #6
 800c0a0:	1c5a      	adds	r2, r3, #1
 800c0a2:	4613      	mov	r3, r2
 800c0a4:	005b      	lsls	r3, r3, #1
 800c0a6:	4413      	add	r3, r2
 800c0a8:	009b      	lsls	r3, r3, #2
 800c0aa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c0ac:	e002      	b.n	800c0b4 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	3b01      	subs	r3, #1
 800c0b2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d1f9      	bne.n	800c0ae <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800c0ba:	f7fe fd5f 	bl	800ab7c <HAL_GetTick>
 800c0be:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c0c0:	e028      	b.n	800c114 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f7fe ff64 	bl	800af94 <LL_ADC_IsEnabled>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d104      	bne.n	800c0dc <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	4618      	mov	r0, r3
 800c0d8:	f7fe ff48 	bl	800af6c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800c0dc:	f7fe fd4e 	bl	800ab7c <HAL_GetTick>
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	1ad3      	subs	r3, r2, r3
 800c0e6:	2b02      	cmp	r3, #2
 800c0e8:	d914      	bls.n	800c114 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	681b      	ldr	r3, [r3, #0]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	f003 0301 	and.w	r3, r3, #1
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d00d      	beq.n	800c114 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c0fc:	f043 0210 	orr.w	r2, r3, #16
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c108:	f043 0201 	orr.w	r2, r3, #1
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800c110:	2301      	movs	r3, #1
 800c112:	e007      	b.n	800c124 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	f003 0301 	and.w	r3, r3, #1
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d1cf      	bne.n	800c0c2 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800c122:	2300      	movs	r3, #0
}
 800c124:	4618      	mov	r0, r3
 800c126:	3710      	adds	r7, #16
 800c128:	46bd      	mov	sp, r7
 800c12a:	bd80      	pop	{r7, pc}
 800c12c:	8000003f 	.word	0x8000003f
 800c130:	50000100 	.word	0x50000100
 800c134:	50000300 	.word	0x50000300
 800c138:	50000700 	.word	0x50000700
 800c13c:	20000044 	.word	0x20000044
 800c140:	053e2d63 	.word	0x053e2d63

0800c144 <LL_ADC_IsEnabled>:
{
 800c144:	b480      	push	{r7}
 800c146:	b083      	sub	sp, #12
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	689b      	ldr	r3, [r3, #8]
 800c150:	f003 0301 	and.w	r3, r3, #1
 800c154:	2b01      	cmp	r3, #1
 800c156:	d101      	bne.n	800c15c <LL_ADC_IsEnabled+0x18>
 800c158:	2301      	movs	r3, #1
 800c15a:	e000      	b.n	800c15e <LL_ADC_IsEnabled+0x1a>
 800c15c:	2300      	movs	r3, #0
}
 800c15e:	4618      	mov	r0, r3
 800c160:	370c      	adds	r7, #12
 800c162:	46bd      	mov	sp, r7
 800c164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c168:	4770      	bx	lr

0800c16a <LL_ADC_REG_IsConversionOngoing>:
{
 800c16a:	b480      	push	{r7}
 800c16c:	b083      	sub	sp, #12
 800c16e:	af00      	add	r7, sp, #0
 800c170:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	689b      	ldr	r3, [r3, #8]
 800c176:	f003 0304 	and.w	r3, r3, #4
 800c17a:	2b04      	cmp	r3, #4
 800c17c:	d101      	bne.n	800c182 <LL_ADC_REG_IsConversionOngoing+0x18>
 800c17e:	2301      	movs	r3, #1
 800c180:	e000      	b.n	800c184 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800c182:	2300      	movs	r3, #0
}
 800c184:	4618      	mov	r0, r3
 800c186:	370c      	adds	r7, #12
 800c188:	46bd      	mov	sp, r7
 800c18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c18e:	4770      	bx	lr

0800c190 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800c190:	b590      	push	{r4, r7, lr}
 800c192:	b0a1      	sub	sp, #132	@ 0x84
 800c194:	af00      	add	r7, sp, #0
 800c196:	6078      	str	r0, [r7, #4]
 800c198:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800c19a:	2300      	movs	r3, #0
 800c19c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800c1a6:	2b01      	cmp	r3, #1
 800c1a8:	d101      	bne.n	800c1ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800c1aa:	2302      	movs	r3, #2
 800c1ac:	e0e7      	b.n	800c37e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	2201      	movs	r2, #1
 800c1b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c1c6:	d102      	bne.n	800c1ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800c1c8:	4b6f      	ldr	r3, [pc, #444]	@ (800c388 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c1ca:	60bb      	str	r3, [r7, #8]
 800c1cc:	e009      	b.n	800c1e2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	4a6e      	ldr	r2, [pc, #440]	@ (800c38c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c1d4:	4293      	cmp	r3, r2
 800c1d6:	d102      	bne.n	800c1de <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800c1d8:	4b6d      	ldr	r3, [pc, #436]	@ (800c390 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c1da:	60bb      	str	r3, [r7, #8]
 800c1dc:	e001      	b.n	800c1e2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800c1de:	2300      	movs	r3, #0
 800c1e0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800c1e2:	68bb      	ldr	r3, [r7, #8]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d10b      	bne.n	800c200 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c1ec:	f043 0220 	orr.w	r2, r3, #32
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	e0be      	b.n	800c37e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800c200:	68bb      	ldr	r3, [r7, #8]
 800c202:	4618      	mov	r0, r3
 800c204:	f7ff ffb1 	bl	800c16a <LL_ADC_REG_IsConversionOngoing>
 800c208:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	4618      	mov	r0, r3
 800c210:	f7ff ffab 	bl	800c16a <LL_ADC_REG_IsConversionOngoing>
 800c214:	4603      	mov	r3, r0
 800c216:	2b00      	cmp	r3, #0
 800c218:	f040 80a0 	bne.w	800c35c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800c21c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c21e:	2b00      	cmp	r3, #0
 800c220:	f040 809c 	bne.w	800c35c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c22c:	d004      	beq.n	800c238 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	4a55      	ldr	r2, [pc, #340]	@ (800c388 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c234:	4293      	cmp	r3, r2
 800c236:	d101      	bne.n	800c23c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800c238:	4b56      	ldr	r3, [pc, #344]	@ (800c394 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800c23a:	e000      	b.n	800c23e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800c23c:	4b56      	ldr	r3, [pc, #344]	@ (800c398 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800c23e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c240:	683b      	ldr	r3, [r7, #0]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	2b00      	cmp	r3, #0
 800c246:	d04b      	beq.n	800c2e0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800c248:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c24a:	689b      	ldr	r3, [r3, #8]
 800c24c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c250:	683b      	ldr	r3, [r7, #0]
 800c252:	6859      	ldr	r1, [r3, #4]
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800c25a:	035b      	lsls	r3, r3, #13
 800c25c:	430b      	orrs	r3, r1
 800c25e:	431a      	orrs	r2, r3
 800c260:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c262:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c26c:	d004      	beq.n	800c278 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4a45      	ldr	r2, [pc, #276]	@ (800c388 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c274:	4293      	cmp	r3, r2
 800c276:	d10f      	bne.n	800c298 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800c278:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c27c:	f7ff ff62 	bl	800c144 <LL_ADC_IsEnabled>
 800c280:	4604      	mov	r4, r0
 800c282:	4841      	ldr	r0, [pc, #260]	@ (800c388 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c284:	f7ff ff5e 	bl	800c144 <LL_ADC_IsEnabled>
 800c288:	4603      	mov	r3, r0
 800c28a:	4323      	orrs	r3, r4
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	bf0c      	ite	eq
 800c290:	2301      	moveq	r3, #1
 800c292:	2300      	movne	r3, #0
 800c294:	b2db      	uxtb	r3, r3
 800c296:	e012      	b.n	800c2be <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800c298:	483c      	ldr	r0, [pc, #240]	@ (800c38c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c29a:	f7ff ff53 	bl	800c144 <LL_ADC_IsEnabled>
 800c29e:	4604      	mov	r4, r0
 800c2a0:	483b      	ldr	r0, [pc, #236]	@ (800c390 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c2a2:	f7ff ff4f 	bl	800c144 <LL_ADC_IsEnabled>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	431c      	orrs	r4, r3
 800c2aa:	483c      	ldr	r0, [pc, #240]	@ (800c39c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c2ac:	f7ff ff4a 	bl	800c144 <LL_ADC_IsEnabled>
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	4323      	orrs	r3, r4
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	bf0c      	ite	eq
 800c2b8:	2301      	moveq	r3, #1
 800c2ba:	2300      	movne	r3, #0
 800c2bc:	b2db      	uxtb	r3, r3
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d056      	beq.n	800c370 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800c2c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2c4:	689b      	ldr	r3, [r3, #8]
 800c2c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c2ca:	f023 030f 	bic.w	r3, r3, #15
 800c2ce:	683a      	ldr	r2, [r7, #0]
 800c2d0:	6811      	ldr	r1, [r2, #0]
 800c2d2:	683a      	ldr	r2, [r7, #0]
 800c2d4:	6892      	ldr	r2, [r2, #8]
 800c2d6:	430a      	orrs	r2, r1
 800c2d8:	431a      	orrs	r2, r3
 800c2da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2dc:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c2de:	e047      	b.n	800c370 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800c2e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2e2:	689b      	ldr	r3, [r3, #8]
 800c2e4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800c2e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c2ea:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c2f4:	d004      	beq.n	800c300 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	4a23      	ldr	r2, [pc, #140]	@ (800c388 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	d10f      	bne.n	800c320 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800c300:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800c304:	f7ff ff1e 	bl	800c144 <LL_ADC_IsEnabled>
 800c308:	4604      	mov	r4, r0
 800c30a:	481f      	ldr	r0, [pc, #124]	@ (800c388 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800c30c:	f7ff ff1a 	bl	800c144 <LL_ADC_IsEnabled>
 800c310:	4603      	mov	r3, r0
 800c312:	4323      	orrs	r3, r4
 800c314:	2b00      	cmp	r3, #0
 800c316:	bf0c      	ite	eq
 800c318:	2301      	moveq	r3, #1
 800c31a:	2300      	movne	r3, #0
 800c31c:	b2db      	uxtb	r3, r3
 800c31e:	e012      	b.n	800c346 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800c320:	481a      	ldr	r0, [pc, #104]	@ (800c38c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800c322:	f7ff ff0f 	bl	800c144 <LL_ADC_IsEnabled>
 800c326:	4604      	mov	r4, r0
 800c328:	4819      	ldr	r0, [pc, #100]	@ (800c390 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800c32a:	f7ff ff0b 	bl	800c144 <LL_ADC_IsEnabled>
 800c32e:	4603      	mov	r3, r0
 800c330:	431c      	orrs	r4, r3
 800c332:	481a      	ldr	r0, [pc, #104]	@ (800c39c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800c334:	f7ff ff06 	bl	800c144 <LL_ADC_IsEnabled>
 800c338:	4603      	mov	r3, r0
 800c33a:	4323      	orrs	r3, r4
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	bf0c      	ite	eq
 800c340:	2301      	moveq	r3, #1
 800c342:	2300      	movne	r3, #0
 800c344:	b2db      	uxtb	r3, r3
 800c346:	2b00      	cmp	r3, #0
 800c348:	d012      	beq.n	800c370 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800c34a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c34c:	689b      	ldr	r3, [r3, #8]
 800c34e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800c352:	f023 030f 	bic.w	r3, r3, #15
 800c356:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800c358:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c35a:	e009      	b.n	800c370 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c360:	f043 0220 	orr.w	r2, r3, #32
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800c368:	2301      	movs	r3, #1
 800c36a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800c36e:	e000      	b.n	800c372 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800c370:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	2200      	movs	r2, #0
 800c376:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800c37a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3784      	adds	r7, #132	@ 0x84
 800c382:	46bd      	mov	sp, r7
 800c384:	bd90      	pop	{r4, r7, pc}
 800c386:	bf00      	nop
 800c388:	50000100 	.word	0x50000100
 800c38c:	50000400 	.word	0x50000400
 800c390:	50000500 	.word	0x50000500
 800c394:	50000300 	.word	0x50000300
 800c398:	50000700 	.word	0x50000700
 800c39c:	50000600 	.word	0x50000600

0800c3a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c3a0:	b480      	push	{r7}
 800c3a2:	b085      	sub	sp, #20
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	f003 0307 	and.w	r3, r3, #7
 800c3ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c3b0:	4b0c      	ldr	r3, [pc, #48]	@ (800c3e4 <__NVIC_SetPriorityGrouping+0x44>)
 800c3b2:	68db      	ldr	r3, [r3, #12]
 800c3b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800c3b6:	68ba      	ldr	r2, [r7, #8]
 800c3b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800c3bc:	4013      	ands	r3, r2
 800c3be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800c3c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800c3cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c3d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800c3d2:	4a04      	ldr	r2, [pc, #16]	@ (800c3e4 <__NVIC_SetPriorityGrouping+0x44>)
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	60d3      	str	r3, [r2, #12]
}
 800c3d8:	bf00      	nop
 800c3da:	3714      	adds	r7, #20
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3e2:	4770      	bx	lr
 800c3e4:	e000ed00 	.word	0xe000ed00

0800c3e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800c3e8:	b480      	push	{r7}
 800c3ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800c3ec:	4b04      	ldr	r3, [pc, #16]	@ (800c400 <__NVIC_GetPriorityGrouping+0x18>)
 800c3ee:	68db      	ldr	r3, [r3, #12]
 800c3f0:	0a1b      	lsrs	r3, r3, #8
 800c3f2:	f003 0307 	and.w	r3, r3, #7
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fe:	4770      	bx	lr
 800c400:	e000ed00 	.word	0xe000ed00

0800c404 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c404:	b480      	push	{r7}
 800c406:	b083      	sub	sp, #12
 800c408:	af00      	add	r7, sp, #0
 800c40a:	4603      	mov	r3, r0
 800c40c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c40e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c412:	2b00      	cmp	r3, #0
 800c414:	db0b      	blt.n	800c42e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800c416:	79fb      	ldrb	r3, [r7, #7]
 800c418:	f003 021f 	and.w	r2, r3, #31
 800c41c:	4907      	ldr	r1, [pc, #28]	@ (800c43c <__NVIC_EnableIRQ+0x38>)
 800c41e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c422:	095b      	lsrs	r3, r3, #5
 800c424:	2001      	movs	r0, #1
 800c426:	fa00 f202 	lsl.w	r2, r0, r2
 800c42a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800c42e:	bf00      	nop
 800c430:	370c      	adds	r7, #12
 800c432:	46bd      	mov	sp, r7
 800c434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c438:	4770      	bx	lr
 800c43a:	bf00      	nop
 800c43c:	e000e100 	.word	0xe000e100

0800c440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c440:	b480      	push	{r7}
 800c442:	b083      	sub	sp, #12
 800c444:	af00      	add	r7, sp, #0
 800c446:	4603      	mov	r3, r0
 800c448:	6039      	str	r1, [r7, #0]
 800c44a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c44c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c450:	2b00      	cmp	r3, #0
 800c452:	db0a      	blt.n	800c46a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c454:	683b      	ldr	r3, [r7, #0]
 800c456:	b2da      	uxtb	r2, r3
 800c458:	490c      	ldr	r1, [pc, #48]	@ (800c48c <__NVIC_SetPriority+0x4c>)
 800c45a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c45e:	0112      	lsls	r2, r2, #4
 800c460:	b2d2      	uxtb	r2, r2
 800c462:	440b      	add	r3, r1
 800c464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c468:	e00a      	b.n	800c480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c46a:	683b      	ldr	r3, [r7, #0]
 800c46c:	b2da      	uxtb	r2, r3
 800c46e:	4908      	ldr	r1, [pc, #32]	@ (800c490 <__NVIC_SetPriority+0x50>)
 800c470:	79fb      	ldrb	r3, [r7, #7]
 800c472:	f003 030f 	and.w	r3, r3, #15
 800c476:	3b04      	subs	r3, #4
 800c478:	0112      	lsls	r2, r2, #4
 800c47a:	b2d2      	uxtb	r2, r2
 800c47c:	440b      	add	r3, r1
 800c47e:	761a      	strb	r2, [r3, #24]
}
 800c480:	bf00      	nop
 800c482:	370c      	adds	r7, #12
 800c484:	46bd      	mov	sp, r7
 800c486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48a:	4770      	bx	lr
 800c48c:	e000e100 	.word	0xe000e100
 800c490:	e000ed00 	.word	0xe000ed00

0800c494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c494:	b480      	push	{r7}
 800c496:	b089      	sub	sp, #36	@ 0x24
 800c498:	af00      	add	r7, sp, #0
 800c49a:	60f8      	str	r0, [r7, #12]
 800c49c:	60b9      	str	r1, [r7, #8]
 800c49e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f003 0307 	and.w	r3, r3, #7
 800c4a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c4a8:	69fb      	ldr	r3, [r7, #28]
 800c4aa:	f1c3 0307 	rsb	r3, r3, #7
 800c4ae:	2b04      	cmp	r3, #4
 800c4b0:	bf28      	it	cs
 800c4b2:	2304      	movcs	r3, #4
 800c4b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c4b6:	69fb      	ldr	r3, [r7, #28]
 800c4b8:	3304      	adds	r3, #4
 800c4ba:	2b06      	cmp	r3, #6
 800c4bc:	d902      	bls.n	800c4c4 <NVIC_EncodePriority+0x30>
 800c4be:	69fb      	ldr	r3, [r7, #28]
 800c4c0:	3b03      	subs	r3, #3
 800c4c2:	e000      	b.n	800c4c6 <NVIC_EncodePriority+0x32>
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c4c8:	f04f 32ff 	mov.w	r2, #4294967295
 800c4cc:	69bb      	ldr	r3, [r7, #24]
 800c4ce:	fa02 f303 	lsl.w	r3, r2, r3
 800c4d2:	43da      	mvns	r2, r3
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	401a      	ands	r2, r3
 800c4d8:	697b      	ldr	r3, [r7, #20]
 800c4da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c4dc:	f04f 31ff 	mov.w	r1, #4294967295
 800c4e0:	697b      	ldr	r3, [r7, #20]
 800c4e2:	fa01 f303 	lsl.w	r3, r1, r3
 800c4e6:	43d9      	mvns	r1, r3
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c4ec:	4313      	orrs	r3, r2
         );
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3724      	adds	r7, #36	@ 0x24
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f8:	4770      	bx	lr
	...

0800c4fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b082      	sub	sp, #8
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	3b01      	subs	r3, #1
 800c508:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c50c:	d301      	bcc.n	800c512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c50e:	2301      	movs	r3, #1
 800c510:	e00f      	b.n	800c532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c512:	4a0a      	ldr	r2, [pc, #40]	@ (800c53c <SysTick_Config+0x40>)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	3b01      	subs	r3, #1
 800c518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c51a:	210f      	movs	r1, #15
 800c51c:	f04f 30ff 	mov.w	r0, #4294967295
 800c520:	f7ff ff8e 	bl	800c440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c524:	4b05      	ldr	r3, [pc, #20]	@ (800c53c <SysTick_Config+0x40>)
 800c526:	2200      	movs	r2, #0
 800c528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c52a:	4b04      	ldr	r3, [pc, #16]	@ (800c53c <SysTick_Config+0x40>)
 800c52c:	2207      	movs	r2, #7
 800c52e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c530:	2300      	movs	r3, #0
}
 800c532:	4618      	mov	r0, r3
 800c534:	3708      	adds	r7, #8
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}
 800c53a:	bf00      	nop
 800c53c:	e000e010 	.word	0xe000e010

0800c540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b082      	sub	sp, #8
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f7ff ff29 	bl	800c3a0 <__NVIC_SetPriorityGrouping>
}
 800c54e:	bf00      	nop
 800c550:	3708      	adds	r7, #8
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}

0800c556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c556:	b580      	push	{r7, lr}
 800c558:	b086      	sub	sp, #24
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	4603      	mov	r3, r0
 800c55e:	60b9      	str	r1, [r7, #8]
 800c560:	607a      	str	r2, [r7, #4]
 800c562:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c564:	f7ff ff40 	bl	800c3e8 <__NVIC_GetPriorityGrouping>
 800c568:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	68b9      	ldr	r1, [r7, #8]
 800c56e:	6978      	ldr	r0, [r7, #20]
 800c570:	f7ff ff90 	bl	800c494 <NVIC_EncodePriority>
 800c574:	4602      	mov	r2, r0
 800c576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c57a:	4611      	mov	r1, r2
 800c57c:	4618      	mov	r0, r3
 800c57e:	f7ff ff5f 	bl	800c440 <__NVIC_SetPriority>
}
 800c582:	bf00      	nop
 800c584:	3718      	adds	r7, #24
 800c586:	46bd      	mov	sp, r7
 800c588:	bd80      	pop	{r7, pc}

0800c58a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c58a:	b580      	push	{r7, lr}
 800c58c:	b082      	sub	sp, #8
 800c58e:	af00      	add	r7, sp, #0
 800c590:	4603      	mov	r3, r0
 800c592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c598:	4618      	mov	r0, r3
 800c59a:	f7ff ff33 	bl	800c404 <__NVIC_EnableIRQ>
}
 800c59e:	bf00      	nop
 800c5a0:	3708      	adds	r7, #8
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}

0800c5a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c5a6:	b580      	push	{r7, lr}
 800c5a8:	b082      	sub	sp, #8
 800c5aa:	af00      	add	r7, sp, #0
 800c5ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f7ff ffa4 	bl	800c4fc <SysTick_Config>
 800c5b4:	4603      	mov	r3, r0
}
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	3708      	adds	r7, #8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
	...

0800c5c0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b084      	sub	sp, #16
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d101      	bne.n	800c5d2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800c5ce:	2301      	movs	r3, #1
 800c5d0:	e147      	b.n	800c862 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c5d8:	b2db      	uxtb	r3, r3
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d106      	bne.n	800c5ec <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800c5e6:	6878      	ldr	r0, [r7, #4]
 800c5e8:	f7fd fed0 	bl	800a38c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	681b      	ldr	r3, [r3, #0]
 800c5f0:	699a      	ldr	r2, [r3, #24]
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f022 0210 	bic.w	r2, r2, #16
 800c5fa:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c5fc:	f7fe fabe 	bl	800ab7c <HAL_GetTick>
 800c600:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c602:	e012      	b.n	800c62a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c604:	f7fe faba 	bl	800ab7c <HAL_GetTick>
 800c608:	4602      	mov	r2, r0
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	1ad3      	subs	r3, r2, r3
 800c60e:	2b0a      	cmp	r3, #10
 800c610:	d90b      	bls.n	800c62a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c616:	f043 0201 	orr.w	r2, r3, #1
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2203      	movs	r2, #3
 800c622:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c626:	2301      	movs	r3, #1
 800c628:	e11b      	b.n	800c862 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	699b      	ldr	r3, [r3, #24]
 800c630:	f003 0308 	and.w	r3, r3, #8
 800c634:	2b08      	cmp	r3, #8
 800c636:	d0e5      	beq.n	800c604 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	699a      	ldr	r2, [r3, #24]
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f042 0201 	orr.w	r2, r2, #1
 800c646:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c648:	f7fe fa98 	bl	800ab7c <HAL_GetTick>
 800c64c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c64e:	e012      	b.n	800c676 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c650:	f7fe fa94 	bl	800ab7c <HAL_GetTick>
 800c654:	4602      	mov	r2, r0
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	1ad3      	subs	r3, r2, r3
 800c65a:	2b0a      	cmp	r3, #10
 800c65c:	d90b      	bls.n	800c676 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c662:	f043 0201 	orr.w	r2, r3, #1
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	2203      	movs	r2, #3
 800c66e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c672:	2301      	movs	r3, #1
 800c674:	e0f5      	b.n	800c862 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	681b      	ldr	r3, [r3, #0]
 800c67a:	699b      	ldr	r3, [r3, #24]
 800c67c:	f003 0301 	and.w	r3, r3, #1
 800c680:	2b00      	cmp	r3, #0
 800c682:	d0e5      	beq.n	800c650 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	699a      	ldr	r2, [r3, #24]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	f042 0202 	orr.w	r2, r2, #2
 800c692:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	4a74      	ldr	r2, [pc, #464]	@ (800c86c <HAL_FDCAN_Init+0x2ac>)
 800c69a:	4293      	cmp	r3, r2
 800c69c:	d103      	bne.n	800c6a6 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800c69e:	4a74      	ldr	r2, [pc, #464]	@ (800c870 <HAL_FDCAN_Init+0x2b0>)
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	685b      	ldr	r3, [r3, #4]
 800c6a4:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	7c1b      	ldrb	r3, [r3, #16]
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d108      	bne.n	800c6c0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	699a      	ldr	r2, [r3, #24]
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c6bc:	619a      	str	r2, [r3, #24]
 800c6be:	e007      	b.n	800c6d0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	699a      	ldr	r2, [r3, #24]
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c6ce:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	7c5b      	ldrb	r3, [r3, #17]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d108      	bne.n	800c6ea <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	699a      	ldr	r2, [r3, #24]
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c6e6:	619a      	str	r2, [r3, #24]
 800c6e8:	e007      	b.n	800c6fa <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	699a      	ldr	r2, [r3, #24]
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c6f8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	7c9b      	ldrb	r3, [r3, #18]
 800c6fe:	2b01      	cmp	r3, #1
 800c700:	d108      	bne.n	800c714 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	699a      	ldr	r2, [r3, #24]
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c710:	619a      	str	r2, [r3, #24]
 800c712:	e007      	b.n	800c724 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	699a      	ldr	r2, [r3, #24]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c722:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	699b      	ldr	r3, [r3, #24]
 800c72a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	689a      	ldr	r2, [r3, #8]
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	430a      	orrs	r2, r1
 800c738:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	699a      	ldr	r2, [r3, #24]
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800c748:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	691a      	ldr	r2, [r3, #16]
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	f022 0210 	bic.w	r2, r2, #16
 800c758:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	68db      	ldr	r3, [r3, #12]
 800c75e:	2b01      	cmp	r3, #1
 800c760:	d108      	bne.n	800c774 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	699a      	ldr	r2, [r3, #24]
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	f042 0204 	orr.w	r2, r2, #4
 800c770:	619a      	str	r2, [r3, #24]
 800c772:	e02c      	b.n	800c7ce <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	68db      	ldr	r3, [r3, #12]
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d028      	beq.n	800c7ce <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	68db      	ldr	r3, [r3, #12]
 800c780:	2b02      	cmp	r3, #2
 800c782:	d01c      	beq.n	800c7be <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	699a      	ldr	r2, [r3, #24]
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c792:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	691a      	ldr	r2, [r3, #16]
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	f042 0210 	orr.w	r2, r2, #16
 800c7a2:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	68db      	ldr	r3, [r3, #12]
 800c7a8:	2b03      	cmp	r3, #3
 800c7aa:	d110      	bne.n	800c7ce <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	699a      	ldr	r2, [r3, #24]
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f042 0220 	orr.w	r2, r2, #32
 800c7ba:	619a      	str	r2, [r3, #24]
 800c7bc:	e007      	b.n	800c7ce <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	699a      	ldr	r2, [r3, #24]
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	f042 0220 	orr.w	r2, r2, #32
 800c7cc:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	699b      	ldr	r3, [r3, #24]
 800c7d2:	3b01      	subs	r3, #1
 800c7d4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	69db      	ldr	r3, [r3, #28]
 800c7da:	3b01      	subs	r3, #1
 800c7dc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c7de:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	6a1b      	ldr	r3, [r3, #32]
 800c7e4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c7e6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	695b      	ldr	r3, [r3, #20]
 800c7ee:	3b01      	subs	r3, #1
 800c7f0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c7f6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c7f8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	689b      	ldr	r3, [r3, #8]
 800c7fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c802:	d115      	bne.n	800c830 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c808:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c80e:	3b01      	subs	r3, #1
 800c810:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c812:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c818:	3b01      	subs	r3, #1
 800c81a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c81c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c824:	3b01      	subs	r3, #1
 800c826:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c82c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c82e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	430a      	orrs	r2, r1
 800c842:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f000 fb24 	bl	800ce94 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2200      	movs	r2, #0
 800c850:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2200      	movs	r2, #0
 800c856:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	2201      	movs	r2, #1
 800c85c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800c860:	2300      	movs	r3, #0
}
 800c862:	4618      	mov	r0, r3
 800c864:	3710      	adds	r7, #16
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	40006400 	.word	0x40006400
 800c870:	40006500 	.word	0x40006500

0800c874 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800c874:	b480      	push	{r7}
 800c876:	b083      	sub	sp, #12
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c882:	b2db      	uxtb	r3, r3
 800c884:	2b01      	cmp	r3, #1
 800c886:	d110      	bne.n	800c8aa <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2202      	movs	r2, #2
 800c88c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	699a      	ldr	r2, [r3, #24]
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	f022 0201 	bic.w	r2, r2, #1
 800c89e:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	2200      	movs	r2, #0
 800c8a4:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800c8a6:	2300      	movs	r3, #0
 800c8a8:	e006      	b.n	800c8b8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8ae:	f043 0204 	orr.w	r2, r3, #4
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c8b6:	2301      	movs	r3, #1
  }
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	370c      	adds	r7, #12
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c2:	4770      	bx	lr

0800c8c4 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b086      	sub	sp, #24
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	60f8      	str	r0, [r7, #12]
 800c8cc:	60b9      	str	r1, [r7, #8]
 800c8ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c8d6:	b2db      	uxtb	r3, r3
 800c8d8:	2b02      	cmp	r3, #2
 800c8da:	d12c      	bne.n	800c936 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c8e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d007      	beq.n	800c8fc <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	e023      	b.n	800c944 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681b      	ldr	r3, [r3, #0]
 800c900:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c904:	0c1b      	lsrs	r3, r3, #16
 800c906:	f003 0303 	and.w	r3, r3, #3
 800c90a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	68b9      	ldr	r1, [r7, #8]
 800c912:	68f8      	ldr	r0, [r7, #12]
 800c914:	f000 fb2a 	bl	800cf6c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	2101      	movs	r1, #1
 800c91e:	697a      	ldr	r2, [r7, #20]
 800c920:	fa01 f202 	lsl.w	r2, r1, r2
 800c924:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800c928:	2201      	movs	r2, #1
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	409a      	lsls	r2, r3
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800c932:	2300      	movs	r3, #0
 800c934:	e006      	b.n	800c944 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c93a:	f043 0208 	orr.w	r2, r3, #8
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c942:	2301      	movs	r3, #1
  }
}
 800c944:	4618      	mov	r0, r3
 800c946:	3718      	adds	r7, #24
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800c94c:	b480      	push	{r7}
 800c94e:	b08b      	sub	sp, #44	@ 0x2c
 800c950:	af00      	add	r7, sp, #0
 800c952:	60f8      	str	r0, [r7, #12]
 800c954:	60b9      	str	r1, [r7, #8]
 800c956:	607a      	str	r2, [r7, #4]
 800c958:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800c95a:	2300      	movs	r3, #0
 800c95c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c964:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800c966:	7efb      	ldrb	r3, [r7, #27]
 800c968:	2b02      	cmp	r3, #2
 800c96a:	f040 80e8 	bne.w	800cb3e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800c96e:	68bb      	ldr	r3, [r7, #8]
 800c970:	2b40      	cmp	r3, #64	@ 0x40
 800c972:	d137      	bne.n	800c9e4 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c97c:	f003 030f 	and.w	r3, r3, #15
 800c980:	2b00      	cmp	r3, #0
 800c982:	d107      	bne.n	800c994 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c988:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800c990:	2301      	movs	r3, #1
 800c992:	e0db      	b.n	800cb4c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c99c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c9a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c9a4:	d10a      	bne.n	800c9bc <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c9ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c9b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c9b6:	d101      	bne.n	800c9bc <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800c9b8:	2301      	movs	r3, #1
 800c9ba:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c9c4:	0a1b      	lsrs	r3, r3, #8
 800c9c6:	f003 0303 	and.w	r3, r3, #3
 800c9ca:	69fa      	ldr	r2, [r7, #28]
 800c9cc:	4413      	add	r3, r2
 800c9ce:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800c9d4:	69fa      	ldr	r2, [r7, #28]
 800c9d6:	4613      	mov	r3, r2
 800c9d8:	00db      	lsls	r3, r3, #3
 800c9da:	4413      	add	r3, r2
 800c9dc:	00db      	lsls	r3, r3, #3
 800c9de:	440b      	add	r3, r1
 800c9e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c9e2:	e036      	b.n	800ca52 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c9ec:	f003 030f 	and.w	r3, r3, #15
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d107      	bne.n	800ca04 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9f8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800ca00:	2301      	movs	r3, #1
 800ca02:	e0a3      	b.n	800cb4c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ca0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ca10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca14:	d10a      	bne.n	800ca2c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ca22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca26:	d101      	bne.n	800ca2c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800ca28:	2301      	movs	r3, #1
 800ca2a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ca34:	0a1b      	lsrs	r3, r3, #8
 800ca36:	f003 0303 	and.w	r3, r3, #3
 800ca3a:	69fa      	ldr	r2, [r7, #28]
 800ca3c:	4413      	add	r3, r2
 800ca3e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800ca44:	69fa      	ldr	r2, [r7, #28]
 800ca46:	4613      	mov	r3, r2
 800ca48:	00db      	lsls	r3, r3, #3
 800ca4a:	4413      	add	r3, r2
 800ca4c:	00db      	lsls	r3, r3, #3
 800ca4e:	440b      	add	r3, r1
 800ca50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800ca52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d107      	bne.n	800ca76 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800ca66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	0c9b      	lsrs	r3, r3, #18
 800ca6c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	e005      	b.n	800ca82 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800ca76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800ca82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800ca8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800ca9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca9c:	3304      	adds	r3, #4
 800ca9e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800caa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	b29a      	uxth	r2, r3
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800caaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	0c1b      	lsrs	r3, r3, #16
 800cab0:	f003 020f 	and.w	r2, r3, #15
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800cab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800cac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800cad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	0e1b      	lsrs	r3, r3, #24
 800cad6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800cade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	0fda      	lsrs	r2, r3, #31
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800cae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caea:	3304      	adds	r3, #4
 800caec:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800caee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf0:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800caf2:	2300      	movs	r3, #0
 800caf4:	623b      	str	r3, [r7, #32]
 800caf6:	e00a      	b.n	800cb0e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800caf8:	697a      	ldr	r2, [r7, #20]
 800cafa:	6a3b      	ldr	r3, [r7, #32]
 800cafc:	441a      	add	r2, r3
 800cafe:	6839      	ldr	r1, [r7, #0]
 800cb00:	6a3b      	ldr	r3, [r7, #32]
 800cb02:	440b      	add	r3, r1
 800cb04:	7812      	ldrb	r2, [r2, #0]
 800cb06:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800cb08:	6a3b      	ldr	r3, [r7, #32]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	623b      	str	r3, [r7, #32]
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	68db      	ldr	r3, [r3, #12]
 800cb12:	4a11      	ldr	r2, [pc, #68]	@ (800cb58 <HAL_FDCAN_GetRxMessage+0x20c>)
 800cb14:	5cd3      	ldrb	r3, [r2, r3]
 800cb16:	461a      	mov	r2, r3
 800cb18:	6a3b      	ldr	r3, [r7, #32]
 800cb1a:	4293      	cmp	r3, r2
 800cb1c:	d3ec      	bcc.n	800caf8 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	2b40      	cmp	r3, #64	@ 0x40
 800cb22:	d105      	bne.n	800cb30 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	69fa      	ldr	r2, [r7, #28]
 800cb2a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800cb2e:	e004      	b.n	800cb3a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	69fa      	ldr	r2, [r7, #28]
 800cb36:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	e006      	b.n	800cb4c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cb42:	f043 0208 	orr.w	r2, r3, #8
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800cb4a:	2301      	movs	r3, #1
  }
}
 800cb4c:	4618      	mov	r0, r3
 800cb4e:	372c      	adds	r7, #44	@ 0x2c
 800cb50:	46bd      	mov	sp, r7
 800cb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb56:	4770      	bx	lr
 800cb58:	08017360 	.word	0x08017360

0800cb5c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b08c      	sub	sp, #48	@ 0x30
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb6a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800cb6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb78:	4013      	ands	r3, r2
 800cb7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb82:	f003 0307 	and.w	r3, r3, #7
 800cb86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cb8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cb90:	4013      	ands	r3, r2
 800cb92:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cb9e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cba8:	4013      	ands	r3, r2
 800cbaa:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbb2:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800cbb6:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbbe:	6a3a      	ldr	r2, [r7, #32]
 800cbc0:	4013      	ands	r3, r2
 800cbc2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbca:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800cbce:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbd6:	69fa      	ldr	r2, [r7, #28]
 800cbd8:	4013      	ands	r3, r2
 800cbda:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cbe2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cbea:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800cbec:	697b      	ldr	r3, [r7, #20]
 800cbee:	099b      	lsrs	r3, r3, #6
 800cbf0:	f003 0301 	and.w	r3, r3, #1
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d00c      	beq.n	800cc12 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800cbf8:	69bb      	ldr	r3, [r7, #24]
 800cbfa:	099b      	lsrs	r3, r3, #6
 800cbfc:	f003 0301 	and.w	r3, r3, #1
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d006      	beq.n	800cc12 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	2240      	movs	r2, #64	@ 0x40
 800cc0a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800cc0c:	6878      	ldr	r0, [r7, #4]
 800cc0e:	f000 f922 	bl	800ce56 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	0a1b      	lsrs	r3, r3, #8
 800cc16:	f003 0301 	and.w	r3, r3, #1
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d01a      	beq.n	800cc54 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800cc1e:	69bb      	ldr	r3, [r7, #24]
 800cc20:	0a1b      	lsrs	r3, r3, #8
 800cc22:	f003 0301 	and.w	r3, r3, #1
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d014      	beq.n	800cc54 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800cc32:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800cc3c:	693a      	ldr	r2, [r7, #16]
 800cc3e:	4013      	ands	r3, r2
 800cc40:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cc4a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800cc4c:	6939      	ldr	r1, [r7, #16]
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f000 f8e2 	bl	800ce18 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800cc54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d007      	beq.n	800cc6a <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cc60:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800cc62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cc64:	6878      	ldr	r0, [r7, #4]
 800cc66:	f000 f8ac 	bl	800cdc2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800cc6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d007      	beq.n	800cc80 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cc76:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800cc78:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cc7a:	6878      	ldr	r0, [r7, #4]
 800cc7c:	f7fd fa8e 	bl	800a19c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800cc80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d007      	beq.n	800cc96 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc8c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800cc8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 f8a1 	bl	800cdd8 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800cc96:	697b      	ldr	r3, [r7, #20]
 800cc98:	0a5b      	lsrs	r3, r3, #9
 800cc9a:	f003 0301 	and.w	r3, r3, #1
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d00d      	beq.n	800ccbe <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800cca2:	69bb      	ldr	r3, [r7, #24]
 800cca4:	0a5b      	lsrs	r3, r3, #9
 800cca6:	f003 0301 	and.w	r3, r3, #1
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d007      	beq.n	800ccbe <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ccb6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800ccb8:	6878      	ldr	r0, [r7, #4]
 800ccba:	f000 f898 	bl	800cdee <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800ccbe:	697b      	ldr	r3, [r7, #20]
 800ccc0:	09db      	lsrs	r3, r3, #7
 800ccc2:	f003 0301 	and.w	r3, r3, #1
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d019      	beq.n	800ccfe <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800ccca:	69bb      	ldr	r3, [r7, #24]
 800cccc:	09db      	lsrs	r3, r3, #7
 800ccce:	f003 0301 	and.w	r3, r3, #1
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d013      	beq.n	800ccfe <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800ccde:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800cce8:	68fa      	ldr	r2, [r7, #12]
 800ccea:	4013      	ands	r3, r2
 800ccec:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	2280      	movs	r2, #128	@ 0x80
 800ccf4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800ccf6:	68f9      	ldr	r1, [r7, #12]
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f000 f882 	bl	800ce02 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800ccfe:	697b      	ldr	r3, [r7, #20]
 800cd00:	0b5b      	lsrs	r3, r3, #13
 800cd02:	f003 0301 	and.w	r3, r3, #1
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d00d      	beq.n	800cd26 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800cd0a:	69bb      	ldr	r3, [r7, #24]
 800cd0c:	0b5b      	lsrs	r3, r3, #13
 800cd0e:	f003 0301 	and.w	r3, r3, #1
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d007      	beq.n	800cd26 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800cd1e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800cd20:	6878      	ldr	r0, [r7, #4]
 800cd22:	f000 f884 	bl	800ce2e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800cd26:	697b      	ldr	r3, [r7, #20]
 800cd28:	0bdb      	lsrs	r3, r3, #15
 800cd2a:	f003 0301 	and.w	r3, r3, #1
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	d00d      	beq.n	800cd4e <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	0bdb      	lsrs	r3, r3, #15
 800cd36:	f003 0301 	and.w	r3, r3, #1
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	d007      	beq.n	800cd4e <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800cd46:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f000 f87a 	bl	800ce42 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	0b9b      	lsrs	r3, r3, #14
 800cd52:	f003 0301 	and.w	r3, r3, #1
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d010      	beq.n	800cd7c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800cd5a:	69bb      	ldr	r3, [r7, #24]
 800cd5c:	0b9b      	lsrs	r3, r3, #14
 800cd5e:	f003 0301 	and.w	r3, r3, #1
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d00a      	beq.n	800cd7c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800cd6e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd74:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800cd7c:	69fb      	ldr	r3, [r7, #28]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d007      	beq.n	800cd92 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	681b      	ldr	r3, [r3, #0]
 800cd86:	69fa      	ldr	r2, [r7, #28]
 800cd88:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800cd8a:	69f9      	ldr	r1, [r7, #28]
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 f876 	bl	800ce7e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800cd92:	6a3b      	ldr	r3, [r7, #32]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d009      	beq.n	800cdac <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	6a3a      	ldr	r2, [r7, #32]
 800cd9e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800cda4:	6a3b      	ldr	r3, [r7, #32]
 800cda6:	431a      	orrs	r2, r3
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d002      	beq.n	800cdba <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 f858 	bl	800ce6a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800cdba:	bf00      	nop
 800cdbc:	3730      	adds	r7, #48	@ 0x30
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	bd80      	pop	{r7, pc}

0800cdc2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800cdc2:	b480      	push	{r7}
 800cdc4:	b083      	sub	sp, #12
 800cdc6:	af00      	add	r7, sp, #0
 800cdc8:	6078      	str	r0, [r7, #4]
 800cdca:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800cdcc:	bf00      	nop
 800cdce:	370c      	adds	r7, #12
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdd6:	4770      	bx	lr

0800cdd8 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800cde2:	bf00      	nop
 800cde4:	370c      	adds	r7, #12
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800cdee:	b480      	push	{r7}
 800cdf0:	b083      	sub	sp, #12
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800cdf6:	bf00      	nop
 800cdf8:	370c      	adds	r7, #12
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce00:	4770      	bx	lr

0800ce02 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800ce02:	b480      	push	{r7}
 800ce04:	b083      	sub	sp, #12
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
 800ce0a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800ce0c:	bf00      	nop
 800ce0e:	370c      	adds	r7, #12
 800ce10:	46bd      	mov	sp, r7
 800ce12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce16:	4770      	bx	lr

0800ce18 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800ce18:	b480      	push	{r7}
 800ce1a:	b083      	sub	sp, #12
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
 800ce20:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800ce22:	bf00      	nop
 800ce24:	370c      	adds	r7, #12
 800ce26:	46bd      	mov	sp, r7
 800ce28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2c:	4770      	bx	lr

0800ce2e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ce2e:	b480      	push	{r7}
 800ce30:	b083      	sub	sp, #12
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800ce36:	bf00      	nop
 800ce38:	370c      	adds	r7, #12
 800ce3a:	46bd      	mov	sp, r7
 800ce3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce40:	4770      	bx	lr

0800ce42 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ce42:	b480      	push	{r7}
 800ce44:	b083      	sub	sp, #12
 800ce46:	af00      	add	r7, sp, #0
 800ce48:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800ce4a:	bf00      	nop
 800ce4c:	370c      	adds	r7, #12
 800ce4e:	46bd      	mov	sp, r7
 800ce50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce54:	4770      	bx	lr

0800ce56 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ce56:	b480      	push	{r7}
 800ce58:	b083      	sub	sp, #12
 800ce5a:	af00      	add	r7, sp, #0
 800ce5c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800ce5e:	bf00      	nop
 800ce60:	370c      	adds	r7, #12
 800ce62:	46bd      	mov	sp, r7
 800ce64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce68:	4770      	bx	lr

0800ce6a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800ce6a:	b480      	push	{r7}
 800ce6c:	b083      	sub	sp, #12
 800ce6e:	af00      	add	r7, sp, #0
 800ce70:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800ce72:	bf00      	nop
 800ce74:	370c      	adds	r7, #12
 800ce76:	46bd      	mov	sp, r7
 800ce78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce7c:	4770      	bx	lr

0800ce7e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800ce7e:	b480      	push	{r7}
 800ce80:	b083      	sub	sp, #12
 800ce82:	af00      	add	r7, sp, #0
 800ce84:	6078      	str	r0, [r7, #4]
 800ce86:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800ce88:	bf00      	nop
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800ce94:	b480      	push	{r7}
 800ce96:	b085      	sub	sp, #20
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800ce9c:	4b30      	ldr	r3, [pc, #192]	@ (800cf60 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800ce9e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	4a2f      	ldr	r2, [pc, #188]	@ (800cf64 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800cea6:	4293      	cmp	r3, r2
 800cea8:	d103      	bne.n	800ceb2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800ceaa:	68bb      	ldr	r3, [r7, #8]
 800ceac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800ceb0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	4a2c      	ldr	r2, [pc, #176]	@ (800cf68 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800ceb8:	4293      	cmp	r3, r2
 800ceba:	d103      	bne.n	800cec4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800cebc:	68bb      	ldr	r3, [r7, #8]
 800cebe:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800cec2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	68ba      	ldr	r2, [r7, #8]
 800cec8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ced2:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ceda:	041a      	lsls	r2, r3, #16
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	430a      	orrs	r2, r1
 800cee2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cef8:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cf00:	061a      	lsls	r2, r3, #24
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	430a      	orrs	r2, r1
 800cf08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800cf0c:	68bb      	ldr	r3, [r7, #8]
 800cf0e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800cf16:	68bb      	ldr	r3, [r7, #8]
 800cf18:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800cf2a:	68bb      	ldr	r3, [r7, #8]
 800cf2c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800cf34:	68bb      	ldr	r3, [r7, #8]
 800cf36:	60fb      	str	r3, [r7, #12]
 800cf38:	e005      	b.n	800cf46 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	3304      	adds	r3, #4
 800cf44:	60fb      	str	r3, [r7, #12]
 800cf46:	68bb      	ldr	r3, [r7, #8]
 800cf48:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	429a      	cmp	r2, r3
 800cf50:	d3f3      	bcc.n	800cf3a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800cf52:	bf00      	nop
 800cf54:	bf00      	nop
 800cf56:	3714      	adds	r7, #20
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5e:	4770      	bx	lr
 800cf60:	4000a400 	.word	0x4000a400
 800cf64:	40006800 	.word	0x40006800
 800cf68:	40006c00 	.word	0x40006c00

0800cf6c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b089      	sub	sp, #36	@ 0x24
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	60f8      	str	r0, [r7, #12]
 800cf74:	60b9      	str	r1, [r7, #8]
 800cf76:	607a      	str	r2, [r7, #4]
 800cf78:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	685b      	ldr	r3, [r3, #4]
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d10a      	bne.n	800cf98 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cf82:	68bb      	ldr	r3, [r7, #8]
 800cf84:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800cf86:	68bb      	ldr	r3, [r7, #8]
 800cf88:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800cf8a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	681b      	ldr	r3, [r3, #0]
 800cf90:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cf92:	4313      	orrs	r3, r2
 800cf94:	61fb      	str	r3, [r7, #28]
 800cf96:	e00a      	b.n	800cfae <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cf98:	68bb      	ldr	r3, [r7, #8]
 800cf9a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800cfa0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800cfa2:	68bb      	ldr	r3, [r7, #8]
 800cfa4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800cfa6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cfa8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cfac:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	6a1b      	ldr	r3, [r3, #32]
 800cfb2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800cfb4:	68bb      	ldr	r3, [r7, #8]
 800cfb6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800cfb8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800cfba:	68bb      	ldr	r3, [r7, #8]
 800cfbc:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800cfbe:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800cfc0:	68bb      	ldr	r3, [r7, #8]
 800cfc2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800cfc4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	68db      	ldr	r3, [r3, #12]
 800cfca:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cfd4:	683a      	ldr	r2, [r7, #0]
 800cfd6:	4613      	mov	r3, r2
 800cfd8:	00db      	lsls	r3, r3, #3
 800cfda:	4413      	add	r3, r2
 800cfdc:	00db      	lsls	r3, r3, #3
 800cfde:	440b      	add	r3, r1
 800cfe0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800cfe2:	69bb      	ldr	r3, [r7, #24]
 800cfe4:	69fa      	ldr	r2, [r7, #28]
 800cfe6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800cfe8:	69bb      	ldr	r3, [r7, #24]
 800cfea:	3304      	adds	r3, #4
 800cfec:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800cfee:	69bb      	ldr	r3, [r7, #24]
 800cff0:	693a      	ldr	r2, [r7, #16]
 800cff2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800cff4:	69bb      	ldr	r3, [r7, #24]
 800cff6:	3304      	adds	r3, #4
 800cff8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800cffa:	2300      	movs	r3, #0
 800cffc:	617b      	str	r3, [r7, #20]
 800cffe:	e020      	b.n	800d042 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800d000:	697b      	ldr	r3, [r7, #20]
 800d002:	3303      	adds	r3, #3
 800d004:	687a      	ldr	r2, [r7, #4]
 800d006:	4413      	add	r3, r2
 800d008:	781b      	ldrb	r3, [r3, #0]
 800d00a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800d00c:	697b      	ldr	r3, [r7, #20]
 800d00e:	3302      	adds	r3, #2
 800d010:	6879      	ldr	r1, [r7, #4]
 800d012:	440b      	add	r3, r1
 800d014:	781b      	ldrb	r3, [r3, #0]
 800d016:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800d018:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800d01a:	697b      	ldr	r3, [r7, #20]
 800d01c:	3301      	adds	r3, #1
 800d01e:	6879      	ldr	r1, [r7, #4]
 800d020:	440b      	add	r3, r1
 800d022:	781b      	ldrb	r3, [r3, #0]
 800d024:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800d026:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800d028:	6879      	ldr	r1, [r7, #4]
 800d02a:	697a      	ldr	r2, [r7, #20]
 800d02c:	440a      	add	r2, r1
 800d02e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800d030:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800d032:	69bb      	ldr	r3, [r7, #24]
 800d034:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800d036:	69bb      	ldr	r3, [r7, #24]
 800d038:	3304      	adds	r3, #4
 800d03a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800d03c:	697b      	ldr	r3, [r7, #20]
 800d03e:	3304      	adds	r3, #4
 800d040:	617b      	str	r3, [r7, #20]
 800d042:	68bb      	ldr	r3, [r7, #8]
 800d044:	68db      	ldr	r3, [r3, #12]
 800d046:	4a06      	ldr	r2, [pc, #24]	@ (800d060 <FDCAN_CopyMessageToRAM+0xf4>)
 800d048:	5cd3      	ldrb	r3, [r2, r3]
 800d04a:	461a      	mov	r2, r3
 800d04c:	697b      	ldr	r3, [r7, #20]
 800d04e:	4293      	cmp	r3, r2
 800d050:	d3d6      	bcc.n	800d000 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800d052:	bf00      	nop
 800d054:	bf00      	nop
 800d056:	3724      	adds	r7, #36	@ 0x24
 800d058:	46bd      	mov	sp, r7
 800d05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05e:	4770      	bx	lr
 800d060:	08017360 	.word	0x08017360

0800d064 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800d064:	b480      	push	{r7}
 800d066:	b087      	sub	sp, #28
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
 800d06c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800d06e:	2300      	movs	r3, #0
 800d070:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d072:	e15a      	b.n	800d32a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800d074:	683b      	ldr	r3, [r7, #0]
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	2101      	movs	r1, #1
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	fa01 f303 	lsl.w	r3, r1, r3
 800d080:	4013      	ands	r3, r2
 800d082:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	2b00      	cmp	r3, #0
 800d088:	f000 814c 	beq.w	800d324 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	685b      	ldr	r3, [r3, #4]
 800d090:	f003 0303 	and.w	r3, r3, #3
 800d094:	2b01      	cmp	r3, #1
 800d096:	d005      	beq.n	800d0a4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800d0a0:	2b02      	cmp	r3, #2
 800d0a2:	d130      	bne.n	800d106 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	689b      	ldr	r3, [r3, #8]
 800d0a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800d0aa:	697b      	ldr	r3, [r7, #20]
 800d0ac:	005b      	lsls	r3, r3, #1
 800d0ae:	2203      	movs	r2, #3
 800d0b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d0b4:	43db      	mvns	r3, r3
 800d0b6:	693a      	ldr	r2, [r7, #16]
 800d0b8:	4013      	ands	r3, r2
 800d0ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	68da      	ldr	r2, [r3, #12]
 800d0c0:	697b      	ldr	r3, [r7, #20]
 800d0c2:	005b      	lsls	r3, r3, #1
 800d0c4:	fa02 f303 	lsl.w	r3, r2, r3
 800d0c8:	693a      	ldr	r2, [r7, #16]
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	693a      	ldr	r2, [r7, #16]
 800d0d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800d0da:	2201      	movs	r2, #1
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	fa02 f303 	lsl.w	r3, r2, r3
 800d0e2:	43db      	mvns	r3, r3
 800d0e4:	693a      	ldr	r2, [r7, #16]
 800d0e6:	4013      	ands	r3, r2
 800d0e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800d0ea:	683b      	ldr	r3, [r7, #0]
 800d0ec:	685b      	ldr	r3, [r3, #4]
 800d0ee:	091b      	lsrs	r3, r3, #4
 800d0f0:	f003 0201 	and.w	r2, r3, #1
 800d0f4:	697b      	ldr	r3, [r7, #20]
 800d0f6:	fa02 f303 	lsl.w	r3, r2, r3
 800d0fa:	693a      	ldr	r2, [r7, #16]
 800d0fc:	4313      	orrs	r3, r2
 800d0fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	693a      	ldr	r2, [r7, #16]
 800d104:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	f003 0303 	and.w	r3, r3, #3
 800d10e:	2b03      	cmp	r3, #3
 800d110:	d017      	beq.n	800d142 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	68db      	ldr	r3, [r3, #12]
 800d116:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800d118:	697b      	ldr	r3, [r7, #20]
 800d11a:	005b      	lsls	r3, r3, #1
 800d11c:	2203      	movs	r2, #3
 800d11e:	fa02 f303 	lsl.w	r3, r2, r3
 800d122:	43db      	mvns	r3, r3
 800d124:	693a      	ldr	r2, [r7, #16]
 800d126:	4013      	ands	r3, r2
 800d128:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	689a      	ldr	r2, [r3, #8]
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	005b      	lsls	r3, r3, #1
 800d132:	fa02 f303 	lsl.w	r3, r2, r3
 800d136:	693a      	ldr	r2, [r7, #16]
 800d138:	4313      	orrs	r3, r2
 800d13a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	693a      	ldr	r2, [r7, #16]
 800d140:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800d142:	683b      	ldr	r3, [r7, #0]
 800d144:	685b      	ldr	r3, [r3, #4]
 800d146:	f003 0303 	and.w	r3, r3, #3
 800d14a:	2b02      	cmp	r3, #2
 800d14c:	d123      	bne.n	800d196 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	08da      	lsrs	r2, r3, #3
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	3208      	adds	r2, #8
 800d156:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d15a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800d15c:	697b      	ldr	r3, [r7, #20]
 800d15e:	f003 0307 	and.w	r3, r3, #7
 800d162:	009b      	lsls	r3, r3, #2
 800d164:	220f      	movs	r2, #15
 800d166:	fa02 f303 	lsl.w	r3, r2, r3
 800d16a:	43db      	mvns	r3, r3
 800d16c:	693a      	ldr	r2, [r7, #16]
 800d16e:	4013      	ands	r3, r2
 800d170:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800d172:	683b      	ldr	r3, [r7, #0]
 800d174:	691a      	ldr	r2, [r3, #16]
 800d176:	697b      	ldr	r3, [r7, #20]
 800d178:	f003 0307 	and.w	r3, r3, #7
 800d17c:	009b      	lsls	r3, r3, #2
 800d17e:	fa02 f303 	lsl.w	r3, r2, r3
 800d182:	693a      	ldr	r2, [r7, #16]
 800d184:	4313      	orrs	r3, r2
 800d186:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800d188:	697b      	ldr	r3, [r7, #20]
 800d18a:	08da      	lsrs	r2, r3, #3
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	3208      	adds	r2, #8
 800d190:	6939      	ldr	r1, [r7, #16]
 800d192:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	005b      	lsls	r3, r3, #1
 800d1a0:	2203      	movs	r2, #3
 800d1a2:	fa02 f303 	lsl.w	r3, r2, r3
 800d1a6:	43db      	mvns	r3, r3
 800d1a8:	693a      	ldr	r2, [r7, #16]
 800d1aa:	4013      	ands	r3, r2
 800d1ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	685b      	ldr	r3, [r3, #4]
 800d1b2:	f003 0203 	and.w	r2, r3, #3
 800d1b6:	697b      	ldr	r3, [r7, #20]
 800d1b8:	005b      	lsls	r3, r3, #1
 800d1ba:	fa02 f303 	lsl.w	r3, r2, r3
 800d1be:	693a      	ldr	r2, [r7, #16]
 800d1c0:	4313      	orrs	r3, r2
 800d1c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	693a      	ldr	r2, [r7, #16]
 800d1c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	685b      	ldr	r3, [r3, #4]
 800d1ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	f000 80a6 	beq.w	800d324 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800d1d8:	4b5b      	ldr	r3, [pc, #364]	@ (800d348 <HAL_GPIO_Init+0x2e4>)
 800d1da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1dc:	4a5a      	ldr	r2, [pc, #360]	@ (800d348 <HAL_GPIO_Init+0x2e4>)
 800d1de:	f043 0301 	orr.w	r3, r3, #1
 800d1e2:	6613      	str	r3, [r2, #96]	@ 0x60
 800d1e4:	4b58      	ldr	r3, [pc, #352]	@ (800d348 <HAL_GPIO_Init+0x2e4>)
 800d1e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d1e8:	f003 0301 	and.w	r3, r3, #1
 800d1ec:	60bb      	str	r3, [r7, #8]
 800d1ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800d1f0:	4a56      	ldr	r2, [pc, #344]	@ (800d34c <HAL_GPIO_Init+0x2e8>)
 800d1f2:	697b      	ldr	r3, [r7, #20]
 800d1f4:	089b      	lsrs	r3, r3, #2
 800d1f6:	3302      	adds	r3, #2
 800d1f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d1fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800d1fe:	697b      	ldr	r3, [r7, #20]
 800d200:	f003 0303 	and.w	r3, r3, #3
 800d204:	009b      	lsls	r3, r3, #2
 800d206:	220f      	movs	r2, #15
 800d208:	fa02 f303 	lsl.w	r3, r2, r3
 800d20c:	43db      	mvns	r3, r3
 800d20e:	693a      	ldr	r2, [r7, #16]
 800d210:	4013      	ands	r3, r2
 800d212:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800d21a:	d01f      	beq.n	800d25c <HAL_GPIO_Init+0x1f8>
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	4a4c      	ldr	r2, [pc, #304]	@ (800d350 <HAL_GPIO_Init+0x2ec>)
 800d220:	4293      	cmp	r3, r2
 800d222:	d019      	beq.n	800d258 <HAL_GPIO_Init+0x1f4>
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	4a4b      	ldr	r2, [pc, #300]	@ (800d354 <HAL_GPIO_Init+0x2f0>)
 800d228:	4293      	cmp	r3, r2
 800d22a:	d013      	beq.n	800d254 <HAL_GPIO_Init+0x1f0>
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	4a4a      	ldr	r2, [pc, #296]	@ (800d358 <HAL_GPIO_Init+0x2f4>)
 800d230:	4293      	cmp	r3, r2
 800d232:	d00d      	beq.n	800d250 <HAL_GPIO_Init+0x1ec>
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	4a49      	ldr	r2, [pc, #292]	@ (800d35c <HAL_GPIO_Init+0x2f8>)
 800d238:	4293      	cmp	r3, r2
 800d23a:	d007      	beq.n	800d24c <HAL_GPIO_Init+0x1e8>
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	4a48      	ldr	r2, [pc, #288]	@ (800d360 <HAL_GPIO_Init+0x2fc>)
 800d240:	4293      	cmp	r3, r2
 800d242:	d101      	bne.n	800d248 <HAL_GPIO_Init+0x1e4>
 800d244:	2305      	movs	r3, #5
 800d246:	e00a      	b.n	800d25e <HAL_GPIO_Init+0x1fa>
 800d248:	2306      	movs	r3, #6
 800d24a:	e008      	b.n	800d25e <HAL_GPIO_Init+0x1fa>
 800d24c:	2304      	movs	r3, #4
 800d24e:	e006      	b.n	800d25e <HAL_GPIO_Init+0x1fa>
 800d250:	2303      	movs	r3, #3
 800d252:	e004      	b.n	800d25e <HAL_GPIO_Init+0x1fa>
 800d254:	2302      	movs	r3, #2
 800d256:	e002      	b.n	800d25e <HAL_GPIO_Init+0x1fa>
 800d258:	2301      	movs	r3, #1
 800d25a:	e000      	b.n	800d25e <HAL_GPIO_Init+0x1fa>
 800d25c:	2300      	movs	r3, #0
 800d25e:	697a      	ldr	r2, [r7, #20]
 800d260:	f002 0203 	and.w	r2, r2, #3
 800d264:	0092      	lsls	r2, r2, #2
 800d266:	4093      	lsls	r3, r2
 800d268:	693a      	ldr	r2, [r7, #16]
 800d26a:	4313      	orrs	r3, r2
 800d26c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800d26e:	4937      	ldr	r1, [pc, #220]	@ (800d34c <HAL_GPIO_Init+0x2e8>)
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	089b      	lsrs	r3, r3, #2
 800d274:	3302      	adds	r3, #2
 800d276:	693a      	ldr	r2, [r7, #16]
 800d278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800d27c:	4b39      	ldr	r3, [pc, #228]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d27e:	689b      	ldr	r3, [r3, #8]
 800d280:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	43db      	mvns	r3, r3
 800d286:	693a      	ldr	r2, [r7, #16]
 800d288:	4013      	ands	r3, r2
 800d28a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800d28c:	683b      	ldr	r3, [r7, #0]
 800d28e:	685b      	ldr	r3, [r3, #4]
 800d290:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d294:	2b00      	cmp	r3, #0
 800d296:	d003      	beq.n	800d2a0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800d298:	693a      	ldr	r2, [r7, #16]
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	4313      	orrs	r3, r2
 800d29e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800d2a0:	4a30      	ldr	r2, [pc, #192]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800d2a6:	4b2f      	ldr	r3, [pc, #188]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d2a8:	68db      	ldr	r3, [r3, #12]
 800d2aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	43db      	mvns	r3, r3
 800d2b0:	693a      	ldr	r2, [r7, #16]
 800d2b2:	4013      	ands	r3, r2
 800d2b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800d2b6:	683b      	ldr	r3, [r7, #0]
 800d2b8:	685b      	ldr	r3, [r3, #4]
 800d2ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d003      	beq.n	800d2ca <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800d2c2:	693a      	ldr	r2, [r7, #16]
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800d2ca:	4a26      	ldr	r2, [pc, #152]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800d2d0:	4b24      	ldr	r3, [pc, #144]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d2d2:	685b      	ldr	r3, [r3, #4]
 800d2d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	43db      	mvns	r3, r3
 800d2da:	693a      	ldr	r2, [r7, #16]
 800d2dc:	4013      	ands	r3, r2
 800d2de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d003      	beq.n	800d2f4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800d2ec:	693a      	ldr	r2, [r7, #16]
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800d2f4:	4a1b      	ldr	r2, [pc, #108]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d2f6:	693b      	ldr	r3, [r7, #16]
 800d2f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800d2fa:	4b1a      	ldr	r3, [pc, #104]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d2fc:	681b      	ldr	r3, [r3, #0]
 800d2fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	43db      	mvns	r3, r3
 800d304:	693a      	ldr	r2, [r7, #16]
 800d306:	4013      	ands	r3, r2
 800d308:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	685b      	ldr	r3, [r3, #4]
 800d30e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d312:	2b00      	cmp	r3, #0
 800d314:	d003      	beq.n	800d31e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800d316:	693a      	ldr	r2, [r7, #16]
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	4313      	orrs	r3, r2
 800d31c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800d31e:	4a11      	ldr	r2, [pc, #68]	@ (800d364 <HAL_GPIO_Init+0x300>)
 800d320:	693b      	ldr	r3, [r7, #16]
 800d322:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800d324:	697b      	ldr	r3, [r7, #20]
 800d326:	3301      	adds	r3, #1
 800d328:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800d32a:	683b      	ldr	r3, [r7, #0]
 800d32c:	681a      	ldr	r2, [r3, #0]
 800d32e:	697b      	ldr	r3, [r7, #20]
 800d330:	fa22 f303 	lsr.w	r3, r2, r3
 800d334:	2b00      	cmp	r3, #0
 800d336:	f47f ae9d 	bne.w	800d074 <HAL_GPIO_Init+0x10>
  }
}
 800d33a:	bf00      	nop
 800d33c:	bf00      	nop
 800d33e:	371c      	adds	r7, #28
 800d340:	46bd      	mov	sp, r7
 800d342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d346:	4770      	bx	lr
 800d348:	40021000 	.word	0x40021000
 800d34c:	40010000 	.word	0x40010000
 800d350:	48000400 	.word	0x48000400
 800d354:	48000800 	.word	0x48000800
 800d358:	48000c00 	.word	0x48000c00
 800d35c:	48001000 	.word	0x48001000
 800d360:	48001400 	.word	0x48001400
 800d364:	40010400 	.word	0x40010400

0800d368 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800d368:	b480      	push	{r7}
 800d36a:	b085      	sub	sp, #20
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
 800d370:	460b      	mov	r3, r1
 800d372:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	691a      	ldr	r2, [r3, #16]
 800d378:	887b      	ldrh	r3, [r7, #2]
 800d37a:	4013      	ands	r3, r2
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d002      	beq.n	800d386 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800d380:	2301      	movs	r3, #1
 800d382:	73fb      	strb	r3, [r7, #15]
 800d384:	e001      	b.n	800d38a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800d386:	2300      	movs	r3, #0
 800d388:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800d38a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	3714      	adds	r7, #20
 800d390:	46bd      	mov	sp, r7
 800d392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d396:	4770      	bx	lr

0800d398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800d398:	b480      	push	{r7}
 800d39a:	b083      	sub	sp, #12
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	6078      	str	r0, [r7, #4]
 800d3a0:	460b      	mov	r3, r1
 800d3a2:	807b      	strh	r3, [r7, #2]
 800d3a4:	4613      	mov	r3, r2
 800d3a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800d3a8:	787b      	ldrb	r3, [r7, #1]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d003      	beq.n	800d3b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800d3ae:	887a      	ldrh	r2, [r7, #2]
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800d3b4:	e002      	b.n	800d3bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800d3b6:	887a      	ldrh	r2, [r7, #2]
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d3bc:	bf00      	nop
 800d3be:	370c      	adds	r7, #12
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3c6:	4770      	bx	lr

0800d3c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b082      	sub	sp, #8
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d101      	bne.n	800d3da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800d3d6:	2301      	movs	r3, #1
 800d3d8:	e08d      	b.n	800d4f6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d3e0:	b2db      	uxtb	r3, r3
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d106      	bne.n	800d3f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800d3ee:	6878      	ldr	r0, [r7, #4]
 800d3f0:	f7fd f830 	bl	800a454 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	2224      	movs	r2, #36	@ 0x24
 800d3f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	681a      	ldr	r2, [r3, #0]
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f022 0201 	bic.w	r2, r2, #1
 800d40a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	685a      	ldr	r2, [r3, #4]
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800d418:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	689a      	ldr	r2, [r3, #8]
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d428:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	2b01      	cmp	r3, #1
 800d430:	d107      	bne.n	800d442 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	689a      	ldr	r2, [r3, #8]
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	681b      	ldr	r3, [r3, #0]
 800d43a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800d43e:	609a      	str	r2, [r3, #8]
 800d440:	e006      	b.n	800d450 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	689a      	ldr	r2, [r3, #8]
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800d44e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	68db      	ldr	r3, [r3, #12]
 800d454:	2b02      	cmp	r3, #2
 800d456:	d108      	bne.n	800d46a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	685a      	ldr	r2, [r3, #4]
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d466:	605a      	str	r2, [r3, #4]
 800d468:	e007      	b.n	800d47a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	685a      	ldr	r2, [r3, #4]
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d478:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	685b      	ldr	r3, [r3, #4]
 800d480:	687a      	ldr	r2, [r7, #4]
 800d482:	6812      	ldr	r2, [r2, #0]
 800d484:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800d488:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d48c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	68da      	ldr	r2, [r3, #12]
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800d49c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	691a      	ldr	r2, [r3, #16]
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	695b      	ldr	r3, [r3, #20]
 800d4a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	699b      	ldr	r3, [r3, #24]
 800d4ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	430a      	orrs	r2, r1
 800d4b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	69d9      	ldr	r1, [r3, #28]
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6a1a      	ldr	r2, [r3, #32]
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	430a      	orrs	r2, r1
 800d4c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	681a      	ldr	r2, [r3, #0]
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	f042 0201 	orr.w	r2, r2, #1
 800d4d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2200      	movs	r2, #0
 800d4dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	2220      	movs	r2, #32
 800d4e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	2200      	movs	r2, #0
 800d4f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800d4f4:	2300      	movs	r3, #0
}
 800d4f6:	4618      	mov	r0, r3
 800d4f8:	3708      	adds	r7, #8
 800d4fa:	46bd      	mov	sp, r7
 800d4fc:	bd80      	pop	{r7, pc}

0800d4fe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d4fe:	b480      	push	{r7}
 800d500:	b083      	sub	sp, #12
 800d502:	af00      	add	r7, sp, #0
 800d504:	6078      	str	r0, [r7, #4]
 800d506:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d50e:	b2db      	uxtb	r3, r3
 800d510:	2b20      	cmp	r3, #32
 800d512:	d138      	bne.n	800d586 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d51a:	2b01      	cmp	r3, #1
 800d51c:	d101      	bne.n	800d522 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800d51e:	2302      	movs	r3, #2
 800d520:	e032      	b.n	800d588 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	2201      	movs	r2, #1
 800d526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2224      	movs	r2, #36	@ 0x24
 800d52e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	681b      	ldr	r3, [r3, #0]
 800d536:	681a      	ldr	r2, [r3, #0]
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	f022 0201 	bic.w	r2, r2, #1
 800d540:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	681a      	ldr	r2, [r3, #0]
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	681b      	ldr	r3, [r3, #0]
 800d54c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d550:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	6819      	ldr	r1, [r3, #0]
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	683a      	ldr	r2, [r7, #0]
 800d55e:	430a      	orrs	r2, r1
 800d560:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	681a      	ldr	r2, [r3, #0]
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	f042 0201 	orr.w	r2, r2, #1
 800d570:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	2220      	movs	r2, #32
 800d576:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	2200      	movs	r2, #0
 800d57e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d582:	2300      	movs	r3, #0
 800d584:	e000      	b.n	800d588 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d586:	2302      	movs	r3, #2
  }
}
 800d588:	4618      	mov	r0, r3
 800d58a:	370c      	adds	r7, #12
 800d58c:	46bd      	mov	sp, r7
 800d58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d592:	4770      	bx	lr

0800d594 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d594:	b480      	push	{r7}
 800d596:	b085      	sub	sp, #20
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
 800d59c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800d5a4:	b2db      	uxtb	r3, r3
 800d5a6:	2b20      	cmp	r3, #32
 800d5a8:	d139      	bne.n	800d61e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800d5b0:	2b01      	cmp	r3, #1
 800d5b2:	d101      	bne.n	800d5b8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800d5b4:	2302      	movs	r3, #2
 800d5b6:	e033      	b.n	800d620 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2224      	movs	r2, #36	@ 0x24
 800d5c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	681b      	ldr	r3, [r3, #0]
 800d5cc:	681a      	ldr	r2, [r3, #0]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	f022 0201 	bic.w	r2, r2, #1
 800d5d6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	681b      	ldr	r3, [r3, #0]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800d5e6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800d5e8:	683b      	ldr	r3, [r7, #0]
 800d5ea:	021b      	lsls	r3, r3, #8
 800d5ec:	68fa      	ldr	r2, [r7, #12]
 800d5ee:	4313      	orrs	r3, r2
 800d5f0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	68fa      	ldr	r2, [r7, #12]
 800d5f8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	681a      	ldr	r2, [r3, #0]
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f042 0201 	orr.w	r2, r2, #1
 800d608:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2220      	movs	r2, #32
 800d60e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	2200      	movs	r2, #0
 800d616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800d61a:	2300      	movs	r3, #0
 800d61c:	e000      	b.n	800d620 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800d61e:	2302      	movs	r3, #2
  }
}
 800d620:	4618      	mov	r0, r3
 800d622:	3714      	adds	r7, #20
 800d624:	46bd      	mov	sp, r7
 800d626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d62a:	4770      	bx	lr

0800d62c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b085      	sub	sp, #20
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d141      	bne.n	800d6be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d63a:	4b4b      	ldr	r3, [pc, #300]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d63c:	681b      	ldr	r3, [r3, #0]
 800d63e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d646:	d131      	bne.n	800d6ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d648:	4b47      	ldr	r3, [pc, #284]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d64a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d64e:	4a46      	ldr	r2, [pc, #280]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d654:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d658:	4b43      	ldr	r3, [pc, #268]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d65a:	681b      	ldr	r3, [r3, #0]
 800d65c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d660:	4a41      	ldr	r2, [pc, #260]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d662:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d666:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d668:	4b40      	ldr	r3, [pc, #256]	@ (800d76c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	2232      	movs	r2, #50	@ 0x32
 800d66e:	fb02 f303 	mul.w	r3, r2, r3
 800d672:	4a3f      	ldr	r2, [pc, #252]	@ (800d770 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d674:	fba2 2303 	umull	r2, r3, r2, r3
 800d678:	0c9b      	lsrs	r3, r3, #18
 800d67a:	3301      	adds	r3, #1
 800d67c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d67e:	e002      	b.n	800d686 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800d680:	68fb      	ldr	r3, [r7, #12]
 800d682:	3b01      	subs	r3, #1
 800d684:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d686:	4b38      	ldr	r3, [pc, #224]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d688:	695b      	ldr	r3, [r3, #20]
 800d68a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d68e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d692:	d102      	bne.n	800d69a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d1f2      	bne.n	800d680 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d69a:	4b33      	ldr	r3, [pc, #204]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d69c:	695b      	ldr	r3, [r3, #20]
 800d69e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d6a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6a6:	d158      	bne.n	800d75a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d6a8:	2303      	movs	r3, #3
 800d6aa:	e057      	b.n	800d75c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d6ac:	4b2e      	ldr	r3, [pc, #184]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6b2:	4a2d      	ldr	r2, [pc, #180]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d6b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d6bc:	e04d      	b.n	800d75a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d6c4:	d141      	bne.n	800d74a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800d6c6:	4b28      	ldr	r3, [pc, #160]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d6ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d6d2:	d131      	bne.n	800d738 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d6d4:	4b24      	ldr	r3, [pc, #144]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6da:	4a23      	ldr	r2, [pc, #140]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d6e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800d6e4:	4b20      	ldr	r3, [pc, #128]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d6ec:	4a1e      	ldr	r2, [pc, #120]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d6ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d6f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d6f4:	4b1d      	ldr	r3, [pc, #116]	@ (800d76c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2232      	movs	r2, #50	@ 0x32
 800d6fa:	fb02 f303 	mul.w	r3, r2, r3
 800d6fe:	4a1c      	ldr	r2, [pc, #112]	@ (800d770 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d700:	fba2 2303 	umull	r2, r3, r2, r3
 800d704:	0c9b      	lsrs	r3, r3, #18
 800d706:	3301      	adds	r3, #1
 800d708:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d70a:	e002      	b.n	800d712 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	3b01      	subs	r3, #1
 800d710:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d712:	4b15      	ldr	r3, [pc, #84]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d714:	695b      	ldr	r3, [r3, #20]
 800d716:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d71a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d71e:	d102      	bne.n	800d726 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d1f2      	bne.n	800d70c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d726:	4b10      	ldr	r3, [pc, #64]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d728:	695b      	ldr	r3, [r3, #20]
 800d72a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d72e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d732:	d112      	bne.n	800d75a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d734:	2303      	movs	r3, #3
 800d736:	e011      	b.n	800d75c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d738:	4b0b      	ldr	r3, [pc, #44]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d73a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d73e:	4a0a      	ldr	r2, [pc, #40]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d740:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d744:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d748:	e007      	b.n	800d75a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d74a:	4b07      	ldr	r3, [pc, #28]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d752:	4a05      	ldr	r2, [pc, #20]	@ (800d768 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d754:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d758:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d75a:	2300      	movs	r3, #0
}
 800d75c:	4618      	mov	r0, r3
 800d75e:	3714      	adds	r7, #20
 800d760:	46bd      	mov	sp, r7
 800d762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d766:	4770      	bx	lr
 800d768:	40007000 	.word	0x40007000
 800d76c:	20000044 	.word	0x20000044
 800d770:	431bde83 	.word	0x431bde83

0800d774 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d774:	b480      	push	{r7}
 800d776:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d778:	4b05      	ldr	r3, [pc, #20]	@ (800d790 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d77a:	689b      	ldr	r3, [r3, #8]
 800d77c:	4a04      	ldr	r2, [pc, #16]	@ (800d790 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d77e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d782:	6093      	str	r3, [r2, #8]
}
 800d784:	bf00      	nop
 800d786:	46bd      	mov	sp, r7
 800d788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78c:	4770      	bx	lr
 800d78e:	bf00      	nop
 800d790:	40007000 	.word	0x40007000

0800d794 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b088      	sub	sp, #32
 800d798:	af00      	add	r7, sp, #0
 800d79a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d101      	bne.n	800d7a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	e2fe      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	f003 0301 	and.w	r3, r3, #1
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d075      	beq.n	800d89e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d7b2:	4b97      	ldr	r3, [pc, #604]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d7b4:	689b      	ldr	r3, [r3, #8]
 800d7b6:	f003 030c 	and.w	r3, r3, #12
 800d7ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d7bc:	4b94      	ldr	r3, [pc, #592]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d7be:	68db      	ldr	r3, [r3, #12]
 800d7c0:	f003 0303 	and.w	r3, r3, #3
 800d7c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d7c6:	69bb      	ldr	r3, [r7, #24]
 800d7c8:	2b0c      	cmp	r3, #12
 800d7ca:	d102      	bne.n	800d7d2 <HAL_RCC_OscConfig+0x3e>
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	2b03      	cmp	r3, #3
 800d7d0:	d002      	beq.n	800d7d8 <HAL_RCC_OscConfig+0x44>
 800d7d2:	69bb      	ldr	r3, [r7, #24]
 800d7d4:	2b08      	cmp	r3, #8
 800d7d6:	d10b      	bne.n	800d7f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d7d8:	4b8d      	ldr	r3, [pc, #564]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d05b      	beq.n	800d89c <HAL_RCC_OscConfig+0x108>
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d157      	bne.n	800d89c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d7ec:	2301      	movs	r3, #1
 800d7ee:	e2d9      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	685b      	ldr	r3, [r3, #4]
 800d7f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d7f8:	d106      	bne.n	800d808 <HAL_RCC_OscConfig+0x74>
 800d7fa:	4b85      	ldr	r3, [pc, #532]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	4a84      	ldr	r2, [pc, #528]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d804:	6013      	str	r3, [r2, #0]
 800d806:	e01d      	b.n	800d844 <HAL_RCC_OscConfig+0xb0>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	685b      	ldr	r3, [r3, #4]
 800d80c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d810:	d10c      	bne.n	800d82c <HAL_RCC_OscConfig+0x98>
 800d812:	4b7f      	ldr	r3, [pc, #508]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	4a7e      	ldr	r2, [pc, #504]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d818:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d81c:	6013      	str	r3, [r2, #0]
 800d81e:	4b7c      	ldr	r3, [pc, #496]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4a7b      	ldr	r2, [pc, #492]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d828:	6013      	str	r3, [r2, #0]
 800d82a:	e00b      	b.n	800d844 <HAL_RCC_OscConfig+0xb0>
 800d82c:	4b78      	ldr	r3, [pc, #480]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	4a77      	ldr	r2, [pc, #476]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d832:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d836:	6013      	str	r3, [r2, #0]
 800d838:	4b75      	ldr	r3, [pc, #468]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	4a74      	ldr	r2, [pc, #464]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d83e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d842:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d013      	beq.n	800d874 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d84c:	f7fd f996 	bl	800ab7c <HAL_GetTick>
 800d850:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d852:	e008      	b.n	800d866 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d854:	f7fd f992 	bl	800ab7c <HAL_GetTick>
 800d858:	4602      	mov	r2, r0
 800d85a:	693b      	ldr	r3, [r7, #16]
 800d85c:	1ad3      	subs	r3, r2, r3
 800d85e:	2b64      	cmp	r3, #100	@ 0x64
 800d860:	d901      	bls.n	800d866 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d862:	2303      	movs	r3, #3
 800d864:	e29e      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d866:	4b6a      	ldr	r3, [pc, #424]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d0f0      	beq.n	800d854 <HAL_RCC_OscConfig+0xc0>
 800d872:	e014      	b.n	800d89e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d874:	f7fd f982 	bl	800ab7c <HAL_GetTick>
 800d878:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d87a:	e008      	b.n	800d88e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d87c:	f7fd f97e 	bl	800ab7c <HAL_GetTick>
 800d880:	4602      	mov	r2, r0
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	1ad3      	subs	r3, r2, r3
 800d886:	2b64      	cmp	r3, #100	@ 0x64
 800d888:	d901      	bls.n	800d88e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d88a:	2303      	movs	r3, #3
 800d88c:	e28a      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d88e:	4b60      	ldr	r3, [pc, #384]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d896:	2b00      	cmp	r3, #0
 800d898:	d1f0      	bne.n	800d87c <HAL_RCC_OscConfig+0xe8>
 800d89a:	e000      	b.n	800d89e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d89c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	f003 0302 	and.w	r3, r3, #2
 800d8a6:	2b00      	cmp	r3, #0
 800d8a8:	d075      	beq.n	800d996 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d8aa:	4b59      	ldr	r3, [pc, #356]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d8ac:	689b      	ldr	r3, [r3, #8]
 800d8ae:	f003 030c 	and.w	r3, r3, #12
 800d8b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d8b4:	4b56      	ldr	r3, [pc, #344]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d8b6:	68db      	ldr	r3, [r3, #12]
 800d8b8:	f003 0303 	and.w	r3, r3, #3
 800d8bc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d8be:	69bb      	ldr	r3, [r7, #24]
 800d8c0:	2b0c      	cmp	r3, #12
 800d8c2:	d102      	bne.n	800d8ca <HAL_RCC_OscConfig+0x136>
 800d8c4:	697b      	ldr	r3, [r7, #20]
 800d8c6:	2b02      	cmp	r3, #2
 800d8c8:	d002      	beq.n	800d8d0 <HAL_RCC_OscConfig+0x13c>
 800d8ca:	69bb      	ldr	r3, [r7, #24]
 800d8cc:	2b04      	cmp	r3, #4
 800d8ce:	d11f      	bne.n	800d910 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d8d0:	4b4f      	ldr	r3, [pc, #316]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d005      	beq.n	800d8e8 <HAL_RCC_OscConfig+0x154>
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	68db      	ldr	r3, [r3, #12]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d101      	bne.n	800d8e8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d8e4:	2301      	movs	r3, #1
 800d8e6:	e25d      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d8e8:	4b49      	ldr	r3, [pc, #292]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d8ea:	685b      	ldr	r3, [r3, #4]
 800d8ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	691b      	ldr	r3, [r3, #16]
 800d8f4:	061b      	lsls	r3, r3, #24
 800d8f6:	4946      	ldr	r1, [pc, #280]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d8f8:	4313      	orrs	r3, r2
 800d8fa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d8fc:	4b45      	ldr	r3, [pc, #276]	@ (800da14 <HAL_RCC_OscConfig+0x280>)
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	4618      	mov	r0, r3
 800d902:	f7fd f8ef 	bl	800aae4 <HAL_InitTick>
 800d906:	4603      	mov	r3, r0
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d043      	beq.n	800d994 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d90c:	2301      	movs	r3, #1
 800d90e:	e249      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	68db      	ldr	r3, [r3, #12]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d023      	beq.n	800d960 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d918:	4b3d      	ldr	r3, [pc, #244]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	4a3c      	ldr	r2, [pc, #240]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d91e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d924:	f7fd f92a 	bl	800ab7c <HAL_GetTick>
 800d928:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d92a:	e008      	b.n	800d93e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d92c:	f7fd f926 	bl	800ab7c <HAL_GetTick>
 800d930:	4602      	mov	r2, r0
 800d932:	693b      	ldr	r3, [r7, #16]
 800d934:	1ad3      	subs	r3, r2, r3
 800d936:	2b02      	cmp	r3, #2
 800d938:	d901      	bls.n	800d93e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d93a:	2303      	movs	r3, #3
 800d93c:	e232      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d93e:	4b34      	ldr	r3, [pc, #208]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d946:	2b00      	cmp	r3, #0
 800d948:	d0f0      	beq.n	800d92c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d94a:	4b31      	ldr	r3, [pc, #196]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d94c:	685b      	ldr	r3, [r3, #4]
 800d94e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	691b      	ldr	r3, [r3, #16]
 800d956:	061b      	lsls	r3, r3, #24
 800d958:	492d      	ldr	r1, [pc, #180]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d95a:	4313      	orrs	r3, r2
 800d95c:	604b      	str	r3, [r1, #4]
 800d95e:	e01a      	b.n	800d996 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d960:	4b2b      	ldr	r3, [pc, #172]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	4a2a      	ldr	r2, [pc, #168]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d966:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d96a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d96c:	f7fd f906 	bl	800ab7c <HAL_GetTick>
 800d970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d972:	e008      	b.n	800d986 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d974:	f7fd f902 	bl	800ab7c <HAL_GetTick>
 800d978:	4602      	mov	r2, r0
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	1ad3      	subs	r3, r2, r3
 800d97e:	2b02      	cmp	r3, #2
 800d980:	d901      	bls.n	800d986 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d982:	2303      	movs	r3, #3
 800d984:	e20e      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d986:	4b22      	ldr	r3, [pc, #136]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d1f0      	bne.n	800d974 <HAL_RCC_OscConfig+0x1e0>
 800d992:	e000      	b.n	800d996 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d994:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	f003 0308 	and.w	r3, r3, #8
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d041      	beq.n	800da26 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	695b      	ldr	r3, [r3, #20]
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d01c      	beq.n	800d9e4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d9aa:	4b19      	ldr	r3, [pc, #100]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d9ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d9b0:	4a17      	ldr	r2, [pc, #92]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d9b2:	f043 0301 	orr.w	r3, r3, #1
 800d9b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9ba:	f7fd f8df 	bl	800ab7c <HAL_GetTick>
 800d9be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d9c0:	e008      	b.n	800d9d4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d9c2:	f7fd f8db 	bl	800ab7c <HAL_GetTick>
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	693b      	ldr	r3, [r7, #16]
 800d9ca:	1ad3      	subs	r3, r2, r3
 800d9cc:	2b02      	cmp	r3, #2
 800d9ce:	d901      	bls.n	800d9d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d9d0:	2303      	movs	r3, #3
 800d9d2:	e1e7      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d9d4:	4b0e      	ldr	r3, [pc, #56]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d9d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d9da:	f003 0302 	and.w	r3, r3, #2
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d0ef      	beq.n	800d9c2 <HAL_RCC_OscConfig+0x22e>
 800d9e2:	e020      	b.n	800da26 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d9e4:	4b0a      	ldr	r3, [pc, #40]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d9e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d9ea:	4a09      	ldr	r2, [pc, #36]	@ (800da10 <HAL_RCC_OscConfig+0x27c>)
 800d9ec:	f023 0301 	bic.w	r3, r3, #1
 800d9f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d9f4:	f7fd f8c2 	bl	800ab7c <HAL_GetTick>
 800d9f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d9fa:	e00d      	b.n	800da18 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d9fc:	f7fd f8be 	bl	800ab7c <HAL_GetTick>
 800da00:	4602      	mov	r2, r0
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	1ad3      	subs	r3, r2, r3
 800da06:	2b02      	cmp	r3, #2
 800da08:	d906      	bls.n	800da18 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800da0a:	2303      	movs	r3, #3
 800da0c:	e1ca      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
 800da0e:	bf00      	nop
 800da10:	40021000 	.word	0x40021000
 800da14:	20000048 	.word	0x20000048
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800da18:	4b8c      	ldr	r3, [pc, #560]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800da1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800da1e:	f003 0302 	and.w	r3, r3, #2
 800da22:	2b00      	cmp	r3, #0
 800da24:	d1ea      	bne.n	800d9fc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f003 0304 	and.w	r3, r3, #4
 800da2e:	2b00      	cmp	r3, #0
 800da30:	f000 80a6 	beq.w	800db80 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800da34:	2300      	movs	r3, #0
 800da36:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800da38:	4b84      	ldr	r3, [pc, #528]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800da3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da40:	2b00      	cmp	r3, #0
 800da42:	d101      	bne.n	800da48 <HAL_RCC_OscConfig+0x2b4>
 800da44:	2301      	movs	r3, #1
 800da46:	e000      	b.n	800da4a <HAL_RCC_OscConfig+0x2b6>
 800da48:	2300      	movs	r3, #0
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d00d      	beq.n	800da6a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800da4e:	4b7f      	ldr	r3, [pc, #508]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800da50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da52:	4a7e      	ldr	r2, [pc, #504]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800da54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800da58:	6593      	str	r3, [r2, #88]	@ 0x58
 800da5a:	4b7c      	ldr	r3, [pc, #496]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800da5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800da5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800da62:	60fb      	str	r3, [r7, #12]
 800da64:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800da66:	2301      	movs	r3, #1
 800da68:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da6a:	4b79      	ldr	r3, [pc, #484]	@ (800dc50 <HAL_RCC_OscConfig+0x4bc>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da72:	2b00      	cmp	r3, #0
 800da74:	d118      	bne.n	800daa8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800da76:	4b76      	ldr	r3, [pc, #472]	@ (800dc50 <HAL_RCC_OscConfig+0x4bc>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	4a75      	ldr	r2, [pc, #468]	@ (800dc50 <HAL_RCC_OscConfig+0x4bc>)
 800da7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800da80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800da82:	f7fd f87b 	bl	800ab7c <HAL_GetTick>
 800da86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da88:	e008      	b.n	800da9c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800da8a:	f7fd f877 	bl	800ab7c <HAL_GetTick>
 800da8e:	4602      	mov	r2, r0
 800da90:	693b      	ldr	r3, [r7, #16]
 800da92:	1ad3      	subs	r3, r2, r3
 800da94:	2b02      	cmp	r3, #2
 800da96:	d901      	bls.n	800da9c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800da98:	2303      	movs	r3, #3
 800da9a:	e183      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800da9c:	4b6c      	ldr	r3, [pc, #432]	@ (800dc50 <HAL_RCC_OscConfig+0x4bc>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d0f0      	beq.n	800da8a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	689b      	ldr	r3, [r3, #8]
 800daac:	2b01      	cmp	r3, #1
 800daae:	d108      	bne.n	800dac2 <HAL_RCC_OscConfig+0x32e>
 800dab0:	4b66      	ldr	r3, [pc, #408]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dab6:	4a65      	ldr	r2, [pc, #404]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dab8:	f043 0301 	orr.w	r3, r3, #1
 800dabc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800dac0:	e024      	b.n	800db0c <HAL_RCC_OscConfig+0x378>
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	689b      	ldr	r3, [r3, #8]
 800dac6:	2b05      	cmp	r3, #5
 800dac8:	d110      	bne.n	800daec <HAL_RCC_OscConfig+0x358>
 800daca:	4b60      	ldr	r3, [pc, #384]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dacc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dad0:	4a5e      	ldr	r2, [pc, #376]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dad2:	f043 0304 	orr.w	r3, r3, #4
 800dad6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800dada:	4b5c      	ldr	r3, [pc, #368]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dadc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dae0:	4a5a      	ldr	r2, [pc, #360]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dae2:	f043 0301 	orr.w	r3, r3, #1
 800dae6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800daea:	e00f      	b.n	800db0c <HAL_RCC_OscConfig+0x378>
 800daec:	4b57      	ldr	r3, [pc, #348]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800daee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800daf2:	4a56      	ldr	r2, [pc, #344]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800daf4:	f023 0301 	bic.w	r3, r3, #1
 800daf8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800dafc:	4b53      	ldr	r3, [pc, #332]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dafe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db02:	4a52      	ldr	r2, [pc, #328]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db04:	f023 0304 	bic.w	r3, r3, #4
 800db08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	689b      	ldr	r3, [r3, #8]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d016      	beq.n	800db42 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db14:	f7fd f832 	bl	800ab7c <HAL_GetTick>
 800db18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800db1a:	e00a      	b.n	800db32 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800db1c:	f7fd f82e 	bl	800ab7c <HAL_GetTick>
 800db20:	4602      	mov	r2, r0
 800db22:	693b      	ldr	r3, [r7, #16]
 800db24:	1ad3      	subs	r3, r2, r3
 800db26:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db2a:	4293      	cmp	r3, r2
 800db2c:	d901      	bls.n	800db32 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800db2e:	2303      	movs	r3, #3
 800db30:	e138      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800db32:	4b46      	ldr	r3, [pc, #280]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db38:	f003 0302 	and.w	r3, r3, #2
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d0ed      	beq.n	800db1c <HAL_RCC_OscConfig+0x388>
 800db40:	e015      	b.n	800db6e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800db42:	f7fd f81b 	bl	800ab7c <HAL_GetTick>
 800db46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800db48:	e00a      	b.n	800db60 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800db4a:	f7fd f817 	bl	800ab7c <HAL_GetTick>
 800db4e:	4602      	mov	r2, r0
 800db50:	693b      	ldr	r3, [r7, #16]
 800db52:	1ad3      	subs	r3, r2, r3
 800db54:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db58:	4293      	cmp	r3, r2
 800db5a:	d901      	bls.n	800db60 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800db5c:	2303      	movs	r3, #3
 800db5e:	e121      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800db60:	4b3a      	ldr	r3, [pc, #232]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db66:	f003 0302 	and.w	r3, r3, #2
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d1ed      	bne.n	800db4a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800db6e:	7ffb      	ldrb	r3, [r7, #31]
 800db70:	2b01      	cmp	r3, #1
 800db72:	d105      	bne.n	800db80 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800db74:	4b35      	ldr	r3, [pc, #212]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db78:	4a34      	ldr	r2, [pc, #208]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800db7e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	681b      	ldr	r3, [r3, #0]
 800db84:	f003 0320 	and.w	r3, r3, #32
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d03c      	beq.n	800dc06 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	699b      	ldr	r3, [r3, #24]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d01c      	beq.n	800dbce <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800db94:	4b2d      	ldr	r3, [pc, #180]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800db9a:	4a2c      	ldr	r2, [pc, #176]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800db9c:	f043 0301 	orr.w	r3, r3, #1
 800dba0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dba4:	f7fc ffea 	bl	800ab7c <HAL_GetTick>
 800dba8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dbaa:	e008      	b.n	800dbbe <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dbac:	f7fc ffe6 	bl	800ab7c <HAL_GetTick>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	693b      	ldr	r3, [r7, #16]
 800dbb4:	1ad3      	subs	r3, r2, r3
 800dbb6:	2b02      	cmp	r3, #2
 800dbb8:	d901      	bls.n	800dbbe <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800dbba:	2303      	movs	r3, #3
 800dbbc:	e0f2      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800dbbe:	4b23      	ldr	r3, [pc, #140]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dbc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dbc4:	f003 0302 	and.w	r3, r3, #2
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d0ef      	beq.n	800dbac <HAL_RCC_OscConfig+0x418>
 800dbcc:	e01b      	b.n	800dc06 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800dbce:	4b1f      	ldr	r3, [pc, #124]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dbd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dbd4:	4a1d      	ldr	r2, [pc, #116]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dbd6:	f023 0301 	bic.w	r3, r3, #1
 800dbda:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800dbde:	f7fc ffcd 	bl	800ab7c <HAL_GetTick>
 800dbe2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dbe4:	e008      	b.n	800dbf8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800dbe6:	f7fc ffc9 	bl	800ab7c <HAL_GetTick>
 800dbea:	4602      	mov	r2, r0
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	1ad3      	subs	r3, r2, r3
 800dbf0:	2b02      	cmp	r3, #2
 800dbf2:	d901      	bls.n	800dbf8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800dbf4:	2303      	movs	r3, #3
 800dbf6:	e0d5      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800dbf8:	4b14      	ldr	r3, [pc, #80]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dbfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800dbfe:	f003 0302 	and.w	r3, r3, #2
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d1ef      	bne.n	800dbe6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	69db      	ldr	r3, [r3, #28]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	f000 80c9 	beq.w	800dda2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800dc10:	4b0e      	ldr	r3, [pc, #56]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dc12:	689b      	ldr	r3, [r3, #8]
 800dc14:	f003 030c 	and.w	r3, r3, #12
 800dc18:	2b0c      	cmp	r3, #12
 800dc1a:	f000 8083 	beq.w	800dd24 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	69db      	ldr	r3, [r3, #28]
 800dc22:	2b02      	cmp	r3, #2
 800dc24:	d15e      	bne.n	800dce4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dc26:	4b09      	ldr	r3, [pc, #36]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4a08      	ldr	r2, [pc, #32]	@ (800dc4c <HAL_RCC_OscConfig+0x4b8>)
 800dc2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dc30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dc32:	f7fc ffa3 	bl	800ab7c <HAL_GetTick>
 800dc36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc38:	e00c      	b.n	800dc54 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dc3a:	f7fc ff9f 	bl	800ab7c <HAL_GetTick>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	693b      	ldr	r3, [r7, #16]
 800dc42:	1ad3      	subs	r3, r2, r3
 800dc44:	2b02      	cmp	r3, #2
 800dc46:	d905      	bls.n	800dc54 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800dc48:	2303      	movs	r3, #3
 800dc4a:	e0ab      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
 800dc4c:	40021000 	.word	0x40021000
 800dc50:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dc54:	4b55      	ldr	r3, [pc, #340]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d1ec      	bne.n	800dc3a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800dc60:	4b52      	ldr	r3, [pc, #328]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dc62:	68da      	ldr	r2, [r3, #12]
 800dc64:	4b52      	ldr	r3, [pc, #328]	@ (800ddb0 <HAL_RCC_OscConfig+0x61c>)
 800dc66:	4013      	ands	r3, r2
 800dc68:	687a      	ldr	r2, [r7, #4]
 800dc6a:	6a11      	ldr	r1, [r2, #32]
 800dc6c:	687a      	ldr	r2, [r7, #4]
 800dc6e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800dc70:	3a01      	subs	r2, #1
 800dc72:	0112      	lsls	r2, r2, #4
 800dc74:	4311      	orrs	r1, r2
 800dc76:	687a      	ldr	r2, [r7, #4]
 800dc78:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800dc7a:	0212      	lsls	r2, r2, #8
 800dc7c:	4311      	orrs	r1, r2
 800dc7e:	687a      	ldr	r2, [r7, #4]
 800dc80:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800dc82:	0852      	lsrs	r2, r2, #1
 800dc84:	3a01      	subs	r2, #1
 800dc86:	0552      	lsls	r2, r2, #21
 800dc88:	4311      	orrs	r1, r2
 800dc8a:	687a      	ldr	r2, [r7, #4]
 800dc8c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800dc8e:	0852      	lsrs	r2, r2, #1
 800dc90:	3a01      	subs	r2, #1
 800dc92:	0652      	lsls	r2, r2, #25
 800dc94:	4311      	orrs	r1, r2
 800dc96:	687a      	ldr	r2, [r7, #4]
 800dc98:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800dc9a:	06d2      	lsls	r2, r2, #27
 800dc9c:	430a      	orrs	r2, r1
 800dc9e:	4943      	ldr	r1, [pc, #268]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dca0:	4313      	orrs	r3, r2
 800dca2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dca4:	4b41      	ldr	r3, [pc, #260]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	4a40      	ldr	r2, [pc, #256]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dcaa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dcae:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800dcb0:	4b3e      	ldr	r3, [pc, #248]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dcb2:	68db      	ldr	r3, [r3, #12]
 800dcb4:	4a3d      	ldr	r2, [pc, #244]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dcb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dcba:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dcbc:	f7fc ff5e 	bl	800ab7c <HAL_GetTick>
 800dcc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dcc2:	e008      	b.n	800dcd6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dcc4:	f7fc ff5a 	bl	800ab7c <HAL_GetTick>
 800dcc8:	4602      	mov	r2, r0
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	1ad3      	subs	r3, r2, r3
 800dcce:	2b02      	cmp	r3, #2
 800dcd0:	d901      	bls.n	800dcd6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800dcd2:	2303      	movs	r3, #3
 800dcd4:	e066      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800dcd6:	4b35      	ldr	r3, [pc, #212]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d0f0      	beq.n	800dcc4 <HAL_RCC_OscConfig+0x530>
 800dce2:	e05e      	b.n	800dda2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dce4:	4b31      	ldr	r3, [pc, #196]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	4a30      	ldr	r2, [pc, #192]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dcea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800dcee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dcf0:	f7fc ff44 	bl	800ab7c <HAL_GetTick>
 800dcf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dcf6:	e008      	b.n	800dd0a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800dcf8:	f7fc ff40 	bl	800ab7c <HAL_GetTick>
 800dcfc:	4602      	mov	r2, r0
 800dcfe:	693b      	ldr	r3, [r7, #16]
 800dd00:	1ad3      	subs	r3, r2, r3
 800dd02:	2b02      	cmp	r3, #2
 800dd04:	d901      	bls.n	800dd0a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800dd06:	2303      	movs	r3, #3
 800dd08:	e04c      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800dd0a:	4b28      	ldr	r3, [pc, #160]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d1f0      	bne.n	800dcf8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800dd16:	4b25      	ldr	r3, [pc, #148]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dd18:	68da      	ldr	r2, [r3, #12]
 800dd1a:	4924      	ldr	r1, [pc, #144]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dd1c:	4b25      	ldr	r3, [pc, #148]	@ (800ddb4 <HAL_RCC_OscConfig+0x620>)
 800dd1e:	4013      	ands	r3, r2
 800dd20:	60cb      	str	r3, [r1, #12]
 800dd22:	e03e      	b.n	800dda2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	69db      	ldr	r3, [r3, #28]
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d101      	bne.n	800dd30 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e039      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800dd30:	4b1e      	ldr	r3, [pc, #120]	@ (800ddac <HAL_RCC_OscConfig+0x618>)
 800dd32:	68db      	ldr	r3, [r3, #12]
 800dd34:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	f003 0203 	and.w	r2, r3, #3
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	6a1b      	ldr	r3, [r3, #32]
 800dd40:	429a      	cmp	r2, r3
 800dd42:	d12c      	bne.n	800dd9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dd44:	697b      	ldr	r3, [r7, #20]
 800dd46:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd4e:	3b01      	subs	r3, #1
 800dd50:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800dd52:	429a      	cmp	r2, r3
 800dd54:	d123      	bne.n	800dd9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd60:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800dd62:	429a      	cmp	r2, r3
 800dd64:	d11b      	bne.n	800dd9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd66:	697b      	ldr	r3, [r7, #20]
 800dd68:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd70:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800dd72:	429a      	cmp	r2, r3
 800dd74:	d113      	bne.n	800dd9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd76:	697b      	ldr	r3, [r7, #20]
 800dd78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd80:	085b      	lsrs	r3, r3, #1
 800dd82:	3b01      	subs	r3, #1
 800dd84:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800dd86:	429a      	cmp	r2, r3
 800dd88:	d109      	bne.n	800dd9e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800dd8a:	697b      	ldr	r3, [r7, #20]
 800dd8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dd94:	085b      	lsrs	r3, r3, #1
 800dd96:	3b01      	subs	r3, #1
 800dd98:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800dd9a:	429a      	cmp	r2, r3
 800dd9c:	d001      	beq.n	800dda2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800dd9e:	2301      	movs	r3, #1
 800dda0:	e000      	b.n	800dda4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800dda2:	2300      	movs	r3, #0
}
 800dda4:	4618      	mov	r0, r3
 800dda6:	3720      	adds	r7, #32
 800dda8:	46bd      	mov	sp, r7
 800ddaa:	bd80      	pop	{r7, pc}
 800ddac:	40021000 	.word	0x40021000
 800ddb0:	019f800c 	.word	0x019f800c
 800ddb4:	feeefffc 	.word	0xfeeefffc

0800ddb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b086      	sub	sp, #24
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	6078      	str	r0, [r7, #4]
 800ddc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d101      	bne.n	800ddd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800ddcc:	2301      	movs	r3, #1
 800ddce:	e11e      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800ddd0:	4b91      	ldr	r3, [pc, #580]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f003 030f 	and.w	r3, r3, #15
 800ddd8:	683a      	ldr	r2, [r7, #0]
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d910      	bls.n	800de00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ddde:	4b8e      	ldr	r3, [pc, #568]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	f023 020f 	bic.w	r2, r3, #15
 800dde6:	498c      	ldr	r1, [pc, #560]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800dde8:	683b      	ldr	r3, [r7, #0]
 800ddea:	4313      	orrs	r3, r2
 800ddec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ddee:	4b8a      	ldr	r3, [pc, #552]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	f003 030f 	and.w	r3, r3, #15
 800ddf6:	683a      	ldr	r2, [r7, #0]
 800ddf8:	429a      	cmp	r2, r3
 800ddfa:	d001      	beq.n	800de00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e106      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f003 0301 	and.w	r3, r3, #1
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d073      	beq.n	800def4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	685b      	ldr	r3, [r3, #4]
 800de10:	2b03      	cmp	r3, #3
 800de12:	d129      	bne.n	800de68 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800de14:	4b81      	ldr	r3, [pc, #516]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d101      	bne.n	800de24 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800de20:	2301      	movs	r3, #1
 800de22:	e0f4      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800de24:	f000 f99e 	bl	800e164 <RCC_GetSysClockFreqFromPLLSource>
 800de28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800de2a:	693b      	ldr	r3, [r7, #16]
 800de2c:	4a7c      	ldr	r2, [pc, #496]	@ (800e020 <HAL_RCC_ClockConfig+0x268>)
 800de2e:	4293      	cmp	r3, r2
 800de30:	d93f      	bls.n	800deb2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800de32:	4b7a      	ldr	r3, [pc, #488]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800de34:	689b      	ldr	r3, [r3, #8]
 800de36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d009      	beq.n	800de52 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800de46:	2b00      	cmp	r3, #0
 800de48:	d033      	beq.n	800deb2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d12f      	bne.n	800deb2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800de52:	4b72      	ldr	r3, [pc, #456]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800de54:	689b      	ldr	r3, [r3, #8]
 800de56:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de5a:	4a70      	ldr	r2, [pc, #448]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800de5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800de62:	2380      	movs	r3, #128	@ 0x80
 800de64:	617b      	str	r3, [r7, #20]
 800de66:	e024      	b.n	800deb2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	685b      	ldr	r3, [r3, #4]
 800de6c:	2b02      	cmp	r3, #2
 800de6e:	d107      	bne.n	800de80 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800de70:	4b6a      	ldr	r3, [pc, #424]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800de72:	681b      	ldr	r3, [r3, #0]
 800de74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d109      	bne.n	800de90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800de7c:	2301      	movs	r3, #1
 800de7e:	e0c6      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800de80:	4b66      	ldr	r3, [pc, #408]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d101      	bne.n	800de90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800de8c:	2301      	movs	r3, #1
 800de8e:	e0be      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800de90:	f000 f8ce 	bl	800e030 <HAL_RCC_GetSysClockFreq>
 800de94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800de96:	693b      	ldr	r3, [r7, #16]
 800de98:	4a61      	ldr	r2, [pc, #388]	@ (800e020 <HAL_RCC_ClockConfig+0x268>)
 800de9a:	4293      	cmp	r3, r2
 800de9c:	d909      	bls.n	800deb2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800de9e:	4b5f      	ldr	r3, [pc, #380]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dea0:	689b      	ldr	r3, [r3, #8]
 800dea2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800dea6:	4a5d      	ldr	r2, [pc, #372]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dea8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800deac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800deae:	2380      	movs	r3, #128	@ 0x80
 800deb0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800deb2:	4b5a      	ldr	r3, [pc, #360]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800deb4:	689b      	ldr	r3, [r3, #8]
 800deb6:	f023 0203 	bic.w	r2, r3, #3
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	4957      	ldr	r1, [pc, #348]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dec0:	4313      	orrs	r3, r2
 800dec2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dec4:	f7fc fe5a 	bl	800ab7c <HAL_GetTick>
 800dec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800deca:	e00a      	b.n	800dee2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800decc:	f7fc fe56 	bl	800ab7c <HAL_GetTick>
 800ded0:	4602      	mov	r2, r0
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	1ad3      	subs	r3, r2, r3
 800ded6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800deda:	4293      	cmp	r3, r2
 800dedc:	d901      	bls.n	800dee2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800dede:	2303      	movs	r3, #3
 800dee0:	e095      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800dee2:	4b4e      	ldr	r3, [pc, #312]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dee4:	689b      	ldr	r3, [r3, #8]
 800dee6:	f003 020c 	and.w	r2, r3, #12
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	685b      	ldr	r3, [r3, #4]
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	429a      	cmp	r2, r3
 800def2:	d1eb      	bne.n	800decc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	f003 0302 	and.w	r3, r3, #2
 800defc:	2b00      	cmp	r3, #0
 800defe:	d023      	beq.n	800df48 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f003 0304 	and.w	r3, r3, #4
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d005      	beq.n	800df18 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800df0c:	4b43      	ldr	r3, [pc, #268]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df0e:	689b      	ldr	r3, [r3, #8]
 800df10:	4a42      	ldr	r2, [pc, #264]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800df16:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	f003 0308 	and.w	r3, r3, #8
 800df20:	2b00      	cmp	r3, #0
 800df22:	d007      	beq.n	800df34 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800df24:	4b3d      	ldr	r3, [pc, #244]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df26:	689b      	ldr	r3, [r3, #8]
 800df28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800df2c:	4a3b      	ldr	r2, [pc, #236]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df2e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800df32:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800df34:	4b39      	ldr	r3, [pc, #228]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df36:	689b      	ldr	r3, [r3, #8]
 800df38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	689b      	ldr	r3, [r3, #8]
 800df40:	4936      	ldr	r1, [pc, #216]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df42:	4313      	orrs	r3, r2
 800df44:	608b      	str	r3, [r1, #8]
 800df46:	e008      	b.n	800df5a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800df48:	697b      	ldr	r3, [r7, #20]
 800df4a:	2b80      	cmp	r3, #128	@ 0x80
 800df4c:	d105      	bne.n	800df5a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800df4e:	4b33      	ldr	r3, [pc, #204]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df50:	689b      	ldr	r3, [r3, #8]
 800df52:	4a32      	ldr	r2, [pc, #200]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800df54:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800df58:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800df5a:	4b2f      	ldr	r3, [pc, #188]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800df5c:	681b      	ldr	r3, [r3, #0]
 800df5e:	f003 030f 	and.w	r3, r3, #15
 800df62:	683a      	ldr	r2, [r7, #0]
 800df64:	429a      	cmp	r2, r3
 800df66:	d21d      	bcs.n	800dfa4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800df68:	4b2b      	ldr	r3, [pc, #172]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	f023 020f 	bic.w	r2, r3, #15
 800df70:	4929      	ldr	r1, [pc, #164]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	4313      	orrs	r3, r2
 800df76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800df78:	f7fc fe00 	bl	800ab7c <HAL_GetTick>
 800df7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800df7e:	e00a      	b.n	800df96 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800df80:	f7fc fdfc 	bl	800ab7c <HAL_GetTick>
 800df84:	4602      	mov	r2, r0
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	1ad3      	subs	r3, r2, r3
 800df8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800df8e:	4293      	cmp	r3, r2
 800df90:	d901      	bls.n	800df96 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800df92:	2303      	movs	r3, #3
 800df94:	e03b      	b.n	800e00e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800df96:	4b20      	ldr	r3, [pc, #128]	@ (800e018 <HAL_RCC_ClockConfig+0x260>)
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f003 030f 	and.w	r3, r3, #15
 800df9e:	683a      	ldr	r2, [r7, #0]
 800dfa0:	429a      	cmp	r2, r3
 800dfa2:	d1ed      	bne.n	800df80 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f003 0304 	and.w	r3, r3, #4
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d008      	beq.n	800dfc2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800dfb0:	4b1a      	ldr	r3, [pc, #104]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	68db      	ldr	r3, [r3, #12]
 800dfbc:	4917      	ldr	r1, [pc, #92]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dfbe:	4313      	orrs	r3, r2
 800dfc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	f003 0308 	and.w	r3, r3, #8
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d009      	beq.n	800dfe2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800dfce:	4b13      	ldr	r3, [pc, #76]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dfd0:	689b      	ldr	r3, [r3, #8]
 800dfd2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	691b      	ldr	r3, [r3, #16]
 800dfda:	00db      	lsls	r3, r3, #3
 800dfdc:	490f      	ldr	r1, [pc, #60]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dfde:	4313      	orrs	r3, r2
 800dfe0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800dfe2:	f000 f825 	bl	800e030 <HAL_RCC_GetSysClockFreq>
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	4b0c      	ldr	r3, [pc, #48]	@ (800e01c <HAL_RCC_ClockConfig+0x264>)
 800dfea:	689b      	ldr	r3, [r3, #8]
 800dfec:	091b      	lsrs	r3, r3, #4
 800dfee:	f003 030f 	and.w	r3, r3, #15
 800dff2:	490c      	ldr	r1, [pc, #48]	@ (800e024 <HAL_RCC_ClockConfig+0x26c>)
 800dff4:	5ccb      	ldrb	r3, [r1, r3]
 800dff6:	f003 031f 	and.w	r3, r3, #31
 800dffa:	fa22 f303 	lsr.w	r3, r2, r3
 800dffe:	4a0a      	ldr	r2, [pc, #40]	@ (800e028 <HAL_RCC_ClockConfig+0x270>)
 800e000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800e002:	4b0a      	ldr	r3, [pc, #40]	@ (800e02c <HAL_RCC_ClockConfig+0x274>)
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	4618      	mov	r0, r3
 800e008:	f7fc fd6c 	bl	800aae4 <HAL_InitTick>
 800e00c:	4603      	mov	r3, r0
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3718      	adds	r7, #24
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
 800e016:	bf00      	nop
 800e018:	40022000 	.word	0x40022000
 800e01c:	40021000 	.word	0x40021000
 800e020:	04c4b400 	.word	0x04c4b400
 800e024:	08017348 	.word	0x08017348
 800e028:	20000044 	.word	0x20000044
 800e02c:	20000048 	.word	0x20000048

0800e030 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e030:	b480      	push	{r7}
 800e032:	b087      	sub	sp, #28
 800e034:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800e036:	4b2c      	ldr	r3, [pc, #176]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e038:	689b      	ldr	r3, [r3, #8]
 800e03a:	f003 030c 	and.w	r3, r3, #12
 800e03e:	2b04      	cmp	r3, #4
 800e040:	d102      	bne.n	800e048 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800e042:	4b2a      	ldr	r3, [pc, #168]	@ (800e0ec <HAL_RCC_GetSysClockFreq+0xbc>)
 800e044:	613b      	str	r3, [r7, #16]
 800e046:	e047      	b.n	800e0d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800e048:	4b27      	ldr	r3, [pc, #156]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e04a:	689b      	ldr	r3, [r3, #8]
 800e04c:	f003 030c 	and.w	r3, r3, #12
 800e050:	2b08      	cmp	r3, #8
 800e052:	d102      	bne.n	800e05a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800e054:	4b26      	ldr	r3, [pc, #152]	@ (800e0f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e056:	613b      	str	r3, [r7, #16]
 800e058:	e03e      	b.n	800e0d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800e05a:	4b23      	ldr	r3, [pc, #140]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e05c:	689b      	ldr	r3, [r3, #8]
 800e05e:	f003 030c 	and.w	r3, r3, #12
 800e062:	2b0c      	cmp	r3, #12
 800e064:	d136      	bne.n	800e0d4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e066:	4b20      	ldr	r3, [pc, #128]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e068:	68db      	ldr	r3, [r3, #12]
 800e06a:	f003 0303 	and.w	r3, r3, #3
 800e06e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e070:	4b1d      	ldr	r3, [pc, #116]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e072:	68db      	ldr	r3, [r3, #12]
 800e074:	091b      	lsrs	r3, r3, #4
 800e076:	f003 030f 	and.w	r3, r3, #15
 800e07a:	3301      	adds	r3, #1
 800e07c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	2b03      	cmp	r3, #3
 800e082:	d10c      	bne.n	800e09e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e084:	4a1a      	ldr	r2, [pc, #104]	@ (800e0f0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800e086:	68bb      	ldr	r3, [r7, #8]
 800e088:	fbb2 f3f3 	udiv	r3, r2, r3
 800e08c:	4a16      	ldr	r2, [pc, #88]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e08e:	68d2      	ldr	r2, [r2, #12]
 800e090:	0a12      	lsrs	r2, r2, #8
 800e092:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e096:	fb02 f303 	mul.w	r3, r2, r3
 800e09a:	617b      	str	r3, [r7, #20]
      break;
 800e09c:	e00c      	b.n	800e0b8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e09e:	4a13      	ldr	r2, [pc, #76]	@ (800e0ec <HAL_RCC_GetSysClockFreq+0xbc>)
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0a6:	4a10      	ldr	r2, [pc, #64]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e0a8:	68d2      	ldr	r2, [r2, #12]
 800e0aa:	0a12      	lsrs	r2, r2, #8
 800e0ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e0b0:	fb02 f303 	mul.w	r3, r2, r3
 800e0b4:	617b      	str	r3, [r7, #20]
      break;
 800e0b6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e0b8:	4b0b      	ldr	r3, [pc, #44]	@ (800e0e8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	0e5b      	lsrs	r3, r3, #25
 800e0be:	f003 0303 	and.w	r3, r3, #3
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	005b      	lsls	r3, r3, #1
 800e0c6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800e0c8:	697a      	ldr	r2, [r7, #20]
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0d0:	613b      	str	r3, [r7, #16]
 800e0d2:	e001      	b.n	800e0d8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800e0d8:	693b      	ldr	r3, [r7, #16]
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	371c      	adds	r7, #28
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e4:	4770      	bx	lr
 800e0e6:	bf00      	nop
 800e0e8:	40021000 	.word	0x40021000
 800e0ec:	00f42400 	.word	0x00f42400
 800e0f0:	016e3600 	.word	0x016e3600

0800e0f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e0f8:	4b03      	ldr	r3, [pc, #12]	@ (800e108 <HAL_RCC_GetHCLKFreq+0x14>)
 800e0fa:	681b      	ldr	r3, [r3, #0]
}
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	46bd      	mov	sp, r7
 800e100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e104:	4770      	bx	lr
 800e106:	bf00      	nop
 800e108:	20000044 	.word	0x20000044

0800e10c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e10c:	b580      	push	{r7, lr}
 800e10e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800e110:	f7ff fff0 	bl	800e0f4 <HAL_RCC_GetHCLKFreq>
 800e114:	4602      	mov	r2, r0
 800e116:	4b06      	ldr	r3, [pc, #24]	@ (800e130 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e118:	689b      	ldr	r3, [r3, #8]
 800e11a:	0a1b      	lsrs	r3, r3, #8
 800e11c:	f003 0307 	and.w	r3, r3, #7
 800e120:	4904      	ldr	r1, [pc, #16]	@ (800e134 <HAL_RCC_GetPCLK1Freq+0x28>)
 800e122:	5ccb      	ldrb	r3, [r1, r3]
 800e124:	f003 031f 	and.w	r3, r3, #31
 800e128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e12c:	4618      	mov	r0, r3
 800e12e:	bd80      	pop	{r7, pc}
 800e130:	40021000 	.word	0x40021000
 800e134:	08017358 	.word	0x08017358

0800e138 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800e13c:	f7ff ffda 	bl	800e0f4 <HAL_RCC_GetHCLKFreq>
 800e140:	4602      	mov	r2, r0
 800e142:	4b06      	ldr	r3, [pc, #24]	@ (800e15c <HAL_RCC_GetPCLK2Freq+0x24>)
 800e144:	689b      	ldr	r3, [r3, #8]
 800e146:	0adb      	lsrs	r3, r3, #11
 800e148:	f003 0307 	and.w	r3, r3, #7
 800e14c:	4904      	ldr	r1, [pc, #16]	@ (800e160 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e14e:	5ccb      	ldrb	r3, [r1, r3]
 800e150:	f003 031f 	and.w	r3, r3, #31
 800e154:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e158:	4618      	mov	r0, r3
 800e15a:	bd80      	pop	{r7, pc}
 800e15c:	40021000 	.word	0x40021000
 800e160:	08017358 	.word	0x08017358

0800e164 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800e164:	b480      	push	{r7}
 800e166:	b087      	sub	sp, #28
 800e168:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800e16a:	4b1e      	ldr	r3, [pc, #120]	@ (800e1e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e16c:	68db      	ldr	r3, [r3, #12]
 800e16e:	f003 0303 	and.w	r3, r3, #3
 800e172:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800e174:	4b1b      	ldr	r3, [pc, #108]	@ (800e1e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e176:	68db      	ldr	r3, [r3, #12]
 800e178:	091b      	lsrs	r3, r3, #4
 800e17a:	f003 030f 	and.w	r3, r3, #15
 800e17e:	3301      	adds	r3, #1
 800e180:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	2b03      	cmp	r3, #3
 800e186:	d10c      	bne.n	800e1a2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e188:	4a17      	ldr	r2, [pc, #92]	@ (800e1e8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	fbb2 f3f3 	udiv	r3, r2, r3
 800e190:	4a14      	ldr	r2, [pc, #80]	@ (800e1e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e192:	68d2      	ldr	r2, [r2, #12]
 800e194:	0a12      	lsrs	r2, r2, #8
 800e196:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e19a:	fb02 f303 	mul.w	r3, r2, r3
 800e19e:	617b      	str	r3, [r7, #20]
    break;
 800e1a0:	e00c      	b.n	800e1bc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800e1a2:	4a12      	ldr	r2, [pc, #72]	@ (800e1ec <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1aa:	4a0e      	ldr	r2, [pc, #56]	@ (800e1e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e1ac:	68d2      	ldr	r2, [r2, #12]
 800e1ae:	0a12      	lsrs	r2, r2, #8
 800e1b0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800e1b4:	fb02 f303 	mul.w	r3, r2, r3
 800e1b8:	617b      	str	r3, [r7, #20]
    break;
 800e1ba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800e1bc:	4b09      	ldr	r3, [pc, #36]	@ (800e1e4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800e1be:	68db      	ldr	r3, [r3, #12]
 800e1c0:	0e5b      	lsrs	r3, r3, #25
 800e1c2:	f003 0303 	and.w	r3, r3, #3
 800e1c6:	3301      	adds	r3, #1
 800e1c8:	005b      	lsls	r3, r3, #1
 800e1ca:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800e1cc:	697a      	ldr	r2, [r7, #20]
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1d4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800e1d6:	687b      	ldr	r3, [r7, #4]
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	371c      	adds	r7, #28
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr
 800e1e4:	40021000 	.word	0x40021000
 800e1e8:	016e3600 	.word	0x016e3600
 800e1ec:	00f42400 	.word	0x00f42400

0800e1f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b086      	sub	sp, #24
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e208:	2b00      	cmp	r3, #0
 800e20a:	f000 8098 	beq.w	800e33e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800e20e:	2300      	movs	r3, #0
 800e210:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800e212:	4b43      	ldr	r3, [pc, #268]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d10d      	bne.n	800e23a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800e21e:	4b40      	ldr	r3, [pc, #256]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e222:	4a3f      	ldr	r2, [pc, #252]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e224:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e228:	6593      	str	r3, [r2, #88]	@ 0x58
 800e22a:	4b3d      	ldr	r3, [pc, #244]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e22c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e22e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e232:	60bb      	str	r3, [r7, #8]
 800e234:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800e236:	2301      	movs	r3, #1
 800e238:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e23a:	4b3a      	ldr	r3, [pc, #232]	@ (800e324 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	4a39      	ldr	r2, [pc, #228]	@ (800e324 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e240:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e244:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e246:	f7fc fc99 	bl	800ab7c <HAL_GetTick>
 800e24a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e24c:	e009      	b.n	800e262 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e24e:	f7fc fc95 	bl	800ab7c <HAL_GetTick>
 800e252:	4602      	mov	r2, r0
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	1ad3      	subs	r3, r2, r3
 800e258:	2b02      	cmp	r3, #2
 800e25a:	d902      	bls.n	800e262 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800e25c:	2303      	movs	r3, #3
 800e25e:	74fb      	strb	r3, [r7, #19]
        break;
 800e260:	e005      	b.n	800e26e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e262:	4b30      	ldr	r3, [pc, #192]	@ (800e324 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800e264:	681b      	ldr	r3, [r3, #0]
 800e266:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d0ef      	beq.n	800e24e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800e26e:	7cfb      	ldrb	r3, [r7, #19]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d159      	bne.n	800e328 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800e274:	4b2a      	ldr	r3, [pc, #168]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e276:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e27a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e27e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800e280:	697b      	ldr	r3, [r7, #20]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d01e      	beq.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e28a:	697a      	ldr	r2, [r7, #20]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d019      	beq.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800e290:	4b23      	ldr	r3, [pc, #140]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e296:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e29a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e29c:	4b20      	ldr	r3, [pc, #128]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e29e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2a2:	4a1f      	ldr	r2, [pc, #124]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e2a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e2ac:	4b1c      	ldr	r3, [pc, #112]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2b2:	4a1b      	ldr	r2, [pc, #108]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e2b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800e2bc:	4a18      	ldr	r2, [pc, #96]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800e2c4:	697b      	ldr	r3, [r7, #20]
 800e2c6:	f003 0301 	and.w	r3, r3, #1
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d016      	beq.n	800e2fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e2ce:	f7fc fc55 	bl	800ab7c <HAL_GetTick>
 800e2d2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e2d4:	e00b      	b.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e2d6:	f7fc fc51 	bl	800ab7c <HAL_GetTick>
 800e2da:	4602      	mov	r2, r0
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	1ad3      	subs	r3, r2, r3
 800e2e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800e2e4:	4293      	cmp	r3, r2
 800e2e6:	d902      	bls.n	800e2ee <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800e2e8:	2303      	movs	r3, #3
 800e2ea:	74fb      	strb	r3, [r7, #19]
            break;
 800e2ec:	e006      	b.n	800e2fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800e2ee:	4b0c      	ldr	r3, [pc, #48]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e2f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e2f4:	f003 0302 	and.w	r3, r3, #2
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d0ec      	beq.n	800e2d6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800e2fc:	7cfb      	ldrb	r3, [r7, #19]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d10b      	bne.n	800e31a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e302:	4b07      	ldr	r3, [pc, #28]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e308:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e310:	4903      	ldr	r1, [pc, #12]	@ (800e320 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800e312:	4313      	orrs	r3, r2
 800e314:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800e318:	e008      	b.n	800e32c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e31a:	7cfb      	ldrb	r3, [r7, #19]
 800e31c:	74bb      	strb	r3, [r7, #18]
 800e31e:	e005      	b.n	800e32c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800e320:	40021000 	.word	0x40021000
 800e324:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e328:	7cfb      	ldrb	r3, [r7, #19]
 800e32a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800e32c:	7c7b      	ldrb	r3, [r7, #17]
 800e32e:	2b01      	cmp	r3, #1
 800e330:	d105      	bne.n	800e33e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800e332:	4ba7      	ldr	r3, [pc, #668]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e336:	4aa6      	ldr	r2, [pc, #664]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e338:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e33c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	f003 0301 	and.w	r3, r3, #1
 800e346:	2b00      	cmp	r3, #0
 800e348:	d00a      	beq.n	800e360 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800e34a:	4ba1      	ldr	r3, [pc, #644]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e34c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e350:	f023 0203 	bic.w	r2, r3, #3
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	685b      	ldr	r3, [r3, #4]
 800e358:	499d      	ldr	r1, [pc, #628]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e35a:	4313      	orrs	r3, r2
 800e35c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	f003 0302 	and.w	r3, r3, #2
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d00a      	beq.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800e36c:	4b98      	ldr	r3, [pc, #608]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e36e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e372:	f023 020c 	bic.w	r2, r3, #12
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	689b      	ldr	r3, [r3, #8]
 800e37a:	4995      	ldr	r1, [pc, #596]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e37c:	4313      	orrs	r3, r2
 800e37e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	f003 0304 	and.w	r3, r3, #4
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	d00a      	beq.n	800e3a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800e38e:	4b90      	ldr	r3, [pc, #576]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e394:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	68db      	ldr	r3, [r3, #12]
 800e39c:	498c      	ldr	r1, [pc, #560]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e39e:	4313      	orrs	r3, r2
 800e3a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	681b      	ldr	r3, [r3, #0]
 800e3a8:	f003 0308 	and.w	r3, r3, #8
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d00a      	beq.n	800e3c6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800e3b0:	4b87      	ldr	r3, [pc, #540]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3b6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	691b      	ldr	r3, [r3, #16]
 800e3be:	4984      	ldr	r1, [pc, #528]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3c0:	4313      	orrs	r3, r2
 800e3c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	f003 0310 	and.w	r3, r3, #16
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d00a      	beq.n	800e3e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800e3d2:	4b7f      	ldr	r3, [pc, #508]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	695b      	ldr	r3, [r3, #20]
 800e3e0:	497b      	ldr	r1, [pc, #492]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f003 0320 	and.w	r3, r3, #32
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d00a      	beq.n	800e40a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e3f4:	4b76      	ldr	r3, [pc, #472]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e3f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e3fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	699b      	ldr	r3, [r3, #24]
 800e402:	4973      	ldr	r1, [pc, #460]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e404:	4313      	orrs	r3, r2
 800e406:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e412:	2b00      	cmp	r3, #0
 800e414:	d00a      	beq.n	800e42c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800e416:	4b6e      	ldr	r3, [pc, #440]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e418:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e41c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	69db      	ldr	r3, [r3, #28]
 800e424:	496a      	ldr	r1, [pc, #424]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e426:	4313      	orrs	r3, r2
 800e428:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e434:	2b00      	cmp	r3, #0
 800e436:	d00a      	beq.n	800e44e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800e438:	4b65      	ldr	r3, [pc, #404]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e43a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e43e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	6a1b      	ldr	r3, [r3, #32]
 800e446:	4962      	ldr	r1, [pc, #392]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e448:	4313      	orrs	r3, r2
 800e44a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e456:	2b00      	cmp	r3, #0
 800e458:	d00a      	beq.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800e45a:	4b5d      	ldr	r3, [pc, #372]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e45c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e460:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e468:	4959      	ldr	r1, [pc, #356]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e46a:	4313      	orrs	r3, r2
 800e46c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d00a      	beq.n	800e492 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800e47c:	4b54      	ldr	r3, [pc, #336]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e47e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e482:	f023 0203 	bic.w	r2, r3, #3
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e48a:	4951      	ldr	r1, [pc, #324]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e48c:	4313      	orrs	r3, r2
 800e48e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d00a      	beq.n	800e4b4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e49e:	4b4c      	ldr	r3, [pc, #304]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4ac:	4948      	ldr	r1, [pc, #288]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4ae:	4313      	orrs	r3, r2
 800e4b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d015      	beq.n	800e4ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e4c0:	4b43      	ldr	r3, [pc, #268]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4ce:	4940      	ldr	r1, [pc, #256]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4d0:	4313      	orrs	r3, r2
 800e4d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e4de:	d105      	bne.n	800e4ec <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e4e0:	4b3b      	ldr	r3, [pc, #236]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4e2:	68db      	ldr	r3, [r3, #12]
 800e4e4:	4a3a      	ldr	r2, [pc, #232]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e4ea:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d015      	beq.n	800e524 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800e4f8:	4b35      	ldr	r3, [pc, #212]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e4fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e4fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e506:	4932      	ldr	r1, [pc, #200]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e508:	4313      	orrs	r3, r2
 800e50a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e512:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e516:	d105      	bne.n	800e524 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e518:	4b2d      	ldr	r3, [pc, #180]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	4a2c      	ldr	r2, [pc, #176]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e51e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e522:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d015      	beq.n	800e55c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e530:	4b27      	ldr	r3, [pc, #156]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e536:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e53e:	4924      	ldr	r1, [pc, #144]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e540:	4313      	orrs	r3, r2
 800e542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e54a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e54e:	d105      	bne.n	800e55c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e550:	4b1f      	ldr	r3, [pc, #124]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e552:	68db      	ldr	r3, [r3, #12]
 800e554:	4a1e      	ldr	r2, [pc, #120]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e556:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e55a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	681b      	ldr	r3, [r3, #0]
 800e560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e564:	2b00      	cmp	r3, #0
 800e566:	d015      	beq.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800e568:	4b19      	ldr	r3, [pc, #100]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e56a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e56e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e576:	4916      	ldr	r1, [pc, #88]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e578:	4313      	orrs	r3, r2
 800e57a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e582:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e586:	d105      	bne.n	800e594 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e588:	4b11      	ldr	r3, [pc, #68]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e58a:	68db      	ldr	r3, [r3, #12]
 800e58c:	4a10      	ldr	r2, [pc, #64]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e58e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e592:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d019      	beq.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800e5a0:	4b0b      	ldr	r3, [pc, #44]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e5a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e5a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5ae:	4908      	ldr	r1, [pc, #32]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e5b0:	4313      	orrs	r3, r2
 800e5b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800e5be:	d109      	bne.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e5c0:	4b03      	ldr	r3, [pc, #12]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e5c2:	68db      	ldr	r3, [r3, #12]
 800e5c4:	4a02      	ldr	r2, [pc, #8]	@ (800e5d0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800e5c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5ca:	60d3      	str	r3, [r2, #12]
 800e5cc:	e002      	b.n	800e5d4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800e5ce:	bf00      	nop
 800e5d0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d015      	beq.n	800e60c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800e5e0:	4b29      	ldr	r3, [pc, #164]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e5e6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e5ee:	4926      	ldr	r1, [pc, #152]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e5f0:	4313      	orrs	r3, r2
 800e5f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e5fa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5fe:	d105      	bne.n	800e60c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e600:	4b21      	ldr	r3, [pc, #132]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e602:	68db      	ldr	r3, [r3, #12]
 800e604:	4a20      	ldr	r2, [pc, #128]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e606:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e60a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e614:	2b00      	cmp	r3, #0
 800e616:	d015      	beq.n	800e644 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800e618:	4b1b      	ldr	r3, [pc, #108]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e61a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e61e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e626:	4918      	ldr	r1, [pc, #96]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e628:	4313      	orrs	r3, r2
 800e62a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e636:	d105      	bne.n	800e644 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800e638:	4b13      	ldr	r3, [pc, #76]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e63a:	68db      	ldr	r3, [r3, #12]
 800e63c:	4a12      	ldr	r2, [pc, #72]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e63e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e642:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d015      	beq.n	800e67c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e650:	4b0d      	ldr	r3, [pc, #52]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e652:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800e656:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e65e:	490a      	ldr	r1, [pc, #40]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e660:	4313      	orrs	r3, r2
 800e662:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e66a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e66e:	d105      	bne.n	800e67c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800e670:	4b05      	ldr	r3, [pc, #20]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e672:	68db      	ldr	r3, [r3, #12]
 800e674:	4a04      	ldr	r2, [pc, #16]	@ (800e688 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800e676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e67a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800e67c:	7cbb      	ldrb	r3, [r7, #18]
}
 800e67e:	4618      	mov	r0, r3
 800e680:	3718      	adds	r7, #24
 800e682:	46bd      	mov	sp, r7
 800e684:	bd80      	pop	{r7, pc}
 800e686:	bf00      	nop
 800e688:	40021000 	.word	0x40021000

0800e68c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800e694:	2301      	movs	r3, #1
 800e696:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d070      	beq.n	800e780 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800e6a4:	b2db      	uxtb	r3, r3
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d106      	bne.n	800e6b8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2200      	movs	r2, #0
 800e6ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f7fb ff80 	bl	800a5b8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	2202      	movs	r2, #2
 800e6bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	68db      	ldr	r3, [r3, #12]
 800e6c6:	f003 0310 	and.w	r3, r3, #16
 800e6ca:	2b10      	cmp	r3, #16
 800e6cc:	d04f      	beq.n	800e76e <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	22ca      	movs	r2, #202	@ 0xca
 800e6d4:	625a      	str	r2, [r3, #36]	@ 0x24
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	681b      	ldr	r3, [r3, #0]
 800e6da:	2253      	movs	r2, #83	@ 0x53
 800e6dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f000 f878 	bl	800e7d4 <RTC_EnterInitMode>
 800e6e4:	4603      	mov	r3, r0
 800e6e6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800e6e8:	7bfb      	ldrb	r3, [r7, #15]
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d126      	bne.n	800e73c <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	681b      	ldr	r3, [r3, #0]
 800e6f2:	699b      	ldr	r3, [r3, #24]
 800e6f4:	687a      	ldr	r2, [r7, #4]
 800e6f6:	6812      	ldr	r2, [r2, #0]
 800e6f8:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800e6fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e700:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	6999      	ldr	r1, [r3, #24]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	685a      	ldr	r2, [r3, #4]
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	691b      	ldr	r3, [r3, #16]
 800e710:	431a      	orrs	r2, r3
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	699b      	ldr	r3, [r3, #24]
 800e716:	431a      	orrs	r2, r3
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	430a      	orrs	r2, r1
 800e71e:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	68d9      	ldr	r1, [r3, #12]
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	689b      	ldr	r3, [r3, #8]
 800e728:	041a      	lsls	r2, r3, #16
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	430a      	orrs	r2, r1
 800e730:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800e732:	6878      	ldr	r0, [r7, #4]
 800e734:	f000 f884 	bl	800e840 <RTC_ExitInitMode>
 800e738:	4603      	mov	r3, r0
 800e73a:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800e73c:	7bfb      	ldrb	r3, [r7, #15]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d110      	bne.n	800e764 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	699b      	ldr	r3, [r3, #24]
 800e748:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	6a1a      	ldr	r2, [r3, #32]
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	69db      	ldr	r3, [r3, #28]
 800e754:	431a      	orrs	r2, r3
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	695b      	ldr	r3, [r3, #20]
 800e75a:	431a      	orrs	r2, r3
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	430a      	orrs	r2, r1
 800e762:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	22ff      	movs	r2, #255	@ 0xff
 800e76a:	625a      	str	r2, [r3, #36]	@ 0x24
 800e76c:	e001      	b.n	800e772 <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800e76e:	2300      	movs	r3, #0
 800e770:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800e772:	7bfb      	ldrb	r3, [r7, #15]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d103      	bne.n	800e780 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	2201      	movs	r2, #1
 800e77c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 800e780:	7bfb      	ldrb	r3, [r7, #15]
}
 800e782:	4618      	mov	r0, r3
 800e784:	3710      	adds	r7, #16
 800e786:	46bd      	mov	sp, r7
 800e788:	bd80      	pop	{r7, pc}
	...

0800e78c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b084      	sub	sp, #16
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	4a0d      	ldr	r2, [pc, #52]	@ (800e7d0 <HAL_RTC_WaitForSynchro+0x44>)
 800e79a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800e79c:	f7fc f9ee 	bl	800ab7c <HAL_GetTick>
 800e7a0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800e7a2:	e009      	b.n	800e7b8 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800e7a4:	f7fc f9ea 	bl	800ab7c <HAL_GetTick>
 800e7a8:	4602      	mov	r2, r0
 800e7aa:	68fb      	ldr	r3, [r7, #12]
 800e7ac:	1ad3      	subs	r3, r2, r3
 800e7ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e7b2:	d901      	bls.n	800e7b8 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 800e7b4:	2303      	movs	r3, #3
 800e7b6:	e007      	b.n	800e7c8 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	68db      	ldr	r3, [r3, #12]
 800e7be:	f003 0320 	and.w	r3, r3, #32
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d0ee      	beq.n	800e7a4 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800e7c6:	2300      	movs	r3, #0
}
 800e7c8:	4618      	mov	r0, r3
 800e7ca:	3710      	adds	r7, #16
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	bd80      	pop	{r7, pc}
 800e7d0:	0001005f 	.word	0x0001005f

0800e7d4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b084      	sub	sp, #16
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e7dc:	2300      	movs	r3, #0
 800e7de:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 800e7e0:	687b      	ldr	r3, [r7, #4]
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	68db      	ldr	r3, [r3, #12]
 800e7e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d123      	bne.n	800e836 <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	68da      	ldr	r2, [r3, #12]
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800e7fc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800e7fe:	f7fc f9bd 	bl	800ab7c <HAL_GetTick>
 800e802:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800e804:	e00d      	b.n	800e822 <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800e806:	f7fc f9b9 	bl	800ab7c <HAL_GetTick>
 800e80a:	4602      	mov	r2, r0
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	1ad3      	subs	r3, r2, r3
 800e810:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800e814:	d905      	bls.n	800e822 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800e816:	2303      	movs	r3, #3
 800e818:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	2203      	movs	r2, #3
 800e81e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	68db      	ldr	r3, [r3, #12]
 800e828:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d102      	bne.n	800e836 <RTC_EnterInitMode+0x62>
 800e830:	7bfb      	ldrb	r3, [r7, #15]
 800e832:	2b03      	cmp	r3, #3
 800e834:	d1e7      	bne.n	800e806 <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800e836:	7bfb      	ldrb	r3, [r7, #15]
}
 800e838:	4618      	mov	r0, r3
 800e83a:	3710      	adds	r7, #16
 800e83c:	46bd      	mov	sp, r7
 800e83e:	bd80      	pop	{r7, pc}

0800e840 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800e840:	b580      	push	{r7, lr}
 800e842:	b084      	sub	sp, #16
 800e844:	af00      	add	r7, sp, #0
 800e846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e848:	2300      	movs	r3, #0
 800e84a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	68da      	ldr	r2, [r3, #12]
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	681b      	ldr	r3, [r3, #0]
 800e856:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e85a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	699b      	ldr	r3, [r3, #24]
 800e862:	f003 0320 	and.w	r3, r3, #32
 800e866:	2b00      	cmp	r3, #0
 800e868:	d10c      	bne.n	800e884 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f7ff ff8e 	bl	800e78c <HAL_RTC_WaitForSynchro>
 800e870:	4603      	mov	r3, r0
 800e872:	2b00      	cmp	r3, #0
 800e874:	d022      	beq.n	800e8bc <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	2203      	movs	r2, #3
 800e87a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800e87e:	2303      	movs	r3, #3
 800e880:	73fb      	strb	r3, [r7, #15]
 800e882:	e01b      	b.n	800e8bc <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	681b      	ldr	r3, [r3, #0]
 800e888:	699a      	ldr	r2, [r3, #24]
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	681b      	ldr	r3, [r3, #0]
 800e88e:	f022 0220 	bic.w	r2, r2, #32
 800e892:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800e894:	6878      	ldr	r0, [r7, #4]
 800e896:	f7ff ff79 	bl	800e78c <HAL_RTC_WaitForSynchro>
 800e89a:	4603      	mov	r3, r0
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d005      	beq.n	800e8ac <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	2203      	movs	r2, #3
 800e8a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800e8a8:	2303      	movs	r3, #3
 800e8aa:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	699a      	ldr	r2, [r3, #24]
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f042 0220 	orr.w	r2, r2, #32
 800e8ba:	619a      	str	r2, [r3, #24]
  }

  return status;
 800e8bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	3710      	adds	r7, #16
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}

0800e8c6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e8c6:	b580      	push	{r7, lr}
 800e8c8:	b084      	sub	sp, #16
 800e8ca:	af00      	add	r7, sp, #0
 800e8cc:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d101      	bne.n	800e8d8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e8d4:	2301      	movs	r3, #1
 800e8d6:	e09d      	b.n	800ea14 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d108      	bne.n	800e8f2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	685b      	ldr	r3, [r3, #4]
 800e8e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e8e8:	d009      	beq.n	800e8fe <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	61da      	str	r2, [r3, #28]
 800e8f0:	e005      	b.n	800e8fe <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2200      	movs	r2, #0
 800e902:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e90a:	b2db      	uxtb	r3, r3
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d106      	bne.n	800e91e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2200      	movs	r2, #0
 800e914:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f7fb fe89 	bl	800a630 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e91e:	687b      	ldr	r3, [r7, #4]
 800e920:	2202      	movs	r2, #2
 800e922:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	681a      	ldr	r2, [r3, #0]
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e934:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	68db      	ldr	r3, [r3, #12]
 800e93a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e93e:	d902      	bls.n	800e946 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e940:	2300      	movs	r3, #0
 800e942:	60fb      	str	r3, [r7, #12]
 800e944:	e002      	b.n	800e94c <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e946:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e94a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	68db      	ldr	r3, [r3, #12]
 800e950:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e954:	d007      	beq.n	800e966 <HAL_SPI_Init+0xa0>
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	68db      	ldr	r3, [r3, #12]
 800e95a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e95e:	d002      	beq.n	800e966 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	2200      	movs	r2, #0
 800e964:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	685b      	ldr	r3, [r3, #4]
 800e96a:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	689b      	ldr	r3, [r3, #8]
 800e972:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e976:	431a      	orrs	r2, r3
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	691b      	ldr	r3, [r3, #16]
 800e97c:	f003 0302 	and.w	r3, r3, #2
 800e980:	431a      	orrs	r2, r3
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	695b      	ldr	r3, [r3, #20]
 800e986:	f003 0301 	and.w	r3, r3, #1
 800e98a:	431a      	orrs	r2, r3
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	699b      	ldr	r3, [r3, #24]
 800e990:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e994:	431a      	orrs	r2, r3
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	69db      	ldr	r3, [r3, #28]
 800e99a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e99e:	431a      	orrs	r2, r3
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	6a1b      	ldr	r3, [r3, #32]
 800e9a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e9a8:	ea42 0103 	orr.w	r1, r2, r3
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e9b0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	430a      	orrs	r2, r1
 800e9ba:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	699b      	ldr	r3, [r3, #24]
 800e9c0:	0c1b      	lsrs	r3, r3, #16
 800e9c2:	f003 0204 	and.w	r2, r3, #4
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9ca:	f003 0310 	and.w	r3, r3, #16
 800e9ce:	431a      	orrs	r2, r3
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e9d4:	f003 0308 	and.w	r3, r3, #8
 800e9d8:	431a      	orrs	r2, r3
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	68db      	ldr	r3, [r3, #12]
 800e9de:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e9e2:	ea42 0103 	orr.w	r1, r2, r3
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	430a      	orrs	r2, r1
 800e9f2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	69da      	ldr	r2, [r3, #28]
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ea02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	2200      	movs	r2, #0
 800ea08:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	2201      	movs	r2, #1
 800ea0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ea12:	2300      	movs	r3, #0
}
 800ea14:	4618      	mov	r0, r3
 800ea16:	3710      	adds	r7, #16
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	bd80      	pop	{r7, pc}

0800ea1c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b088      	sub	sp, #32
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	60f8      	str	r0, [r7, #12]
 800ea24:	60b9      	str	r1, [r7, #8]
 800ea26:	603b      	str	r3, [r7, #0]
 800ea28:	4613      	mov	r3, r2
 800ea2a:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ea2c:	f7fc f8a6 	bl	800ab7c <HAL_GetTick>
 800ea30:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800ea32:	88fb      	ldrh	r3, [r7, #6]
 800ea34:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ea3c:	b2db      	uxtb	r3, r3
 800ea3e:	2b01      	cmp	r3, #1
 800ea40:	d001      	beq.n	800ea46 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ea42:	2302      	movs	r3, #2
 800ea44:	e15c      	b.n	800ed00 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800ea46:	68bb      	ldr	r3, [r7, #8]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d002      	beq.n	800ea52 <HAL_SPI_Transmit+0x36>
 800ea4c:	88fb      	ldrh	r3, [r7, #6]
 800ea4e:	2b00      	cmp	r3, #0
 800ea50:	d101      	bne.n	800ea56 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800ea52:	2301      	movs	r3, #1
 800ea54:	e154      	b.n	800ed00 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ea5c:	2b01      	cmp	r3, #1
 800ea5e:	d101      	bne.n	800ea64 <HAL_SPI_Transmit+0x48>
 800ea60:	2302      	movs	r3, #2
 800ea62:	e14d      	b.n	800ed00 <HAL_SPI_Transmit+0x2e4>
 800ea64:	68fb      	ldr	r3, [r7, #12]
 800ea66:	2201      	movs	r2, #1
 800ea68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	2203      	movs	r2, #3
 800ea70:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	2200      	movs	r2, #0
 800ea78:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	68ba      	ldr	r2, [r7, #8]
 800ea7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	88fa      	ldrh	r2, [r7, #6]
 800ea84:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ea86:	68fb      	ldr	r3, [r7, #12]
 800ea88:	88fa      	ldrh	r2, [r7, #6]
 800ea8a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	2200      	movs	r2, #0
 800ea90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	2200      	movs	r2, #0
 800ea96:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800ea9a:	68fb      	ldr	r3, [r7, #12]
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800eaa2:	68fb      	ldr	r3, [r7, #12]
 800eaa4:	2200      	movs	r2, #0
 800eaa6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	2200      	movs	r2, #0
 800eaac:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	689b      	ldr	r3, [r3, #8]
 800eab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eab6:	d10f      	bne.n	800ead8 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800eab8:	68fb      	ldr	r3, [r7, #12]
 800eaba:	681b      	ldr	r3, [r3, #0]
 800eabc:	681a      	ldr	r2, [r3, #0]
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eac6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800eac8:	68fb      	ldr	r3, [r7, #12]
 800eaca:	681b      	ldr	r3, [r3, #0]
 800eacc:	681a      	ldr	r2, [r3, #0]
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ead6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eae2:	2b40      	cmp	r3, #64	@ 0x40
 800eae4:	d007      	beq.n	800eaf6 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eae6:	68fb      	ldr	r3, [r7, #12]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	681a      	ldr	r2, [r3, #0]
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800eaf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eaf6:	68fb      	ldr	r3, [r7, #12]
 800eaf8:	68db      	ldr	r3, [r3, #12]
 800eafa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eafe:	d952      	bls.n	800eba6 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	685b      	ldr	r3, [r3, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d002      	beq.n	800eb0e <HAL_SPI_Transmit+0xf2>
 800eb08:	8b7b      	ldrh	r3, [r7, #26]
 800eb0a:	2b01      	cmp	r3, #1
 800eb0c:	d145      	bne.n	800eb9a <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb12:	881a      	ldrh	r2, [r3, #0]
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	681b      	ldr	r3, [r3, #0]
 800eb18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb1e:	1c9a      	adds	r2, r3, #2
 800eb20:	68fb      	ldr	r3, [r7, #12]
 800eb22:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb28:	b29b      	uxth	r3, r3
 800eb2a:	3b01      	subs	r3, #1
 800eb2c:	b29a      	uxth	r2, r3
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800eb32:	e032      	b.n	800eb9a <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800eb34:	68fb      	ldr	r3, [r7, #12]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	689b      	ldr	r3, [r3, #8]
 800eb3a:	f003 0302 	and.w	r3, r3, #2
 800eb3e:	2b02      	cmp	r3, #2
 800eb40:	d112      	bne.n	800eb68 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb46:	881a      	ldrh	r2, [r3, #0]
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eb52:	1c9a      	adds	r2, r3, #2
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb5c:	b29b      	uxth	r3, r3
 800eb5e:	3b01      	subs	r3, #1
 800eb60:	b29a      	uxth	r2, r3
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800eb66:	e018      	b.n	800eb9a <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eb68:	f7fc f808 	bl	800ab7c <HAL_GetTick>
 800eb6c:	4602      	mov	r2, r0
 800eb6e:	69fb      	ldr	r3, [r7, #28]
 800eb70:	1ad3      	subs	r3, r2, r3
 800eb72:	683a      	ldr	r2, [r7, #0]
 800eb74:	429a      	cmp	r2, r3
 800eb76:	d803      	bhi.n	800eb80 <HAL_SPI_Transmit+0x164>
 800eb78:	683b      	ldr	r3, [r7, #0]
 800eb7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb7e:	d102      	bne.n	800eb86 <HAL_SPI_Transmit+0x16a>
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d109      	bne.n	800eb9a <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2201      	movs	r2, #1
 800eb8a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	2200      	movs	r2, #0
 800eb92:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800eb96:	2303      	movs	r3, #3
 800eb98:	e0b2      	b.n	800ed00 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800eb9a:	68fb      	ldr	r3, [r7, #12]
 800eb9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eb9e:	b29b      	uxth	r3, r3
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d1c7      	bne.n	800eb34 <HAL_SPI_Transmit+0x118>
 800eba4:	e083      	b.n	800ecae <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	685b      	ldr	r3, [r3, #4]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d002      	beq.n	800ebb4 <HAL_SPI_Transmit+0x198>
 800ebae:	8b7b      	ldrh	r3, [r7, #26]
 800ebb0:	2b01      	cmp	r3, #1
 800ebb2:	d177      	bne.n	800eca4 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	2b01      	cmp	r3, #1
 800ebbc:	d912      	bls.n	800ebe4 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebc2:	881a      	ldrh	r2, [r3, #0]
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebce:	1c9a      	adds	r2, r3, #2
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ebd8:	b29b      	uxth	r3, r3
 800ebda:	3b02      	subs	r3, #2
 800ebdc:	b29a      	uxth	r2, r3
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ebe2:	e05f      	b.n	800eca4 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ebe8:	68fb      	ldr	r3, [r7, #12]
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	330c      	adds	r3, #12
 800ebee:	7812      	ldrb	r2, [r2, #0]
 800ebf0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebf6:	1c5a      	adds	r2, r3, #1
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec00:	b29b      	uxth	r3, r3
 800ec02:	3b01      	subs	r3, #1
 800ec04:	b29a      	uxth	r2, r3
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800ec0a:	e04b      	b.n	800eca4 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	681b      	ldr	r3, [r3, #0]
 800ec10:	689b      	ldr	r3, [r3, #8]
 800ec12:	f003 0302 	and.w	r3, r3, #2
 800ec16:	2b02      	cmp	r3, #2
 800ec18:	d12b      	bne.n	800ec72 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec1e:	b29b      	uxth	r3, r3
 800ec20:	2b01      	cmp	r3, #1
 800ec22:	d912      	bls.n	800ec4a <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec28:	881a      	ldrh	r2, [r3, #0]
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec34:	1c9a      	adds	r2, r3, #2
 800ec36:	68fb      	ldr	r3, [r7, #12]
 800ec38:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec3e:	b29b      	uxth	r3, r3
 800ec40:	3b02      	subs	r3, #2
 800ec42:	b29a      	uxth	r2, r3
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ec48:	e02c      	b.n	800eca4 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	330c      	adds	r3, #12
 800ec54:	7812      	ldrb	r2, [r2, #0]
 800ec56:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ec5c:	1c5a      	adds	r2, r3, #1
 800ec5e:	68fb      	ldr	r3, [r7, #12]
 800ec60:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ec66:	b29b      	uxth	r3, r3
 800ec68:	3b01      	subs	r3, #1
 800ec6a:	b29a      	uxth	r2, r3
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800ec70:	e018      	b.n	800eca4 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec72:	f7fb ff83 	bl	800ab7c <HAL_GetTick>
 800ec76:	4602      	mov	r2, r0
 800ec78:	69fb      	ldr	r3, [r7, #28]
 800ec7a:	1ad3      	subs	r3, r2, r3
 800ec7c:	683a      	ldr	r2, [r7, #0]
 800ec7e:	429a      	cmp	r2, r3
 800ec80:	d803      	bhi.n	800ec8a <HAL_SPI_Transmit+0x26e>
 800ec82:	683b      	ldr	r3, [r7, #0]
 800ec84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec88:	d102      	bne.n	800ec90 <HAL_SPI_Transmit+0x274>
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d109      	bne.n	800eca4 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	2201      	movs	r2, #1
 800ec94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	2200      	movs	r2, #0
 800ec9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800eca0:	2303      	movs	r3, #3
 800eca2:	e02d      	b.n	800ed00 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800eca8:	b29b      	uxth	r3, r3
 800ecaa:	2b00      	cmp	r3, #0
 800ecac:	d1ae      	bne.n	800ec0c <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ecae:	69fa      	ldr	r2, [r7, #28]
 800ecb0:	6839      	ldr	r1, [r7, #0]
 800ecb2:	68f8      	ldr	r0, [r7, #12]
 800ecb4:	f000 fcf6 	bl	800f6a4 <SPI_EndRxTxTransaction>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d002      	beq.n	800ecc4 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	2220      	movs	r2, #32
 800ecc2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ecc4:	68fb      	ldr	r3, [r7, #12]
 800ecc6:	689b      	ldr	r3, [r3, #8]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d10a      	bne.n	800ece2 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800eccc:	2300      	movs	r3, #0
 800ecce:	617b      	str	r3, [r7, #20]
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	68db      	ldr	r3, [r3, #12]
 800ecd6:	617b      	str	r3, [r7, #20]
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	689b      	ldr	r3, [r3, #8]
 800ecde:	617b      	str	r3, [r7, #20]
 800ece0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	2201      	movs	r2, #1
 800ece6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	2200      	movs	r2, #0
 800ecee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ecf2:	68fb      	ldr	r3, [r7, #12]
 800ecf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d001      	beq.n	800ecfe <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	e000      	b.n	800ed00 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800ecfe:	2300      	movs	r3, #0
  }
}
 800ed00:	4618      	mov	r0, r3
 800ed02:	3720      	adds	r7, #32
 800ed04:	46bd      	mov	sp, r7
 800ed06:	bd80      	pop	{r7, pc}

0800ed08 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ed08:	b580      	push	{r7, lr}
 800ed0a:	b088      	sub	sp, #32
 800ed0c:	af02      	add	r7, sp, #8
 800ed0e:	60f8      	str	r0, [r7, #12]
 800ed10:	60b9      	str	r1, [r7, #8]
 800ed12:	603b      	str	r3, [r7, #0]
 800ed14:	4613      	mov	r3, r2
 800ed16:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	2b01      	cmp	r3, #1
 800ed22:	d001      	beq.n	800ed28 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800ed24:	2302      	movs	r3, #2
 800ed26:	e123      	b.n	800ef70 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800ed28:	68bb      	ldr	r3, [r7, #8]
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d002      	beq.n	800ed34 <HAL_SPI_Receive+0x2c>
 800ed2e:	88fb      	ldrh	r3, [r7, #6]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d101      	bne.n	800ed38 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800ed34:	2301      	movs	r3, #1
 800ed36:	e11b      	b.n	800ef70 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	685b      	ldr	r3, [r3, #4]
 800ed3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ed40:	d112      	bne.n	800ed68 <HAL_SPI_Receive+0x60>
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	689b      	ldr	r3, [r3, #8]
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d10e      	bne.n	800ed68 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	2204      	movs	r2, #4
 800ed4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ed52:	88fa      	ldrh	r2, [r7, #6]
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	9300      	str	r3, [sp, #0]
 800ed58:	4613      	mov	r3, r2
 800ed5a:	68ba      	ldr	r2, [r7, #8]
 800ed5c:	68b9      	ldr	r1, [r7, #8]
 800ed5e:	68f8      	ldr	r0, [r7, #12]
 800ed60:	f000 f90a 	bl	800ef78 <HAL_SPI_TransmitReceive>
 800ed64:	4603      	mov	r3, r0
 800ed66:	e103      	b.n	800ef70 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ed68:	f7fb ff08 	bl	800ab7c <HAL_GetTick>
 800ed6c:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ed74:	2b01      	cmp	r3, #1
 800ed76:	d101      	bne.n	800ed7c <HAL_SPI_Receive+0x74>
 800ed78:	2302      	movs	r3, #2
 800ed7a:	e0f9      	b.n	800ef70 <HAL_SPI_Receive+0x268>
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	2201      	movs	r2, #1
 800ed80:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	2204      	movs	r2, #4
 800ed88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	2200      	movs	r2, #0
 800ed90:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	68ba      	ldr	r2, [r7, #8]
 800ed96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	88fa      	ldrh	r2, [r7, #6]
 800ed9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800eda0:	68fb      	ldr	r3, [r7, #12]
 800eda2:	88fa      	ldrh	r2, [r7, #6]
 800eda4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800eda8:	68fb      	ldr	r3, [r7, #12]
 800edaa:	2200      	movs	r2, #0
 800edac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	2200      	movs	r2, #0
 800edb2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	2200      	movs	r2, #0
 800edb8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	2200      	movs	r2, #0
 800edbe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800edc0:	68fb      	ldr	r3, [r7, #12]
 800edc2:	2200      	movs	r2, #0
 800edc4:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	68db      	ldr	r3, [r3, #12]
 800edca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800edce:	d908      	bls.n	800ede2 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800edd0:	68fb      	ldr	r3, [r7, #12]
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	685a      	ldr	r2, [r3, #4]
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	681b      	ldr	r3, [r3, #0]
 800edda:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800edde:	605a      	str	r2, [r3, #4]
 800ede0:	e007      	b.n	800edf2 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	681b      	ldr	r3, [r3, #0]
 800ede6:	685a      	ldr	r2, [r3, #4]
 800ede8:	68fb      	ldr	r3, [r7, #12]
 800edea:	681b      	ldr	r3, [r3, #0]
 800edec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800edf0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	689b      	ldr	r3, [r3, #8]
 800edf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800edfa:	d10f      	bne.n	800ee1c <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	681a      	ldr	r2, [r3, #0]
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ee0a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	681a      	ldr	r2, [r3, #0]
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ee1a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	681b      	ldr	r3, [r3, #0]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee26:	2b40      	cmp	r3, #64	@ 0x40
 800ee28:	d007      	beq.n	800ee3a <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	681a      	ldr	r2, [r3, #0]
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ee38:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	68db      	ldr	r3, [r3, #12]
 800ee3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ee42:	d875      	bhi.n	800ef30 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ee44:	e037      	b.n	800eeb6 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	689b      	ldr	r3, [r3, #8]
 800ee4c:	f003 0301 	and.w	r3, r3, #1
 800ee50:	2b01      	cmp	r3, #1
 800ee52:	d117      	bne.n	800ee84 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	f103 020c 	add.w	r2, r3, #12
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee60:	7812      	ldrb	r2, [r2, #0]
 800ee62:	b2d2      	uxtb	r2, r2
 800ee64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee6a:	1c5a      	adds	r2, r3, #1
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ee76:	b29b      	uxth	r3, r3
 800ee78:	3b01      	subs	r3, #1
 800ee7a:	b29a      	uxth	r2, r3
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800ee82:	e018      	b.n	800eeb6 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee84:	f7fb fe7a 	bl	800ab7c <HAL_GetTick>
 800ee88:	4602      	mov	r2, r0
 800ee8a:	697b      	ldr	r3, [r7, #20]
 800ee8c:	1ad3      	subs	r3, r2, r3
 800ee8e:	683a      	ldr	r2, [r7, #0]
 800ee90:	429a      	cmp	r2, r3
 800ee92:	d803      	bhi.n	800ee9c <HAL_SPI_Receive+0x194>
 800ee94:	683b      	ldr	r3, [r7, #0]
 800ee96:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee9a:	d102      	bne.n	800eea2 <HAL_SPI_Receive+0x19a>
 800ee9c:	683b      	ldr	r3, [r7, #0]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	d109      	bne.n	800eeb6 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	2201      	movs	r2, #1
 800eea6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800eeaa:	68fb      	ldr	r3, [r7, #12]
 800eeac:	2200      	movs	r2, #0
 800eeae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800eeb2:	2303      	movs	r3, #3
 800eeb4:	e05c      	b.n	800ef70 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eebc:	b29b      	uxth	r3, r3
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d1c1      	bne.n	800ee46 <HAL_SPI_Receive+0x13e>
 800eec2:	e03b      	b.n	800ef3c <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	689b      	ldr	r3, [r3, #8]
 800eeca:	f003 0301 	and.w	r3, r3, #1
 800eece:	2b01      	cmp	r3, #1
 800eed0:	d115      	bne.n	800eefe <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	68da      	ldr	r2, [r3, #12]
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eedc:	b292      	uxth	r2, r2
 800eede:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eee4:	1c9a      	adds	r2, r3, #2
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800eef0:	b29b      	uxth	r3, r3
 800eef2:	3b01      	subs	r3, #1
 800eef4:	b29a      	uxth	r2, r3
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800eefc:	e018      	b.n	800ef30 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eefe:	f7fb fe3d 	bl	800ab7c <HAL_GetTick>
 800ef02:	4602      	mov	r2, r0
 800ef04:	697b      	ldr	r3, [r7, #20]
 800ef06:	1ad3      	subs	r3, r2, r3
 800ef08:	683a      	ldr	r2, [r7, #0]
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	d803      	bhi.n	800ef16 <HAL_SPI_Receive+0x20e>
 800ef0e:	683b      	ldr	r3, [r7, #0]
 800ef10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef14:	d102      	bne.n	800ef1c <HAL_SPI_Receive+0x214>
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d109      	bne.n	800ef30 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800ef1c:	68fb      	ldr	r3, [r7, #12]
 800ef1e:	2201      	movs	r2, #1
 800ef20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2200      	movs	r2, #0
 800ef28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800ef2c:	2303      	movs	r3, #3
 800ef2e:	e01f      	b.n	800ef70 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ef36:	b29b      	uxth	r3, r3
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d1c3      	bne.n	800eec4 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ef3c:	697a      	ldr	r2, [r7, #20]
 800ef3e:	6839      	ldr	r1, [r7, #0]
 800ef40:	68f8      	ldr	r0, [r7, #12]
 800ef42:	f000 fb57 	bl	800f5f4 <SPI_EndRxTransaction>
 800ef46:	4603      	mov	r3, r0
 800ef48:	2b00      	cmp	r3, #0
 800ef4a:	d002      	beq.n	800ef52 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	2220      	movs	r2, #32
 800ef50:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800ef52:	68fb      	ldr	r3, [r7, #12]
 800ef54:	2201      	movs	r2, #1
 800ef56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	2200      	movs	r2, #0
 800ef5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef62:	68fb      	ldr	r3, [r7, #12]
 800ef64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d001      	beq.n	800ef6e <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	e000      	b.n	800ef70 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800ef6e:	2300      	movs	r3, #0
  }
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	3718      	adds	r7, #24
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}

0800ef78 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b08a      	sub	sp, #40	@ 0x28
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	60f8      	str	r0, [r7, #12]
 800ef80:	60b9      	str	r1, [r7, #8]
 800ef82:	607a      	str	r2, [r7, #4]
 800ef84:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ef86:	2301      	movs	r3, #1
 800ef88:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ef8a:	f7fb fdf7 	bl	800ab7c <HAL_GetTick>
 800ef8e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ef96:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	685b      	ldr	r3, [r3, #4]
 800ef9c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800ef9e:	887b      	ldrh	r3, [r7, #2]
 800efa0:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800efa2:	887b      	ldrh	r3, [r7, #2]
 800efa4:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800efa6:	7ffb      	ldrb	r3, [r7, #31]
 800efa8:	2b01      	cmp	r3, #1
 800efaa:	d00c      	beq.n	800efc6 <HAL_SPI_TransmitReceive+0x4e>
 800efac:	69bb      	ldr	r3, [r7, #24]
 800efae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800efb2:	d106      	bne.n	800efc2 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	689b      	ldr	r3, [r3, #8]
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d102      	bne.n	800efc2 <HAL_SPI_TransmitReceive+0x4a>
 800efbc:	7ffb      	ldrb	r3, [r7, #31]
 800efbe:	2b04      	cmp	r3, #4
 800efc0:	d001      	beq.n	800efc6 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800efc2:	2302      	movs	r3, #2
 800efc4:	e1f3      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800efc6:	68bb      	ldr	r3, [r7, #8]
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d005      	beq.n	800efd8 <HAL_SPI_TransmitReceive+0x60>
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2b00      	cmp	r3, #0
 800efd0:	d002      	beq.n	800efd8 <HAL_SPI_TransmitReceive+0x60>
 800efd2:	887b      	ldrh	r3, [r7, #2]
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d101      	bne.n	800efdc <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800efd8:	2301      	movs	r3, #1
 800efda:	e1e8      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800efdc:	68fb      	ldr	r3, [r7, #12]
 800efde:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800efe2:	2b01      	cmp	r3, #1
 800efe4:	d101      	bne.n	800efea <HAL_SPI_TransmitReceive+0x72>
 800efe6:	2302      	movs	r3, #2
 800efe8:	e1e1      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	2201      	movs	r2, #1
 800efee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eff8:	b2db      	uxtb	r3, r3
 800effa:	2b04      	cmp	r3, #4
 800effc:	d003      	beq.n	800f006 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	2205      	movs	r2, #5
 800f002:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800f006:	68fb      	ldr	r3, [r7, #12]
 800f008:	2200      	movs	r2, #0
 800f00a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	687a      	ldr	r2, [r7, #4]
 800f010:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	887a      	ldrh	r2, [r7, #2]
 800f016:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	887a      	ldrh	r2, [r7, #2]
 800f01e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	68ba      	ldr	r2, [r7, #8]
 800f026:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	887a      	ldrh	r2, [r7, #2]
 800f02c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	887a      	ldrh	r2, [r7, #2]
 800f032:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f034:	68fb      	ldr	r3, [r7, #12]
 800f036:	2200      	movs	r2, #0
 800f038:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	2200      	movs	r2, #0
 800f03e:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	68db      	ldr	r3, [r3, #12]
 800f044:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f048:	d802      	bhi.n	800f050 <HAL_SPI_TransmitReceive+0xd8>
 800f04a:	8abb      	ldrh	r3, [r7, #20]
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d908      	bls.n	800f062 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	685a      	ldr	r2, [r3, #4]
 800f056:	68fb      	ldr	r3, [r7, #12]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800f05e:	605a      	str	r2, [r3, #4]
 800f060:	e007      	b.n	800f072 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	681b      	ldr	r3, [r3, #0]
 800f066:	685a      	ldr	r2, [r3, #4]
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f070:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f072:	68fb      	ldr	r3, [r7, #12]
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f07c:	2b40      	cmp	r3, #64	@ 0x40
 800f07e:	d007      	beq.n	800f090 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f080:	68fb      	ldr	r3, [r7, #12]
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	681a      	ldr	r2, [r3, #0]
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f08e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f090:	68fb      	ldr	r3, [r7, #12]
 800f092:	68db      	ldr	r3, [r3, #12]
 800f094:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800f098:	f240 8083 	bls.w	800f1a2 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	685b      	ldr	r3, [r3, #4]
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d002      	beq.n	800f0aa <HAL_SPI_TransmitReceive+0x132>
 800f0a4:	8afb      	ldrh	r3, [r7, #22]
 800f0a6:	2b01      	cmp	r3, #1
 800f0a8:	d16f      	bne.n	800f18a <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0ae:	881a      	ldrh	r2, [r3, #0]
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	681b      	ldr	r3, [r3, #0]
 800f0b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0ba:	1c9a      	adds	r2, r3, #2
 800f0bc:	68fb      	ldr	r3, [r7, #12]
 800f0be:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800f0c0:	68fb      	ldr	r3, [r7, #12]
 800f0c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0c4:	b29b      	uxth	r3, r3
 800f0c6:	3b01      	subs	r3, #1
 800f0c8:	b29a      	uxth	r2, r3
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f0ce:	e05c      	b.n	800f18a <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	689b      	ldr	r3, [r3, #8]
 800f0d6:	f003 0302 	and.w	r3, r3, #2
 800f0da:	2b02      	cmp	r3, #2
 800f0dc:	d11b      	bne.n	800f116 <HAL_SPI_TransmitReceive+0x19e>
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f0e2:	b29b      	uxth	r3, r3
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d016      	beq.n	800f116 <HAL_SPI_TransmitReceive+0x19e>
 800f0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f0ea:	2b01      	cmp	r3, #1
 800f0ec:	d113      	bne.n	800f116 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0f2:	881a      	ldrh	r2, [r3, #0]
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f0fe:	1c9a      	adds	r2, r3, #2
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f108:	b29b      	uxth	r3, r3
 800f10a:	3b01      	subs	r3, #1
 800f10c:	b29a      	uxth	r2, r3
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f112:	2300      	movs	r3, #0
 800f114:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f116:	68fb      	ldr	r3, [r7, #12]
 800f118:	681b      	ldr	r3, [r3, #0]
 800f11a:	689b      	ldr	r3, [r3, #8]
 800f11c:	f003 0301 	and.w	r3, r3, #1
 800f120:	2b01      	cmp	r3, #1
 800f122:	d11c      	bne.n	800f15e <HAL_SPI_TransmitReceive+0x1e6>
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f12a:	b29b      	uxth	r3, r3
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d016      	beq.n	800f15e <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	68da      	ldr	r2, [r3, #12]
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f13a:	b292      	uxth	r2, r2
 800f13c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f142:	1c9a      	adds	r2, r3, #2
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f14e:	b29b      	uxth	r3, r3
 800f150:	3b01      	subs	r3, #1
 800f152:	b29a      	uxth	r2, r3
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f15a:	2301      	movs	r3, #1
 800f15c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f15e:	f7fb fd0d 	bl	800ab7c <HAL_GetTick>
 800f162:	4602      	mov	r2, r0
 800f164:	6a3b      	ldr	r3, [r7, #32]
 800f166:	1ad3      	subs	r3, r2, r3
 800f168:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f16a:	429a      	cmp	r2, r3
 800f16c:	d80d      	bhi.n	800f18a <HAL_SPI_TransmitReceive+0x212>
 800f16e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f170:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f174:	d009      	beq.n	800f18a <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	2201      	movs	r2, #1
 800f17a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	2200      	movs	r2, #0
 800f182:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f186:	2303      	movs	r3, #3
 800f188:	e111      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f18a:	68fb      	ldr	r3, [r7, #12]
 800f18c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f18e:	b29b      	uxth	r3, r3
 800f190:	2b00      	cmp	r3, #0
 800f192:	d19d      	bne.n	800f0d0 <HAL_SPI_TransmitReceive+0x158>
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f19a:	b29b      	uxth	r3, r3
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d197      	bne.n	800f0d0 <HAL_SPI_TransmitReceive+0x158>
 800f1a0:	e0e5      	b.n	800f36e <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	685b      	ldr	r3, [r3, #4]
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d003      	beq.n	800f1b2 <HAL_SPI_TransmitReceive+0x23a>
 800f1aa:	8afb      	ldrh	r3, [r7, #22]
 800f1ac:	2b01      	cmp	r3, #1
 800f1ae:	f040 80d1 	bne.w	800f354 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1b6:	b29b      	uxth	r3, r3
 800f1b8:	2b01      	cmp	r3, #1
 800f1ba:	d912      	bls.n	800f1e2 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1c0:	881a      	ldrh	r2, [r3, #0]
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1cc:	1c9a      	adds	r2, r3, #2
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1d6:	b29b      	uxth	r3, r3
 800f1d8:	3b02      	subs	r3, #2
 800f1da:	b29a      	uxth	r2, r3
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f1e0:	e0b8      	b.n	800f354 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	330c      	adds	r3, #12
 800f1ec:	7812      	ldrb	r2, [r2, #0]
 800f1ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1f4:	1c5a      	adds	r2, r3, #1
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f1fe:	b29b      	uxth	r3, r3
 800f200:	3b01      	subs	r3, #1
 800f202:	b29a      	uxth	r2, r3
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f208:	e0a4      	b.n	800f354 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	689b      	ldr	r3, [r3, #8]
 800f210:	f003 0302 	and.w	r3, r3, #2
 800f214:	2b02      	cmp	r3, #2
 800f216:	d134      	bne.n	800f282 <HAL_SPI_TransmitReceive+0x30a>
 800f218:	68fb      	ldr	r3, [r7, #12]
 800f21a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f21c:	b29b      	uxth	r3, r3
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d02f      	beq.n	800f282 <HAL_SPI_TransmitReceive+0x30a>
 800f222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f224:	2b01      	cmp	r3, #1
 800f226:	d12c      	bne.n	800f282 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f22c:	b29b      	uxth	r3, r3
 800f22e:	2b01      	cmp	r3, #1
 800f230:	d912      	bls.n	800f258 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f236:	881a      	ldrh	r2, [r3, #0]
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800f23e:	68fb      	ldr	r3, [r7, #12]
 800f240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f242:	1c9a      	adds	r2, r3, #2
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f24c:	b29b      	uxth	r3, r3
 800f24e:	3b02      	subs	r3, #2
 800f250:	b29a      	uxth	r2, r3
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800f256:	e012      	b.n	800f27e <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	330c      	adds	r3, #12
 800f262:	7812      	ldrb	r2, [r2, #0]
 800f264:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f26a:	1c5a      	adds	r2, r3, #1
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f274:	b29b      	uxth	r3, r3
 800f276:	3b01      	subs	r3, #1
 800f278:	b29a      	uxth	r2, r3
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f27e:	2300      	movs	r3, #0
 800f280:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	689b      	ldr	r3, [r3, #8]
 800f288:	f003 0301 	and.w	r3, r3, #1
 800f28c:	2b01      	cmp	r3, #1
 800f28e:	d148      	bne.n	800f322 <HAL_SPI_TransmitReceive+0x3aa>
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f296:	b29b      	uxth	r3, r3
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d042      	beq.n	800f322 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2a2:	b29b      	uxth	r3, r3
 800f2a4:	2b01      	cmp	r3, #1
 800f2a6:	d923      	bls.n	800f2f0 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	68da      	ldr	r2, [r3, #12]
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2b2:	b292      	uxth	r2, r2
 800f2b4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800f2b6:	68fb      	ldr	r3, [r7, #12]
 800f2b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2ba:	1c9a      	adds	r2, r3, #2
 800f2bc:	68fb      	ldr	r3, [r7, #12]
 800f2be:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2c6:	b29b      	uxth	r3, r3
 800f2c8:	3b02      	subs	r3, #2
 800f2ca:	b29a      	uxth	r2, r3
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f2d8:	b29b      	uxth	r3, r3
 800f2da:	2b01      	cmp	r3, #1
 800f2dc:	d81f      	bhi.n	800f31e <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	685a      	ldr	r2, [r3, #4]
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800f2ec:	605a      	str	r2, [r3, #4]
 800f2ee:	e016      	b.n	800f31e <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800f2f0:	68fb      	ldr	r3, [r7, #12]
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	f103 020c 	add.w	r2, r3, #12
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f2fc:	7812      	ldrb	r2, [r2, #0]
 800f2fe:	b2d2      	uxtb	r2, r2
 800f300:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800f302:	68fb      	ldr	r3, [r7, #12]
 800f304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f306:	1c5a      	adds	r2, r3, #1
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f312:	b29b      	uxth	r3, r3
 800f314:	3b01      	subs	r3, #1
 800f316:	b29a      	uxth	r2, r3
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f31e:	2301      	movs	r3, #1
 800f320:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f322:	f7fb fc2b 	bl	800ab7c <HAL_GetTick>
 800f326:	4602      	mov	r2, r0
 800f328:	6a3b      	ldr	r3, [r7, #32]
 800f32a:	1ad3      	subs	r3, r2, r3
 800f32c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f32e:	429a      	cmp	r2, r3
 800f330:	d803      	bhi.n	800f33a <HAL_SPI_TransmitReceive+0x3c2>
 800f332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f334:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f338:	d102      	bne.n	800f340 <HAL_SPI_TransmitReceive+0x3c8>
 800f33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f33c:	2b00      	cmp	r3, #0
 800f33e:	d109      	bne.n	800f354 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800f340:	68fb      	ldr	r3, [r7, #12]
 800f342:	2201      	movs	r2, #1
 800f344:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800f348:	68fb      	ldr	r3, [r7, #12]
 800f34a:	2200      	movs	r2, #0
 800f34c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800f350:	2303      	movs	r3, #3
 800f352:	e02c      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800f358:	b29b      	uxth	r3, r3
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	f47f af55 	bne.w	800f20a <HAL_SPI_TransmitReceive+0x292>
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800f366:	b29b      	uxth	r3, r3
 800f368:	2b00      	cmp	r3, #0
 800f36a:	f47f af4e 	bne.w	800f20a <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f36e:	6a3a      	ldr	r2, [r7, #32]
 800f370:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800f372:	68f8      	ldr	r0, [r7, #12]
 800f374:	f000 f996 	bl	800f6a4 <SPI_EndRxTxTransaction>
 800f378:	4603      	mov	r3, r0
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d008      	beq.n	800f390 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	2220      	movs	r2, #32
 800f382:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800f384:	68fb      	ldr	r3, [r7, #12]
 800f386:	2200      	movs	r2, #0
 800f388:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800f38c:	2301      	movs	r3, #1
 800f38e:	e00e      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	2201      	movs	r2, #1
 800f394:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2200      	movs	r2, #0
 800f39c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d001      	beq.n	800f3ac <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800f3a8:	2301      	movs	r3, #1
 800f3aa:	e000      	b.n	800f3ae <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800f3ac:	2300      	movs	r3, #0
  }
}
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	3728      	adds	r7, #40	@ 0x28
 800f3b2:	46bd      	mov	sp, r7
 800f3b4:	bd80      	pop	{r7, pc}
	...

0800f3b8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f3b8:	b580      	push	{r7, lr}
 800f3ba:	b088      	sub	sp, #32
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	60f8      	str	r0, [r7, #12]
 800f3c0:	60b9      	str	r1, [r7, #8]
 800f3c2:	603b      	str	r3, [r7, #0]
 800f3c4:	4613      	mov	r3, r2
 800f3c6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800f3c8:	f7fb fbd8 	bl	800ab7c <HAL_GetTick>
 800f3cc:	4602      	mov	r2, r0
 800f3ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3d0:	1a9b      	subs	r3, r3, r2
 800f3d2:	683a      	ldr	r2, [r7, #0]
 800f3d4:	4413      	add	r3, r2
 800f3d6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800f3d8:	f7fb fbd0 	bl	800ab7c <HAL_GetTick>
 800f3dc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800f3de:	4b39      	ldr	r3, [pc, #228]	@ (800f4c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	015b      	lsls	r3, r3, #5
 800f3e4:	0d1b      	lsrs	r3, r3, #20
 800f3e6:	69fa      	ldr	r2, [r7, #28]
 800f3e8:	fb02 f303 	mul.w	r3, r2, r3
 800f3ec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f3ee:	e054      	b.n	800f49a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f3f0:	683b      	ldr	r3, [r7, #0]
 800f3f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3f6:	d050      	beq.n	800f49a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f3f8:	f7fb fbc0 	bl	800ab7c <HAL_GetTick>
 800f3fc:	4602      	mov	r2, r0
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	1ad3      	subs	r3, r2, r3
 800f402:	69fa      	ldr	r2, [r7, #28]
 800f404:	429a      	cmp	r2, r3
 800f406:	d902      	bls.n	800f40e <SPI_WaitFlagStateUntilTimeout+0x56>
 800f408:	69fb      	ldr	r3, [r7, #28]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d13d      	bne.n	800f48a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	685a      	ldr	r2, [r3, #4]
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f41c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f41e:	68fb      	ldr	r3, [r7, #12]
 800f420:	685b      	ldr	r3, [r3, #4]
 800f422:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f426:	d111      	bne.n	800f44c <SPI_WaitFlagStateUntilTimeout+0x94>
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	689b      	ldr	r3, [r3, #8]
 800f42c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f430:	d004      	beq.n	800f43c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f432:	68fb      	ldr	r3, [r7, #12]
 800f434:	689b      	ldr	r3, [r3, #8]
 800f436:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f43a:	d107      	bne.n	800f44c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f43c:	68fb      	ldr	r3, [r7, #12]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	681a      	ldr	r2, [r3, #0]
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f44a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f450:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f454:	d10f      	bne.n	800f476 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	681a      	ldr	r2, [r3, #0]
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f464:	601a      	str	r2, [r3, #0]
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	681a      	ldr	r2, [r3, #0]
 800f46c:	68fb      	ldr	r3, [r7, #12]
 800f46e:	681b      	ldr	r3, [r3, #0]
 800f470:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f474:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	2201      	movs	r2, #1
 800f47a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f47e:	68fb      	ldr	r3, [r7, #12]
 800f480:	2200      	movs	r2, #0
 800f482:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f486:	2303      	movs	r3, #3
 800f488:	e017      	b.n	800f4ba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f48a:	697b      	ldr	r3, [r7, #20]
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d101      	bne.n	800f494 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800f490:	2300      	movs	r3, #0
 800f492:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800f494:	697b      	ldr	r3, [r7, #20]
 800f496:	3b01      	subs	r3, #1
 800f498:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	689a      	ldr	r2, [r3, #8]
 800f4a0:	68bb      	ldr	r3, [r7, #8]
 800f4a2:	4013      	ands	r3, r2
 800f4a4:	68ba      	ldr	r2, [r7, #8]
 800f4a6:	429a      	cmp	r2, r3
 800f4a8:	bf0c      	ite	eq
 800f4aa:	2301      	moveq	r3, #1
 800f4ac:	2300      	movne	r3, #0
 800f4ae:	b2db      	uxtb	r3, r3
 800f4b0:	461a      	mov	r2, r3
 800f4b2:	79fb      	ldrb	r3, [r7, #7]
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	d19b      	bne.n	800f3f0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800f4b8:	2300      	movs	r3, #0
}
 800f4ba:	4618      	mov	r0, r3
 800f4bc:	3720      	adds	r7, #32
 800f4be:	46bd      	mov	sp, r7
 800f4c0:	bd80      	pop	{r7, pc}
 800f4c2:	bf00      	nop
 800f4c4:	20000044 	.word	0x20000044

0800f4c8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b08a      	sub	sp, #40	@ 0x28
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	60f8      	str	r0, [r7, #12]
 800f4d0:	60b9      	str	r1, [r7, #8]
 800f4d2:	607a      	str	r2, [r7, #4]
 800f4d4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800f4d6:	2300      	movs	r3, #0
 800f4d8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800f4da:	f7fb fb4f 	bl	800ab7c <HAL_GetTick>
 800f4de:	4602      	mov	r2, r0
 800f4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4e2:	1a9b      	subs	r3, r3, r2
 800f4e4:	683a      	ldr	r2, [r7, #0]
 800f4e6:	4413      	add	r3, r2
 800f4e8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800f4ea:	f7fb fb47 	bl	800ab7c <HAL_GetTick>
 800f4ee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	330c      	adds	r3, #12
 800f4f6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800f4f8:	4b3d      	ldr	r3, [pc, #244]	@ (800f5f0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800f4fa:	681a      	ldr	r2, [r3, #0]
 800f4fc:	4613      	mov	r3, r2
 800f4fe:	009b      	lsls	r3, r3, #2
 800f500:	4413      	add	r3, r2
 800f502:	00da      	lsls	r2, r3, #3
 800f504:	1ad3      	subs	r3, r2, r3
 800f506:	0d1b      	lsrs	r3, r3, #20
 800f508:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f50a:	fb02 f303 	mul.w	r3, r2, r3
 800f50e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800f510:	e060      	b.n	800f5d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800f512:	68bb      	ldr	r3, [r7, #8]
 800f514:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800f518:	d107      	bne.n	800f52a <SPI_WaitFifoStateUntilTimeout+0x62>
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d104      	bne.n	800f52a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800f520:	69fb      	ldr	r3, [r7, #28]
 800f522:	781b      	ldrb	r3, [r3, #0]
 800f524:	b2db      	uxtb	r3, r3
 800f526:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800f528:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800f52a:	683b      	ldr	r3, [r7, #0]
 800f52c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f530:	d050      	beq.n	800f5d4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800f532:	f7fb fb23 	bl	800ab7c <HAL_GetTick>
 800f536:	4602      	mov	r2, r0
 800f538:	6a3b      	ldr	r3, [r7, #32]
 800f53a:	1ad3      	subs	r3, r2, r3
 800f53c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f53e:	429a      	cmp	r2, r3
 800f540:	d902      	bls.n	800f548 <SPI_WaitFifoStateUntilTimeout+0x80>
 800f542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f544:	2b00      	cmp	r3, #0
 800f546:	d13d      	bne.n	800f5c4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	681b      	ldr	r3, [r3, #0]
 800f54c:	685a      	ldr	r2, [r3, #4]
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800f556:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	685b      	ldr	r3, [r3, #4]
 800f55c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f560:	d111      	bne.n	800f586 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	689b      	ldr	r3, [r3, #8]
 800f566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f56a:	d004      	beq.n	800f576 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	689b      	ldr	r3, [r3, #8]
 800f570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f574:	d107      	bne.n	800f586 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	681a      	ldr	r2, [r3, #0]
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f584:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f58a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f58e:	d10f      	bne.n	800f5b0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800f590:	68fb      	ldr	r3, [r7, #12]
 800f592:	681b      	ldr	r3, [r3, #0]
 800f594:	681a      	ldr	r2, [r3, #0]
 800f596:	68fb      	ldr	r3, [r7, #12]
 800f598:	681b      	ldr	r3, [r3, #0]
 800f59a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f59e:	601a      	str	r2, [r3, #0]
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	681a      	ldr	r2, [r3, #0]
 800f5a6:	68fb      	ldr	r3, [r7, #12]
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f5ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800f5c0:	2303      	movs	r3, #3
 800f5c2:	e010      	b.n	800f5e6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800f5c4:	69bb      	ldr	r3, [r7, #24]
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d101      	bne.n	800f5ce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800f5ce:	69bb      	ldr	r3, [r7, #24]
 800f5d0:	3b01      	subs	r3, #1
 800f5d2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	681b      	ldr	r3, [r3, #0]
 800f5d8:	689a      	ldr	r2, [r3, #8]
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	4013      	ands	r3, r2
 800f5de:	687a      	ldr	r2, [r7, #4]
 800f5e0:	429a      	cmp	r2, r3
 800f5e2:	d196      	bne.n	800f512 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800f5e4:	2300      	movs	r3, #0
}
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	3728      	adds	r7, #40	@ 0x28
 800f5ea:	46bd      	mov	sp, r7
 800f5ec:	bd80      	pop	{r7, pc}
 800f5ee:	bf00      	nop
 800f5f0:	20000044 	.word	0x20000044

0800f5f4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f5f4:	b580      	push	{r7, lr}
 800f5f6:	b086      	sub	sp, #24
 800f5f8:	af02      	add	r7, sp, #8
 800f5fa:	60f8      	str	r0, [r7, #12]
 800f5fc:	60b9      	str	r1, [r7, #8]
 800f5fe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f600:	68fb      	ldr	r3, [r7, #12]
 800f602:	685b      	ldr	r3, [r3, #4]
 800f604:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f608:	d111      	bne.n	800f62e <SPI_EndRxTransaction+0x3a>
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	689b      	ldr	r3, [r3, #8]
 800f60e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f612:	d004      	beq.n	800f61e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	689b      	ldr	r3, [r3, #8]
 800f618:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f61c:	d107      	bne.n	800f62e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	681b      	ldr	r3, [r3, #0]
 800f622:	681a      	ldr	r2, [r3, #0]
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800f62c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	9300      	str	r3, [sp, #0]
 800f632:	68bb      	ldr	r3, [r7, #8]
 800f634:	2200      	movs	r2, #0
 800f636:	2180      	movs	r1, #128	@ 0x80
 800f638:	68f8      	ldr	r0, [r7, #12]
 800f63a:	f7ff febd 	bl	800f3b8 <SPI_WaitFlagStateUntilTimeout>
 800f63e:	4603      	mov	r3, r0
 800f640:	2b00      	cmp	r3, #0
 800f642:	d007      	beq.n	800f654 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f644:	68fb      	ldr	r3, [r7, #12]
 800f646:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f648:	f043 0220 	orr.w	r2, r3, #32
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f650:	2303      	movs	r3, #3
 800f652:	e023      	b.n	800f69c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f654:	68fb      	ldr	r3, [r7, #12]
 800f656:	685b      	ldr	r3, [r3, #4]
 800f658:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800f65c:	d11d      	bne.n	800f69a <SPI_EndRxTransaction+0xa6>
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	689b      	ldr	r3, [r3, #8]
 800f662:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f666:	d004      	beq.n	800f672 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	689b      	ldr	r3, [r3, #8]
 800f66c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f670:	d113      	bne.n	800f69a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f672:	687b      	ldr	r3, [r7, #4]
 800f674:	9300      	str	r3, [sp, #0]
 800f676:	68bb      	ldr	r3, [r7, #8]
 800f678:	2200      	movs	r2, #0
 800f67a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f67e:	68f8      	ldr	r0, [r7, #12]
 800f680:	f7ff ff22 	bl	800f4c8 <SPI_WaitFifoStateUntilTimeout>
 800f684:	4603      	mov	r3, r0
 800f686:	2b00      	cmp	r3, #0
 800f688:	d007      	beq.n	800f69a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f68e:	f043 0220 	orr.w	r2, r3, #32
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800f696:	2303      	movs	r3, #3
 800f698:	e000      	b.n	800f69c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800f69a:	2300      	movs	r3, #0
}
 800f69c:	4618      	mov	r0, r3
 800f69e:	3710      	adds	r7, #16
 800f6a0:	46bd      	mov	sp, r7
 800f6a2:	bd80      	pop	{r7, pc}

0800f6a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b086      	sub	sp, #24
 800f6a8:	af02      	add	r7, sp, #8
 800f6aa:	60f8      	str	r0, [r7, #12]
 800f6ac:	60b9      	str	r1, [r7, #8]
 800f6ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	9300      	str	r3, [sp, #0]
 800f6b4:	68bb      	ldr	r3, [r7, #8]
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800f6bc:	68f8      	ldr	r0, [r7, #12]
 800f6be:	f7ff ff03 	bl	800f4c8 <SPI_WaitFifoStateUntilTimeout>
 800f6c2:	4603      	mov	r3, r0
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d007      	beq.n	800f6d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f6cc:	f043 0220 	orr.w	r2, r3, #32
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f6d4:	2303      	movs	r3, #3
 800f6d6:	e027      	b.n	800f728 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	9300      	str	r3, [sp, #0]
 800f6dc:	68bb      	ldr	r3, [r7, #8]
 800f6de:	2200      	movs	r2, #0
 800f6e0:	2180      	movs	r1, #128	@ 0x80
 800f6e2:	68f8      	ldr	r0, [r7, #12]
 800f6e4:	f7ff fe68 	bl	800f3b8 <SPI_WaitFlagStateUntilTimeout>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d007      	beq.n	800f6fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f6f2:	f043 0220 	orr.w	r2, r3, #32
 800f6f6:	68fb      	ldr	r3, [r7, #12]
 800f6f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f6fa:	2303      	movs	r3, #3
 800f6fc:	e014      	b.n	800f728 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	9300      	str	r3, [sp, #0]
 800f702:	68bb      	ldr	r3, [r7, #8]
 800f704:	2200      	movs	r2, #0
 800f706:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800f70a:	68f8      	ldr	r0, [r7, #12]
 800f70c:	f7ff fedc 	bl	800f4c8 <SPI_WaitFifoStateUntilTimeout>
 800f710:	4603      	mov	r3, r0
 800f712:	2b00      	cmp	r3, #0
 800f714:	d007      	beq.n	800f726 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f71a:	f043 0220 	orr.w	r2, r3, #32
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800f722:	2303      	movs	r3, #3
 800f724:	e000      	b.n	800f728 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800f726:	2300      	movs	r3, #0
}
 800f728:	4618      	mov	r0, r3
 800f72a:	3710      	adds	r7, #16
 800f72c:	46bd      	mov	sp, r7
 800f72e:	bd80      	pop	{r7, pc}

0800f730 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b082      	sub	sp, #8
 800f734:	af00      	add	r7, sp, #0
 800f736:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d101      	bne.n	800f742 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f73e:	2301      	movs	r3, #1
 800f740:	e049      	b.n	800f7d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f748:	b2db      	uxtb	r3, r3
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d106      	bne.n	800f75c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f74e:	687b      	ldr	r3, [r7, #4]
 800f750:	2200      	movs	r2, #0
 800f752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f756:	6878      	ldr	r0, [r7, #4]
 800f758:	f7fa ffe0 	bl	800a71c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	2202      	movs	r2, #2
 800f760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681a      	ldr	r2, [r3, #0]
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	3304      	adds	r3, #4
 800f76c:	4619      	mov	r1, r3
 800f76e:	4610      	mov	r0, r2
 800f770:	f000 fab6 	bl	800fce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	2201      	movs	r2, #1
 800f778:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2201      	movs	r2, #1
 800f780:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	2201      	movs	r2, #1
 800f788:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	2201      	movs	r2, #1
 800f790:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	2201      	movs	r2, #1
 800f798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	2201      	movs	r2, #1
 800f7a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	2201      	movs	r2, #1
 800f7a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	2201      	movs	r2, #1
 800f7b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	2201      	movs	r2, #1
 800f7b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2201      	movs	r2, #1
 800f7c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	2201      	movs	r2, #1
 800f7c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	2201      	movs	r2, #1
 800f7d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f7d4:	2300      	movs	r3, #0
}
 800f7d6:	4618      	mov	r0, r3
 800f7d8:	3708      	adds	r7, #8
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	bd80      	pop	{r7, pc}

0800f7de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f7de:	b580      	push	{r7, lr}
 800f7e0:	b082      	sub	sp, #8
 800f7e2:	af00      	add	r7, sp, #0
 800f7e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d101      	bne.n	800f7f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f7ec:	2301      	movs	r3, #1
 800f7ee:	e049      	b.n	800f884 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f7f6:	b2db      	uxtb	r3, r3
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d106      	bne.n	800f80a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	2200      	movs	r2, #0
 800f800:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f804:	6878      	ldr	r0, [r7, #4]
 800f806:	f7fa ff55 	bl	800a6b4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	2202      	movs	r2, #2
 800f80e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	681a      	ldr	r2, [r3, #0]
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	3304      	adds	r3, #4
 800f81a:	4619      	mov	r1, r3
 800f81c:	4610      	mov	r0, r2
 800f81e:	f000 fa5f 	bl	800fce0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f822:	687b      	ldr	r3, [r7, #4]
 800f824:	2201      	movs	r2, #1
 800f826:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	2201      	movs	r2, #1
 800f82e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2201      	movs	r2, #1
 800f836:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	2201      	movs	r2, #1
 800f83e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	2201      	movs	r2, #1
 800f846:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	2201      	movs	r2, #1
 800f84e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	2201      	movs	r2, #1
 800f856:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	2201      	movs	r2, #1
 800f85e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2201      	movs	r2, #1
 800f866:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	2201      	movs	r2, #1
 800f86e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2201      	movs	r2, #1
 800f876:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	2201      	movs	r2, #1
 800f87e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f882:	2300      	movs	r3, #0
}
 800f884:	4618      	mov	r0, r3
 800f886:	3708      	adds	r7, #8
 800f888:	46bd      	mov	sp, r7
 800f88a:	bd80      	pop	{r7, pc}

0800f88c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f88c:	b580      	push	{r7, lr}
 800f88e:	b086      	sub	sp, #24
 800f890:	af00      	add	r7, sp, #0
 800f892:	60f8      	str	r0, [r7, #12]
 800f894:	60b9      	str	r1, [r7, #8]
 800f896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f898:	2300      	movs	r3, #0
 800f89a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f8a2:	2b01      	cmp	r3, #1
 800f8a4:	d101      	bne.n	800f8aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f8a6:	2302      	movs	r3, #2
 800f8a8:	e0ff      	b.n	800faaa <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	2201      	movs	r2, #1
 800f8ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	2b14      	cmp	r3, #20
 800f8b6:	f200 80f0 	bhi.w	800fa9a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800f8c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8c0:	0800f915 	.word	0x0800f915
 800f8c4:	0800fa9b 	.word	0x0800fa9b
 800f8c8:	0800fa9b 	.word	0x0800fa9b
 800f8cc:	0800fa9b 	.word	0x0800fa9b
 800f8d0:	0800f955 	.word	0x0800f955
 800f8d4:	0800fa9b 	.word	0x0800fa9b
 800f8d8:	0800fa9b 	.word	0x0800fa9b
 800f8dc:	0800fa9b 	.word	0x0800fa9b
 800f8e0:	0800f997 	.word	0x0800f997
 800f8e4:	0800fa9b 	.word	0x0800fa9b
 800f8e8:	0800fa9b 	.word	0x0800fa9b
 800f8ec:	0800fa9b 	.word	0x0800fa9b
 800f8f0:	0800f9d7 	.word	0x0800f9d7
 800f8f4:	0800fa9b 	.word	0x0800fa9b
 800f8f8:	0800fa9b 	.word	0x0800fa9b
 800f8fc:	0800fa9b 	.word	0x0800fa9b
 800f900:	0800fa19 	.word	0x0800fa19
 800f904:	0800fa9b 	.word	0x0800fa9b
 800f908:	0800fa9b 	.word	0x0800fa9b
 800f90c:	0800fa9b 	.word	0x0800fa9b
 800f910:	0800fa59 	.word	0x0800fa59
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	681b      	ldr	r3, [r3, #0]
 800f918:	68b9      	ldr	r1, [r7, #8]
 800f91a:	4618      	mov	r0, r3
 800f91c:	f000 fa94 	bl	800fe48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f920:	68fb      	ldr	r3, [r7, #12]
 800f922:	681b      	ldr	r3, [r3, #0]
 800f924:	699a      	ldr	r2, [r3, #24]
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	f042 0208 	orr.w	r2, r2, #8
 800f92e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	681b      	ldr	r3, [r3, #0]
 800f934:	699a      	ldr	r2, [r3, #24]
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	681b      	ldr	r3, [r3, #0]
 800f93a:	f022 0204 	bic.w	r2, r2, #4
 800f93e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	681b      	ldr	r3, [r3, #0]
 800f944:	6999      	ldr	r1, [r3, #24]
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	691a      	ldr	r2, [r3, #16]
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	681b      	ldr	r3, [r3, #0]
 800f94e:	430a      	orrs	r2, r1
 800f950:	619a      	str	r2, [r3, #24]
      break;
 800f952:	e0a5      	b.n	800faa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	681b      	ldr	r3, [r3, #0]
 800f958:	68b9      	ldr	r1, [r7, #8]
 800f95a:	4618      	mov	r0, r3
 800f95c:	f000 fb0e 	bl	800ff7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	699a      	ldr	r2, [r3, #24]
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f96e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f970:	68fb      	ldr	r3, [r7, #12]
 800f972:	681b      	ldr	r3, [r3, #0]
 800f974:	699a      	ldr	r2, [r3, #24]
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f97e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	6999      	ldr	r1, [r3, #24]
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	691b      	ldr	r3, [r3, #16]
 800f98a:	021a      	lsls	r2, r3, #8
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	430a      	orrs	r2, r1
 800f992:	619a      	str	r2, [r3, #24]
      break;
 800f994:	e084      	b.n	800faa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	68b9      	ldr	r1, [r7, #8]
 800f99c:	4618      	mov	r0, r3
 800f99e:	f000 fb81 	bl	80100a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	69da      	ldr	r2, [r3, #28]
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	f042 0208 	orr.w	r2, r2, #8
 800f9b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	681b      	ldr	r3, [r3, #0]
 800f9b6:	69da      	ldr	r2, [r3, #28]
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	681b      	ldr	r3, [r3, #0]
 800f9bc:	f022 0204 	bic.w	r2, r2, #4
 800f9c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	69d9      	ldr	r1, [r3, #28]
 800f9c8:	68bb      	ldr	r3, [r7, #8]
 800f9ca:	691a      	ldr	r2, [r3, #16]
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	430a      	orrs	r2, r1
 800f9d2:	61da      	str	r2, [r3, #28]
      break;
 800f9d4:	e064      	b.n	800faa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f9d6:	68fb      	ldr	r3, [r7, #12]
 800f9d8:	681b      	ldr	r3, [r3, #0]
 800f9da:	68b9      	ldr	r1, [r7, #8]
 800f9dc:	4618      	mov	r0, r3
 800f9de:	f000 fbf3 	bl	80101c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	681b      	ldr	r3, [r3, #0]
 800f9e6:	69da      	ldr	r2, [r3, #28]
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	681b      	ldr	r3, [r3, #0]
 800f9ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f9f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f9f2:	68fb      	ldr	r3, [r7, #12]
 800f9f4:	681b      	ldr	r3, [r3, #0]
 800f9f6:	69da      	ldr	r2, [r3, #28]
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fa00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800fa02:	68fb      	ldr	r3, [r7, #12]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	69d9      	ldr	r1, [r3, #28]
 800fa08:	68bb      	ldr	r3, [r7, #8]
 800fa0a:	691b      	ldr	r3, [r3, #16]
 800fa0c:	021a      	lsls	r2, r3, #8
 800fa0e:	68fb      	ldr	r3, [r7, #12]
 800fa10:	681b      	ldr	r3, [r3, #0]
 800fa12:	430a      	orrs	r2, r1
 800fa14:	61da      	str	r2, [r3, #28]
      break;
 800fa16:	e043      	b.n	800faa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	68b9      	ldr	r1, [r7, #8]
 800fa1e:	4618      	mov	r0, r3
 800fa20:	f000 fc66 	bl	80102f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	681b      	ldr	r3, [r3, #0]
 800fa28:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fa2a:	68fb      	ldr	r3, [r7, #12]
 800fa2c:	681b      	ldr	r3, [r3, #0]
 800fa2e:	f042 0208 	orr.w	r2, r2, #8
 800fa32:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	f022 0204 	bic.w	r2, r2, #4
 800fa42:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800fa4a:	68bb      	ldr	r3, [r7, #8]
 800fa4c:	691a      	ldr	r2, [r3, #16]
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	430a      	orrs	r2, r1
 800fa54:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800fa56:	e023      	b.n	800faa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	68b9      	ldr	r1, [r7, #8]
 800fa5e:	4618      	mov	r0, r3
 800fa60:	f000 fcb0 	bl	80103c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fa72:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800fa82:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	691b      	ldr	r3, [r3, #16]
 800fa8e:	021a      	lsls	r2, r3, #8
 800fa90:	68fb      	ldr	r3, [r7, #12]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	430a      	orrs	r2, r1
 800fa96:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800fa98:	e002      	b.n	800faa0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	75fb      	strb	r3, [r7, #23]
      break;
 800fa9e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	2200      	movs	r2, #0
 800faa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800faa8:	7dfb      	ldrb	r3, [r7, #23]
}
 800faaa:	4618      	mov	r0, r3
 800faac:	3718      	adds	r7, #24
 800faae:	46bd      	mov	sp, r7
 800fab0:	bd80      	pop	{r7, pc}
 800fab2:	bf00      	nop

0800fab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b084      	sub	sp, #16
 800fab8:	af00      	add	r7, sp, #0
 800faba:	6078      	str	r0, [r7, #4]
 800fabc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800fabe:	2300      	movs	r3, #0
 800fac0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fac8:	2b01      	cmp	r3, #1
 800faca:	d101      	bne.n	800fad0 <HAL_TIM_ConfigClockSource+0x1c>
 800facc:	2302      	movs	r3, #2
 800face:	e0f6      	b.n	800fcbe <HAL_TIM_ConfigClockSource+0x20a>
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	2201      	movs	r2, #1
 800fad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	2202      	movs	r2, #2
 800fadc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800fae0:	687b      	ldr	r3, [r7, #4]
 800fae2:	681b      	ldr	r3, [r3, #0]
 800fae4:	689b      	ldr	r3, [r3, #8]
 800fae6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800faee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800faf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800faf4:	68bb      	ldr	r3, [r7, #8]
 800faf6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fafa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	68ba      	ldr	r2, [r7, #8]
 800fb02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800fb04:	683b      	ldr	r3, [r7, #0]
 800fb06:	681b      	ldr	r3, [r3, #0]
 800fb08:	4a6f      	ldr	r2, [pc, #444]	@ (800fcc8 <HAL_TIM_ConfigClockSource+0x214>)
 800fb0a:	4293      	cmp	r3, r2
 800fb0c:	f000 80c1 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb10:	4a6d      	ldr	r2, [pc, #436]	@ (800fcc8 <HAL_TIM_ConfigClockSource+0x214>)
 800fb12:	4293      	cmp	r3, r2
 800fb14:	f200 80c6 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb18:	4a6c      	ldr	r2, [pc, #432]	@ (800fccc <HAL_TIM_ConfigClockSource+0x218>)
 800fb1a:	4293      	cmp	r3, r2
 800fb1c:	f000 80b9 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb20:	4a6a      	ldr	r2, [pc, #424]	@ (800fccc <HAL_TIM_ConfigClockSource+0x218>)
 800fb22:	4293      	cmp	r3, r2
 800fb24:	f200 80be 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb28:	4a69      	ldr	r2, [pc, #420]	@ (800fcd0 <HAL_TIM_ConfigClockSource+0x21c>)
 800fb2a:	4293      	cmp	r3, r2
 800fb2c:	f000 80b1 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb30:	4a67      	ldr	r2, [pc, #412]	@ (800fcd0 <HAL_TIM_ConfigClockSource+0x21c>)
 800fb32:	4293      	cmp	r3, r2
 800fb34:	f200 80b6 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb38:	4a66      	ldr	r2, [pc, #408]	@ (800fcd4 <HAL_TIM_ConfigClockSource+0x220>)
 800fb3a:	4293      	cmp	r3, r2
 800fb3c:	f000 80a9 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb40:	4a64      	ldr	r2, [pc, #400]	@ (800fcd4 <HAL_TIM_ConfigClockSource+0x220>)
 800fb42:	4293      	cmp	r3, r2
 800fb44:	f200 80ae 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb48:	4a63      	ldr	r2, [pc, #396]	@ (800fcd8 <HAL_TIM_ConfigClockSource+0x224>)
 800fb4a:	4293      	cmp	r3, r2
 800fb4c:	f000 80a1 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb50:	4a61      	ldr	r2, [pc, #388]	@ (800fcd8 <HAL_TIM_ConfigClockSource+0x224>)
 800fb52:	4293      	cmp	r3, r2
 800fb54:	f200 80a6 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb58:	4a60      	ldr	r2, [pc, #384]	@ (800fcdc <HAL_TIM_ConfigClockSource+0x228>)
 800fb5a:	4293      	cmp	r3, r2
 800fb5c:	f000 8099 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb60:	4a5e      	ldr	r2, [pc, #376]	@ (800fcdc <HAL_TIM_ConfigClockSource+0x228>)
 800fb62:	4293      	cmp	r3, r2
 800fb64:	f200 809e 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb68:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800fb6c:	f000 8091 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb70:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800fb74:	f200 8096 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb7c:	f000 8089 	beq.w	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fb80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fb84:	f200 808e 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb8c:	d03e      	beq.n	800fc0c <HAL_TIM_ConfigClockSource+0x158>
 800fb8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800fb92:	f200 8087 	bhi.w	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fb96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fb9a:	f000 8086 	beq.w	800fcaa <HAL_TIM_ConfigClockSource+0x1f6>
 800fb9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800fba2:	d87f      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fba4:	2b70      	cmp	r3, #112	@ 0x70
 800fba6:	d01a      	beq.n	800fbde <HAL_TIM_ConfigClockSource+0x12a>
 800fba8:	2b70      	cmp	r3, #112	@ 0x70
 800fbaa:	d87b      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fbac:	2b60      	cmp	r3, #96	@ 0x60
 800fbae:	d050      	beq.n	800fc52 <HAL_TIM_ConfigClockSource+0x19e>
 800fbb0:	2b60      	cmp	r3, #96	@ 0x60
 800fbb2:	d877      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fbb4:	2b50      	cmp	r3, #80	@ 0x50
 800fbb6:	d03c      	beq.n	800fc32 <HAL_TIM_ConfigClockSource+0x17e>
 800fbb8:	2b50      	cmp	r3, #80	@ 0x50
 800fbba:	d873      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fbbc:	2b40      	cmp	r3, #64	@ 0x40
 800fbbe:	d058      	beq.n	800fc72 <HAL_TIM_ConfigClockSource+0x1be>
 800fbc0:	2b40      	cmp	r3, #64	@ 0x40
 800fbc2:	d86f      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fbc4:	2b30      	cmp	r3, #48	@ 0x30
 800fbc6:	d064      	beq.n	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fbc8:	2b30      	cmp	r3, #48	@ 0x30
 800fbca:	d86b      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fbcc:	2b20      	cmp	r3, #32
 800fbce:	d060      	beq.n	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fbd0:	2b20      	cmp	r3, #32
 800fbd2:	d867      	bhi.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d05c      	beq.n	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fbd8:	2b10      	cmp	r3, #16
 800fbda:	d05a      	beq.n	800fc92 <HAL_TIM_ConfigClockSource+0x1de>
 800fbdc:	e062      	b.n	800fca4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fbe6:	683b      	ldr	r3, [r7, #0]
 800fbe8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fbea:	683b      	ldr	r3, [r7, #0]
 800fbec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fbee:	f000 fcd1 	bl	8010594 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	689b      	ldr	r3, [r3, #8]
 800fbf8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800fbfa:	68bb      	ldr	r3, [r7, #8]
 800fbfc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800fc00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	68ba      	ldr	r2, [r7, #8]
 800fc08:	609a      	str	r2, [r3, #8]
      break;
 800fc0a:	e04f      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800fc10:	683b      	ldr	r3, [r7, #0]
 800fc12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800fc1c:	f000 fcba 	bl	8010594 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	689a      	ldr	r2, [r3, #8]
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800fc2e:	609a      	str	r2, [r3, #8]
      break;
 800fc30:	e03c      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc3a:	683b      	ldr	r3, [r7, #0]
 800fc3c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc3e:	461a      	mov	r2, r3
 800fc40:	f000 fc2c 	bl	801049c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	2150      	movs	r1, #80	@ 0x50
 800fc4a:	4618      	mov	r0, r3
 800fc4c:	f000 fc85 	bl	801055a <TIM_ITRx_SetConfig>
      break;
 800fc50:	e02c      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc56:	683b      	ldr	r3, [r7, #0]
 800fc58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800fc5e:	461a      	mov	r2, r3
 800fc60:	f000 fc4b 	bl	80104fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	2160      	movs	r1, #96	@ 0x60
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f000 fc75 	bl	801055a <TIM_ITRx_SetConfig>
      break;
 800fc70:	e01c      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800fc7a:	683b      	ldr	r3, [r7, #0]
 800fc7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800fc7e:	461a      	mov	r2, r3
 800fc80:	f000 fc0c 	bl	801049c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	681b      	ldr	r3, [r3, #0]
 800fc88:	2140      	movs	r1, #64	@ 0x40
 800fc8a:	4618      	mov	r0, r3
 800fc8c:	f000 fc65 	bl	801055a <TIM_ITRx_SetConfig>
      break;
 800fc90:	e00c      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	681a      	ldr	r2, [r3, #0]
 800fc96:	683b      	ldr	r3, [r7, #0]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	4619      	mov	r1, r3
 800fc9c:	4610      	mov	r0, r2
 800fc9e:	f000 fc5c 	bl	801055a <TIM_ITRx_SetConfig>
      break;
 800fca2:	e003      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800fca4:	2301      	movs	r3, #1
 800fca6:	73fb      	strb	r3, [r7, #15]
      break;
 800fca8:	e000      	b.n	800fcac <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800fcaa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	2201      	movs	r2, #1
 800fcb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	2200      	movs	r2, #0
 800fcb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800fcbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcbe:	4618      	mov	r0, r3
 800fcc0:	3710      	adds	r7, #16
 800fcc2:	46bd      	mov	sp, r7
 800fcc4:	bd80      	pop	{r7, pc}
 800fcc6:	bf00      	nop
 800fcc8:	00100070 	.word	0x00100070
 800fccc:	00100060 	.word	0x00100060
 800fcd0:	00100050 	.word	0x00100050
 800fcd4:	00100040 	.word	0x00100040
 800fcd8:	00100030 	.word	0x00100030
 800fcdc:	00100020 	.word	0x00100020

0800fce0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800fce0:	b480      	push	{r7}
 800fce2:	b085      	sub	sp, #20
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	6078      	str	r0, [r7, #4]
 800fce8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fcea:	687b      	ldr	r3, [r7, #4]
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	4a4c      	ldr	r2, [pc, #304]	@ (800fe24 <TIM_Base_SetConfig+0x144>)
 800fcf4:	4293      	cmp	r3, r2
 800fcf6:	d017      	beq.n	800fd28 <TIM_Base_SetConfig+0x48>
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcfe:	d013      	beq.n	800fd28 <TIM_Base_SetConfig+0x48>
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	4a49      	ldr	r2, [pc, #292]	@ (800fe28 <TIM_Base_SetConfig+0x148>)
 800fd04:	4293      	cmp	r3, r2
 800fd06:	d00f      	beq.n	800fd28 <TIM_Base_SetConfig+0x48>
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	4a48      	ldr	r2, [pc, #288]	@ (800fe2c <TIM_Base_SetConfig+0x14c>)
 800fd0c:	4293      	cmp	r3, r2
 800fd0e:	d00b      	beq.n	800fd28 <TIM_Base_SetConfig+0x48>
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	4a47      	ldr	r2, [pc, #284]	@ (800fe30 <TIM_Base_SetConfig+0x150>)
 800fd14:	4293      	cmp	r3, r2
 800fd16:	d007      	beq.n	800fd28 <TIM_Base_SetConfig+0x48>
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	4a46      	ldr	r2, [pc, #280]	@ (800fe34 <TIM_Base_SetConfig+0x154>)
 800fd1c:	4293      	cmp	r3, r2
 800fd1e:	d003      	beq.n	800fd28 <TIM_Base_SetConfig+0x48>
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	4a45      	ldr	r2, [pc, #276]	@ (800fe38 <TIM_Base_SetConfig+0x158>)
 800fd24:	4293      	cmp	r3, r2
 800fd26:	d108      	bne.n	800fd3a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fd28:	68fb      	ldr	r3, [r7, #12]
 800fd2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fd2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fd30:	683b      	ldr	r3, [r7, #0]
 800fd32:	685b      	ldr	r3, [r3, #4]
 800fd34:	68fa      	ldr	r2, [r7, #12]
 800fd36:	4313      	orrs	r3, r2
 800fd38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	4a39      	ldr	r2, [pc, #228]	@ (800fe24 <TIM_Base_SetConfig+0x144>)
 800fd3e:	4293      	cmp	r3, r2
 800fd40:	d023      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd48:	d01f      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	4a36      	ldr	r2, [pc, #216]	@ (800fe28 <TIM_Base_SetConfig+0x148>)
 800fd4e:	4293      	cmp	r3, r2
 800fd50:	d01b      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	4a35      	ldr	r2, [pc, #212]	@ (800fe2c <TIM_Base_SetConfig+0x14c>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d017      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	4a34      	ldr	r2, [pc, #208]	@ (800fe30 <TIM_Base_SetConfig+0x150>)
 800fd5e:	4293      	cmp	r3, r2
 800fd60:	d013      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	4a33      	ldr	r2, [pc, #204]	@ (800fe34 <TIM_Base_SetConfig+0x154>)
 800fd66:	4293      	cmp	r3, r2
 800fd68:	d00f      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	4a33      	ldr	r2, [pc, #204]	@ (800fe3c <TIM_Base_SetConfig+0x15c>)
 800fd6e:	4293      	cmp	r3, r2
 800fd70:	d00b      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	4a32      	ldr	r2, [pc, #200]	@ (800fe40 <TIM_Base_SetConfig+0x160>)
 800fd76:	4293      	cmp	r3, r2
 800fd78:	d007      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	4a31      	ldr	r2, [pc, #196]	@ (800fe44 <TIM_Base_SetConfig+0x164>)
 800fd7e:	4293      	cmp	r3, r2
 800fd80:	d003      	beq.n	800fd8a <TIM_Base_SetConfig+0xaa>
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	4a2c      	ldr	r2, [pc, #176]	@ (800fe38 <TIM_Base_SetConfig+0x158>)
 800fd86:	4293      	cmp	r3, r2
 800fd88:	d108      	bne.n	800fd9c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fd90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fd92:	683b      	ldr	r3, [r7, #0]
 800fd94:	68db      	ldr	r3, [r3, #12]
 800fd96:	68fa      	ldr	r2, [r7, #12]
 800fd98:	4313      	orrs	r3, r2
 800fd9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	695b      	ldr	r3, [r3, #20]
 800fda6:	4313      	orrs	r3, r2
 800fda8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	68fa      	ldr	r2, [r7, #12]
 800fdae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	689a      	ldr	r2, [r3, #8]
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	681a      	ldr	r2, [r3, #0]
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	4a18      	ldr	r2, [pc, #96]	@ (800fe24 <TIM_Base_SetConfig+0x144>)
 800fdc4:	4293      	cmp	r3, r2
 800fdc6:	d013      	beq.n	800fdf0 <TIM_Base_SetConfig+0x110>
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	4a1a      	ldr	r2, [pc, #104]	@ (800fe34 <TIM_Base_SetConfig+0x154>)
 800fdcc:	4293      	cmp	r3, r2
 800fdce:	d00f      	beq.n	800fdf0 <TIM_Base_SetConfig+0x110>
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	4a1a      	ldr	r2, [pc, #104]	@ (800fe3c <TIM_Base_SetConfig+0x15c>)
 800fdd4:	4293      	cmp	r3, r2
 800fdd6:	d00b      	beq.n	800fdf0 <TIM_Base_SetConfig+0x110>
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	4a19      	ldr	r2, [pc, #100]	@ (800fe40 <TIM_Base_SetConfig+0x160>)
 800fddc:	4293      	cmp	r3, r2
 800fdde:	d007      	beq.n	800fdf0 <TIM_Base_SetConfig+0x110>
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	4a18      	ldr	r2, [pc, #96]	@ (800fe44 <TIM_Base_SetConfig+0x164>)
 800fde4:	4293      	cmp	r3, r2
 800fde6:	d003      	beq.n	800fdf0 <TIM_Base_SetConfig+0x110>
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	4a13      	ldr	r2, [pc, #76]	@ (800fe38 <TIM_Base_SetConfig+0x158>)
 800fdec:	4293      	cmp	r3, r2
 800fdee:	d103      	bne.n	800fdf8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	691a      	ldr	r2, [r3, #16]
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	2201      	movs	r2, #1
 800fdfc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	691b      	ldr	r3, [r3, #16]
 800fe02:	f003 0301 	and.w	r3, r3, #1
 800fe06:	2b01      	cmp	r3, #1
 800fe08:	d105      	bne.n	800fe16 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	691b      	ldr	r3, [r3, #16]
 800fe0e:	f023 0201 	bic.w	r2, r3, #1
 800fe12:	687b      	ldr	r3, [r7, #4]
 800fe14:	611a      	str	r2, [r3, #16]
  }
}
 800fe16:	bf00      	nop
 800fe18:	3714      	adds	r7, #20
 800fe1a:	46bd      	mov	sp, r7
 800fe1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe20:	4770      	bx	lr
 800fe22:	bf00      	nop
 800fe24:	40012c00 	.word	0x40012c00
 800fe28:	40000400 	.word	0x40000400
 800fe2c:	40000800 	.word	0x40000800
 800fe30:	40000c00 	.word	0x40000c00
 800fe34:	40013400 	.word	0x40013400
 800fe38:	40015000 	.word	0x40015000
 800fe3c:	40014000 	.word	0x40014000
 800fe40:	40014400 	.word	0x40014400
 800fe44:	40014800 	.word	0x40014800

0800fe48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800fe48:	b480      	push	{r7}
 800fe4a:	b087      	sub	sp, #28
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	6078      	str	r0, [r7, #4]
 800fe50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	6a1b      	ldr	r3, [r3, #32]
 800fe56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	6a1b      	ldr	r3, [r3, #32]
 800fe5c:	f023 0201 	bic.w	r2, r3, #1
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fe64:	687b      	ldr	r3, [r7, #4]
 800fe66:	685b      	ldr	r3, [r3, #4]
 800fe68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	699b      	ldr	r3, [r3, #24]
 800fe6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800fe70:	68fb      	ldr	r3, [r7, #12]
 800fe72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800fe76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fe7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800fe7c:	68fb      	ldr	r3, [r7, #12]
 800fe7e:	f023 0303 	bic.w	r3, r3, #3
 800fe82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800fe84:	683b      	ldr	r3, [r7, #0]
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	68fa      	ldr	r2, [r7, #12]
 800fe8a:	4313      	orrs	r3, r2
 800fe8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800fe8e:	697b      	ldr	r3, [r7, #20]
 800fe90:	f023 0302 	bic.w	r3, r3, #2
 800fe94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800fe96:	683b      	ldr	r3, [r7, #0]
 800fe98:	689b      	ldr	r3, [r3, #8]
 800fe9a:	697a      	ldr	r2, [r7, #20]
 800fe9c:	4313      	orrs	r3, r2
 800fe9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	4a30      	ldr	r2, [pc, #192]	@ (800ff64 <TIM_OC1_SetConfig+0x11c>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d013      	beq.n	800fed0 <TIM_OC1_SetConfig+0x88>
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	4a2f      	ldr	r2, [pc, #188]	@ (800ff68 <TIM_OC1_SetConfig+0x120>)
 800feac:	4293      	cmp	r3, r2
 800feae:	d00f      	beq.n	800fed0 <TIM_OC1_SetConfig+0x88>
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	4a2e      	ldr	r2, [pc, #184]	@ (800ff6c <TIM_OC1_SetConfig+0x124>)
 800feb4:	4293      	cmp	r3, r2
 800feb6:	d00b      	beq.n	800fed0 <TIM_OC1_SetConfig+0x88>
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	4a2d      	ldr	r2, [pc, #180]	@ (800ff70 <TIM_OC1_SetConfig+0x128>)
 800febc:	4293      	cmp	r3, r2
 800febe:	d007      	beq.n	800fed0 <TIM_OC1_SetConfig+0x88>
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	4a2c      	ldr	r2, [pc, #176]	@ (800ff74 <TIM_OC1_SetConfig+0x12c>)
 800fec4:	4293      	cmp	r3, r2
 800fec6:	d003      	beq.n	800fed0 <TIM_OC1_SetConfig+0x88>
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	4a2b      	ldr	r2, [pc, #172]	@ (800ff78 <TIM_OC1_SetConfig+0x130>)
 800fecc:	4293      	cmp	r3, r2
 800fece:	d10c      	bne.n	800feea <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	f023 0308 	bic.w	r3, r3, #8
 800fed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800fed8:	683b      	ldr	r3, [r7, #0]
 800feda:	68db      	ldr	r3, [r3, #12]
 800fedc:	697a      	ldr	r2, [r7, #20]
 800fede:	4313      	orrs	r3, r2
 800fee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	f023 0304 	bic.w	r3, r3, #4
 800fee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	4a1d      	ldr	r2, [pc, #116]	@ (800ff64 <TIM_OC1_SetConfig+0x11c>)
 800feee:	4293      	cmp	r3, r2
 800fef0:	d013      	beq.n	800ff1a <TIM_OC1_SetConfig+0xd2>
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	4a1c      	ldr	r2, [pc, #112]	@ (800ff68 <TIM_OC1_SetConfig+0x120>)
 800fef6:	4293      	cmp	r3, r2
 800fef8:	d00f      	beq.n	800ff1a <TIM_OC1_SetConfig+0xd2>
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	4a1b      	ldr	r2, [pc, #108]	@ (800ff6c <TIM_OC1_SetConfig+0x124>)
 800fefe:	4293      	cmp	r3, r2
 800ff00:	d00b      	beq.n	800ff1a <TIM_OC1_SetConfig+0xd2>
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	4a1a      	ldr	r2, [pc, #104]	@ (800ff70 <TIM_OC1_SetConfig+0x128>)
 800ff06:	4293      	cmp	r3, r2
 800ff08:	d007      	beq.n	800ff1a <TIM_OC1_SetConfig+0xd2>
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	4a19      	ldr	r2, [pc, #100]	@ (800ff74 <TIM_OC1_SetConfig+0x12c>)
 800ff0e:	4293      	cmp	r3, r2
 800ff10:	d003      	beq.n	800ff1a <TIM_OC1_SetConfig+0xd2>
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	4a18      	ldr	r2, [pc, #96]	@ (800ff78 <TIM_OC1_SetConfig+0x130>)
 800ff16:	4293      	cmp	r3, r2
 800ff18:	d111      	bne.n	800ff3e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ff1a:	693b      	ldr	r3, [r7, #16]
 800ff1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ff22:	693b      	ldr	r3, [r7, #16]
 800ff24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ff28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	695b      	ldr	r3, [r3, #20]
 800ff2e:	693a      	ldr	r2, [r7, #16]
 800ff30:	4313      	orrs	r3, r2
 800ff32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ff34:	683b      	ldr	r3, [r7, #0]
 800ff36:	699b      	ldr	r3, [r3, #24]
 800ff38:	693a      	ldr	r2, [r7, #16]
 800ff3a:	4313      	orrs	r3, r2
 800ff3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	693a      	ldr	r2, [r7, #16]
 800ff42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	68fa      	ldr	r2, [r7, #12]
 800ff48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ff4a:	683b      	ldr	r3, [r7, #0]
 800ff4c:	685a      	ldr	r2, [r3, #4]
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	697a      	ldr	r2, [r7, #20]
 800ff56:	621a      	str	r2, [r3, #32]
}
 800ff58:	bf00      	nop
 800ff5a:	371c      	adds	r7, #28
 800ff5c:	46bd      	mov	sp, r7
 800ff5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff62:	4770      	bx	lr
 800ff64:	40012c00 	.word	0x40012c00
 800ff68:	40013400 	.word	0x40013400
 800ff6c:	40014000 	.word	0x40014000
 800ff70:	40014400 	.word	0x40014400
 800ff74:	40014800 	.word	0x40014800
 800ff78:	40015000 	.word	0x40015000

0800ff7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ff7c:	b480      	push	{r7}
 800ff7e:	b087      	sub	sp, #28
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	6078      	str	r0, [r7, #4]
 800ff84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	6a1b      	ldr	r3, [r3, #32]
 800ff8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	6a1b      	ldr	r3, [r3, #32]
 800ff90:	f023 0210 	bic.w	r2, r3, #16
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	685b      	ldr	r3, [r3, #4]
 800ff9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	699b      	ldr	r3, [r3, #24]
 800ffa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ffaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ffae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ffb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ffb8:	683b      	ldr	r3, [r7, #0]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	021b      	lsls	r3, r3, #8
 800ffbe:	68fa      	ldr	r2, [r7, #12]
 800ffc0:	4313      	orrs	r3, r2
 800ffc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ffc4:	697b      	ldr	r3, [r7, #20]
 800ffc6:	f023 0320 	bic.w	r3, r3, #32
 800ffca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ffcc:	683b      	ldr	r3, [r7, #0]
 800ffce:	689b      	ldr	r3, [r3, #8]
 800ffd0:	011b      	lsls	r3, r3, #4
 800ffd2:	697a      	ldr	r2, [r7, #20]
 800ffd4:	4313      	orrs	r3, r2
 800ffd6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ffd8:	687b      	ldr	r3, [r7, #4]
 800ffda:	4a2c      	ldr	r2, [pc, #176]	@ (801008c <TIM_OC2_SetConfig+0x110>)
 800ffdc:	4293      	cmp	r3, r2
 800ffde:	d007      	beq.n	800fff0 <TIM_OC2_SetConfig+0x74>
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	4a2b      	ldr	r2, [pc, #172]	@ (8010090 <TIM_OC2_SetConfig+0x114>)
 800ffe4:	4293      	cmp	r3, r2
 800ffe6:	d003      	beq.n	800fff0 <TIM_OC2_SetConfig+0x74>
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	4a2a      	ldr	r2, [pc, #168]	@ (8010094 <TIM_OC2_SetConfig+0x118>)
 800ffec:	4293      	cmp	r3, r2
 800ffee:	d10d      	bne.n	801000c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800fff0:	697b      	ldr	r3, [r7, #20]
 800fff2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fff6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800fff8:	683b      	ldr	r3, [r7, #0]
 800fffa:	68db      	ldr	r3, [r3, #12]
 800fffc:	011b      	lsls	r3, r3, #4
 800fffe:	697a      	ldr	r2, [r7, #20]
 8010000:	4313      	orrs	r3, r2
 8010002:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8010004:	697b      	ldr	r3, [r7, #20]
 8010006:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801000a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	4a1f      	ldr	r2, [pc, #124]	@ (801008c <TIM_OC2_SetConfig+0x110>)
 8010010:	4293      	cmp	r3, r2
 8010012:	d013      	beq.n	801003c <TIM_OC2_SetConfig+0xc0>
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	4a1e      	ldr	r2, [pc, #120]	@ (8010090 <TIM_OC2_SetConfig+0x114>)
 8010018:	4293      	cmp	r3, r2
 801001a:	d00f      	beq.n	801003c <TIM_OC2_SetConfig+0xc0>
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	4a1e      	ldr	r2, [pc, #120]	@ (8010098 <TIM_OC2_SetConfig+0x11c>)
 8010020:	4293      	cmp	r3, r2
 8010022:	d00b      	beq.n	801003c <TIM_OC2_SetConfig+0xc0>
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	4a1d      	ldr	r2, [pc, #116]	@ (801009c <TIM_OC2_SetConfig+0x120>)
 8010028:	4293      	cmp	r3, r2
 801002a:	d007      	beq.n	801003c <TIM_OC2_SetConfig+0xc0>
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	4a1c      	ldr	r2, [pc, #112]	@ (80100a0 <TIM_OC2_SetConfig+0x124>)
 8010030:	4293      	cmp	r3, r2
 8010032:	d003      	beq.n	801003c <TIM_OC2_SetConfig+0xc0>
 8010034:	687b      	ldr	r3, [r7, #4]
 8010036:	4a17      	ldr	r2, [pc, #92]	@ (8010094 <TIM_OC2_SetConfig+0x118>)
 8010038:	4293      	cmp	r3, r2
 801003a:	d113      	bne.n	8010064 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801003c:	693b      	ldr	r3, [r7, #16]
 801003e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010042:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8010044:	693b      	ldr	r3, [r7, #16]
 8010046:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801004a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	695b      	ldr	r3, [r3, #20]
 8010050:	009b      	lsls	r3, r3, #2
 8010052:	693a      	ldr	r2, [r7, #16]
 8010054:	4313      	orrs	r3, r2
 8010056:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010058:	683b      	ldr	r3, [r7, #0]
 801005a:	699b      	ldr	r3, [r3, #24]
 801005c:	009b      	lsls	r3, r3, #2
 801005e:	693a      	ldr	r2, [r7, #16]
 8010060:	4313      	orrs	r3, r2
 8010062:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	693a      	ldr	r2, [r7, #16]
 8010068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	68fa      	ldr	r2, [r7, #12]
 801006e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	685a      	ldr	r2, [r3, #4]
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	697a      	ldr	r2, [r7, #20]
 801007c:	621a      	str	r2, [r3, #32]
}
 801007e:	bf00      	nop
 8010080:	371c      	adds	r7, #28
 8010082:	46bd      	mov	sp, r7
 8010084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010088:	4770      	bx	lr
 801008a:	bf00      	nop
 801008c:	40012c00 	.word	0x40012c00
 8010090:	40013400 	.word	0x40013400
 8010094:	40015000 	.word	0x40015000
 8010098:	40014000 	.word	0x40014000
 801009c:	40014400 	.word	0x40014400
 80100a0:	40014800 	.word	0x40014800

080100a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80100a4:	b480      	push	{r7}
 80100a6:	b087      	sub	sp, #28
 80100a8:	af00      	add	r7, sp, #0
 80100aa:	6078      	str	r0, [r7, #4]
 80100ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	6a1b      	ldr	r3, [r3, #32]
 80100b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	6a1b      	ldr	r3, [r3, #32]
 80100b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	685b      	ldr	r3, [r3, #4]
 80100c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	69db      	ldr	r3, [r3, #28]
 80100ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80100d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80100d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80100d8:	68fb      	ldr	r3, [r7, #12]
 80100da:	f023 0303 	bic.w	r3, r3, #3
 80100de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80100e0:	683b      	ldr	r3, [r7, #0]
 80100e2:	681b      	ldr	r3, [r3, #0]
 80100e4:	68fa      	ldr	r2, [r7, #12]
 80100e6:	4313      	orrs	r3, r2
 80100e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80100ea:	697b      	ldr	r3, [r7, #20]
 80100ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80100f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80100f2:	683b      	ldr	r3, [r7, #0]
 80100f4:	689b      	ldr	r3, [r3, #8]
 80100f6:	021b      	lsls	r3, r3, #8
 80100f8:	697a      	ldr	r2, [r7, #20]
 80100fa:	4313      	orrs	r3, r2
 80100fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	4a2b      	ldr	r2, [pc, #172]	@ (80101b0 <TIM_OC3_SetConfig+0x10c>)
 8010102:	4293      	cmp	r3, r2
 8010104:	d007      	beq.n	8010116 <TIM_OC3_SetConfig+0x72>
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	4a2a      	ldr	r2, [pc, #168]	@ (80101b4 <TIM_OC3_SetConfig+0x110>)
 801010a:	4293      	cmp	r3, r2
 801010c:	d003      	beq.n	8010116 <TIM_OC3_SetConfig+0x72>
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	4a29      	ldr	r2, [pc, #164]	@ (80101b8 <TIM_OC3_SetConfig+0x114>)
 8010112:	4293      	cmp	r3, r2
 8010114:	d10d      	bne.n	8010132 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8010116:	697b      	ldr	r3, [r7, #20]
 8010118:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801011c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 801011e:	683b      	ldr	r3, [r7, #0]
 8010120:	68db      	ldr	r3, [r3, #12]
 8010122:	021b      	lsls	r3, r3, #8
 8010124:	697a      	ldr	r2, [r7, #20]
 8010126:	4313      	orrs	r3, r2
 8010128:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801012a:	697b      	ldr	r3, [r7, #20]
 801012c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8010130:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	4a1e      	ldr	r2, [pc, #120]	@ (80101b0 <TIM_OC3_SetConfig+0x10c>)
 8010136:	4293      	cmp	r3, r2
 8010138:	d013      	beq.n	8010162 <TIM_OC3_SetConfig+0xbe>
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	4a1d      	ldr	r2, [pc, #116]	@ (80101b4 <TIM_OC3_SetConfig+0x110>)
 801013e:	4293      	cmp	r3, r2
 8010140:	d00f      	beq.n	8010162 <TIM_OC3_SetConfig+0xbe>
 8010142:	687b      	ldr	r3, [r7, #4]
 8010144:	4a1d      	ldr	r2, [pc, #116]	@ (80101bc <TIM_OC3_SetConfig+0x118>)
 8010146:	4293      	cmp	r3, r2
 8010148:	d00b      	beq.n	8010162 <TIM_OC3_SetConfig+0xbe>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	4a1c      	ldr	r2, [pc, #112]	@ (80101c0 <TIM_OC3_SetConfig+0x11c>)
 801014e:	4293      	cmp	r3, r2
 8010150:	d007      	beq.n	8010162 <TIM_OC3_SetConfig+0xbe>
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	4a1b      	ldr	r2, [pc, #108]	@ (80101c4 <TIM_OC3_SetConfig+0x120>)
 8010156:	4293      	cmp	r3, r2
 8010158:	d003      	beq.n	8010162 <TIM_OC3_SetConfig+0xbe>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	4a16      	ldr	r2, [pc, #88]	@ (80101b8 <TIM_OC3_SetConfig+0x114>)
 801015e:	4293      	cmp	r3, r2
 8010160:	d113      	bne.n	801018a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8010162:	693b      	ldr	r3, [r7, #16]
 8010164:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010168:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801016a:	693b      	ldr	r3, [r7, #16]
 801016c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010170:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8010172:	683b      	ldr	r3, [r7, #0]
 8010174:	695b      	ldr	r3, [r3, #20]
 8010176:	011b      	lsls	r3, r3, #4
 8010178:	693a      	ldr	r2, [r7, #16]
 801017a:	4313      	orrs	r3, r2
 801017c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801017e:	683b      	ldr	r3, [r7, #0]
 8010180:	699b      	ldr	r3, [r3, #24]
 8010182:	011b      	lsls	r3, r3, #4
 8010184:	693a      	ldr	r2, [r7, #16]
 8010186:	4313      	orrs	r3, r2
 8010188:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	693a      	ldr	r2, [r7, #16]
 801018e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	68fa      	ldr	r2, [r7, #12]
 8010194:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8010196:	683b      	ldr	r3, [r7, #0]
 8010198:	685a      	ldr	r2, [r3, #4]
 801019a:	687b      	ldr	r3, [r7, #4]
 801019c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801019e:	687b      	ldr	r3, [r7, #4]
 80101a0:	697a      	ldr	r2, [r7, #20]
 80101a2:	621a      	str	r2, [r3, #32]
}
 80101a4:	bf00      	nop
 80101a6:	371c      	adds	r7, #28
 80101a8:	46bd      	mov	sp, r7
 80101aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101ae:	4770      	bx	lr
 80101b0:	40012c00 	.word	0x40012c00
 80101b4:	40013400 	.word	0x40013400
 80101b8:	40015000 	.word	0x40015000
 80101bc:	40014000 	.word	0x40014000
 80101c0:	40014400 	.word	0x40014400
 80101c4:	40014800 	.word	0x40014800

080101c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80101c8:	b480      	push	{r7}
 80101ca:	b087      	sub	sp, #28
 80101cc:	af00      	add	r7, sp, #0
 80101ce:	6078      	str	r0, [r7, #4]
 80101d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	6a1b      	ldr	r3, [r3, #32]
 80101d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	6a1b      	ldr	r3, [r3, #32]
 80101dc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	685b      	ldr	r3, [r3, #4]
 80101e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80101ea:	687b      	ldr	r3, [r7, #4]
 80101ec:	69db      	ldr	r3, [r3, #28]
 80101ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80101f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010204:	683b      	ldr	r3, [r7, #0]
 8010206:	681b      	ldr	r3, [r3, #0]
 8010208:	021b      	lsls	r3, r3, #8
 801020a:	68fa      	ldr	r2, [r7, #12]
 801020c:	4313      	orrs	r3, r2
 801020e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8010210:	697b      	ldr	r3, [r7, #20]
 8010212:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8010216:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8010218:	683b      	ldr	r3, [r7, #0]
 801021a:	689b      	ldr	r3, [r3, #8]
 801021c:	031b      	lsls	r3, r3, #12
 801021e:	697a      	ldr	r2, [r7, #20]
 8010220:	4313      	orrs	r3, r2
 8010222:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	4a2c      	ldr	r2, [pc, #176]	@ (80102d8 <TIM_OC4_SetConfig+0x110>)
 8010228:	4293      	cmp	r3, r2
 801022a:	d007      	beq.n	801023c <TIM_OC4_SetConfig+0x74>
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	4a2b      	ldr	r2, [pc, #172]	@ (80102dc <TIM_OC4_SetConfig+0x114>)
 8010230:	4293      	cmp	r3, r2
 8010232:	d003      	beq.n	801023c <TIM_OC4_SetConfig+0x74>
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	4a2a      	ldr	r2, [pc, #168]	@ (80102e0 <TIM_OC4_SetConfig+0x118>)
 8010238:	4293      	cmp	r3, r2
 801023a:	d10d      	bne.n	8010258 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 801023c:	697b      	ldr	r3, [r7, #20]
 801023e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	68db      	ldr	r3, [r3, #12]
 8010248:	031b      	lsls	r3, r3, #12
 801024a:	697a      	ldr	r2, [r7, #20]
 801024c:	4313      	orrs	r3, r2
 801024e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8010250:	697b      	ldr	r3, [r7, #20]
 8010252:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010256:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	4a1f      	ldr	r2, [pc, #124]	@ (80102d8 <TIM_OC4_SetConfig+0x110>)
 801025c:	4293      	cmp	r3, r2
 801025e:	d013      	beq.n	8010288 <TIM_OC4_SetConfig+0xc0>
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	4a1e      	ldr	r2, [pc, #120]	@ (80102dc <TIM_OC4_SetConfig+0x114>)
 8010264:	4293      	cmp	r3, r2
 8010266:	d00f      	beq.n	8010288 <TIM_OC4_SetConfig+0xc0>
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	4a1e      	ldr	r2, [pc, #120]	@ (80102e4 <TIM_OC4_SetConfig+0x11c>)
 801026c:	4293      	cmp	r3, r2
 801026e:	d00b      	beq.n	8010288 <TIM_OC4_SetConfig+0xc0>
 8010270:	687b      	ldr	r3, [r7, #4]
 8010272:	4a1d      	ldr	r2, [pc, #116]	@ (80102e8 <TIM_OC4_SetConfig+0x120>)
 8010274:	4293      	cmp	r3, r2
 8010276:	d007      	beq.n	8010288 <TIM_OC4_SetConfig+0xc0>
 8010278:	687b      	ldr	r3, [r7, #4]
 801027a:	4a1c      	ldr	r2, [pc, #112]	@ (80102ec <TIM_OC4_SetConfig+0x124>)
 801027c:	4293      	cmp	r3, r2
 801027e:	d003      	beq.n	8010288 <TIM_OC4_SetConfig+0xc0>
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	4a17      	ldr	r2, [pc, #92]	@ (80102e0 <TIM_OC4_SetConfig+0x118>)
 8010284:	4293      	cmp	r3, r2
 8010286:	d113      	bne.n	80102b0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8010288:	693b      	ldr	r3, [r7, #16]
 801028a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801028e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8010290:	693b      	ldr	r3, [r7, #16]
 8010292:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8010296:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8010298:	683b      	ldr	r3, [r7, #0]
 801029a:	695b      	ldr	r3, [r3, #20]
 801029c:	019b      	lsls	r3, r3, #6
 801029e:	693a      	ldr	r2, [r7, #16]
 80102a0:	4313      	orrs	r3, r2
 80102a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80102a4:	683b      	ldr	r3, [r7, #0]
 80102a6:	699b      	ldr	r3, [r3, #24]
 80102a8:	019b      	lsls	r3, r3, #6
 80102aa:	693a      	ldr	r2, [r7, #16]
 80102ac:	4313      	orrs	r3, r2
 80102ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	693a      	ldr	r2, [r7, #16]
 80102b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80102b6:	687b      	ldr	r3, [r7, #4]
 80102b8:	68fa      	ldr	r2, [r7, #12]
 80102ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	685a      	ldr	r2, [r3, #4]
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	697a      	ldr	r2, [r7, #20]
 80102c8:	621a      	str	r2, [r3, #32]
}
 80102ca:	bf00      	nop
 80102cc:	371c      	adds	r7, #28
 80102ce:	46bd      	mov	sp, r7
 80102d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d4:	4770      	bx	lr
 80102d6:	bf00      	nop
 80102d8:	40012c00 	.word	0x40012c00
 80102dc:	40013400 	.word	0x40013400
 80102e0:	40015000 	.word	0x40015000
 80102e4:	40014000 	.word	0x40014000
 80102e8:	40014400 	.word	0x40014400
 80102ec:	40014800 	.word	0x40014800

080102f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80102f0:	b480      	push	{r7}
 80102f2:	b087      	sub	sp, #28
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
 80102f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	6a1b      	ldr	r3, [r3, #32]
 80102fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	6a1b      	ldr	r3, [r3, #32]
 8010304:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	685b      	ldr	r3, [r3, #4]
 8010310:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 801031e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010322:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010324:	683b      	ldr	r3, [r7, #0]
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	68fa      	ldr	r2, [r7, #12]
 801032a:	4313      	orrs	r3, r2
 801032c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801032e:	693b      	ldr	r3, [r7, #16]
 8010330:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8010334:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010336:	683b      	ldr	r3, [r7, #0]
 8010338:	689b      	ldr	r3, [r3, #8]
 801033a:	041b      	lsls	r3, r3, #16
 801033c:	693a      	ldr	r2, [r7, #16]
 801033e:	4313      	orrs	r3, r2
 8010340:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	4a19      	ldr	r2, [pc, #100]	@ (80103ac <TIM_OC5_SetConfig+0xbc>)
 8010346:	4293      	cmp	r3, r2
 8010348:	d013      	beq.n	8010372 <TIM_OC5_SetConfig+0x82>
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	4a18      	ldr	r2, [pc, #96]	@ (80103b0 <TIM_OC5_SetConfig+0xc0>)
 801034e:	4293      	cmp	r3, r2
 8010350:	d00f      	beq.n	8010372 <TIM_OC5_SetConfig+0x82>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	4a17      	ldr	r2, [pc, #92]	@ (80103b4 <TIM_OC5_SetConfig+0xc4>)
 8010356:	4293      	cmp	r3, r2
 8010358:	d00b      	beq.n	8010372 <TIM_OC5_SetConfig+0x82>
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	4a16      	ldr	r2, [pc, #88]	@ (80103b8 <TIM_OC5_SetConfig+0xc8>)
 801035e:	4293      	cmp	r3, r2
 8010360:	d007      	beq.n	8010372 <TIM_OC5_SetConfig+0x82>
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	4a15      	ldr	r2, [pc, #84]	@ (80103bc <TIM_OC5_SetConfig+0xcc>)
 8010366:	4293      	cmp	r3, r2
 8010368:	d003      	beq.n	8010372 <TIM_OC5_SetConfig+0x82>
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	4a14      	ldr	r2, [pc, #80]	@ (80103c0 <TIM_OC5_SetConfig+0xd0>)
 801036e:	4293      	cmp	r3, r2
 8010370:	d109      	bne.n	8010386 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8010372:	697b      	ldr	r3, [r7, #20]
 8010374:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8010378:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 801037a:	683b      	ldr	r3, [r7, #0]
 801037c:	695b      	ldr	r3, [r3, #20]
 801037e:	021b      	lsls	r3, r3, #8
 8010380:	697a      	ldr	r2, [r7, #20]
 8010382:	4313      	orrs	r3, r2
 8010384:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	697a      	ldr	r2, [r7, #20]
 801038a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	68fa      	ldr	r2, [r7, #12]
 8010390:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8010392:	683b      	ldr	r3, [r7, #0]
 8010394:	685a      	ldr	r2, [r3, #4]
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	693a      	ldr	r2, [r7, #16]
 801039e:	621a      	str	r2, [r3, #32]
}
 80103a0:	bf00      	nop
 80103a2:	371c      	adds	r7, #28
 80103a4:	46bd      	mov	sp, r7
 80103a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103aa:	4770      	bx	lr
 80103ac:	40012c00 	.word	0x40012c00
 80103b0:	40013400 	.word	0x40013400
 80103b4:	40014000 	.word	0x40014000
 80103b8:	40014400 	.word	0x40014400
 80103bc:	40014800 	.word	0x40014800
 80103c0:	40015000 	.word	0x40015000

080103c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b087      	sub	sp, #28
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
 80103cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	6a1b      	ldr	r3, [r3, #32]
 80103d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	6a1b      	ldr	r3, [r3, #32]
 80103d8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80103ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80103f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80103f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80103f8:	683b      	ldr	r3, [r7, #0]
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	021b      	lsls	r3, r3, #8
 80103fe:	68fa      	ldr	r2, [r7, #12]
 8010400:	4313      	orrs	r3, r2
 8010402:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010404:	693b      	ldr	r3, [r7, #16]
 8010406:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801040a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 801040c:	683b      	ldr	r3, [r7, #0]
 801040e:	689b      	ldr	r3, [r3, #8]
 8010410:	051b      	lsls	r3, r3, #20
 8010412:	693a      	ldr	r2, [r7, #16]
 8010414:	4313      	orrs	r3, r2
 8010416:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	4a1a      	ldr	r2, [pc, #104]	@ (8010484 <TIM_OC6_SetConfig+0xc0>)
 801041c:	4293      	cmp	r3, r2
 801041e:	d013      	beq.n	8010448 <TIM_OC6_SetConfig+0x84>
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	4a19      	ldr	r2, [pc, #100]	@ (8010488 <TIM_OC6_SetConfig+0xc4>)
 8010424:	4293      	cmp	r3, r2
 8010426:	d00f      	beq.n	8010448 <TIM_OC6_SetConfig+0x84>
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	4a18      	ldr	r2, [pc, #96]	@ (801048c <TIM_OC6_SetConfig+0xc8>)
 801042c:	4293      	cmp	r3, r2
 801042e:	d00b      	beq.n	8010448 <TIM_OC6_SetConfig+0x84>
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	4a17      	ldr	r2, [pc, #92]	@ (8010490 <TIM_OC6_SetConfig+0xcc>)
 8010434:	4293      	cmp	r3, r2
 8010436:	d007      	beq.n	8010448 <TIM_OC6_SetConfig+0x84>
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	4a16      	ldr	r2, [pc, #88]	@ (8010494 <TIM_OC6_SetConfig+0xd0>)
 801043c:	4293      	cmp	r3, r2
 801043e:	d003      	beq.n	8010448 <TIM_OC6_SetConfig+0x84>
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	4a15      	ldr	r2, [pc, #84]	@ (8010498 <TIM_OC6_SetConfig+0xd4>)
 8010444:	4293      	cmp	r3, r2
 8010446:	d109      	bne.n	801045c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010448:	697b      	ldr	r3, [r7, #20]
 801044a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 801044e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8010450:	683b      	ldr	r3, [r7, #0]
 8010452:	695b      	ldr	r3, [r3, #20]
 8010454:	029b      	lsls	r3, r3, #10
 8010456:	697a      	ldr	r2, [r7, #20]
 8010458:	4313      	orrs	r3, r2
 801045a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	697a      	ldr	r2, [r7, #20]
 8010460:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	68fa      	ldr	r2, [r7, #12]
 8010466:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010468:	683b      	ldr	r3, [r7, #0]
 801046a:	685a      	ldr	r2, [r3, #4]
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	693a      	ldr	r2, [r7, #16]
 8010474:	621a      	str	r2, [r3, #32]
}
 8010476:	bf00      	nop
 8010478:	371c      	adds	r7, #28
 801047a:	46bd      	mov	sp, r7
 801047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010480:	4770      	bx	lr
 8010482:	bf00      	nop
 8010484:	40012c00 	.word	0x40012c00
 8010488:	40013400 	.word	0x40013400
 801048c:	40014000 	.word	0x40014000
 8010490:	40014400 	.word	0x40014400
 8010494:	40014800 	.word	0x40014800
 8010498:	40015000 	.word	0x40015000

0801049c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801049c:	b480      	push	{r7}
 801049e:	b087      	sub	sp, #28
 80104a0:	af00      	add	r7, sp, #0
 80104a2:	60f8      	str	r0, [r7, #12]
 80104a4:	60b9      	str	r1, [r7, #8]
 80104a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	6a1b      	ldr	r3, [r3, #32]
 80104ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	6a1b      	ldr	r3, [r3, #32]
 80104b2:	f023 0201 	bic.w	r2, r3, #1
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80104ba:	68fb      	ldr	r3, [r7, #12]
 80104bc:	699b      	ldr	r3, [r3, #24]
 80104be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80104c0:	693b      	ldr	r3, [r7, #16]
 80104c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80104c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	011b      	lsls	r3, r3, #4
 80104cc:	693a      	ldr	r2, [r7, #16]
 80104ce:	4313      	orrs	r3, r2
 80104d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80104d2:	697b      	ldr	r3, [r7, #20]
 80104d4:	f023 030a 	bic.w	r3, r3, #10
 80104d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80104da:	697a      	ldr	r2, [r7, #20]
 80104dc:	68bb      	ldr	r3, [r7, #8]
 80104de:	4313      	orrs	r3, r2
 80104e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80104e2:	68fb      	ldr	r3, [r7, #12]
 80104e4:	693a      	ldr	r2, [r7, #16]
 80104e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	697a      	ldr	r2, [r7, #20]
 80104ec:	621a      	str	r2, [r3, #32]
}
 80104ee:	bf00      	nop
 80104f0:	371c      	adds	r7, #28
 80104f2:	46bd      	mov	sp, r7
 80104f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f8:	4770      	bx	lr

080104fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80104fa:	b480      	push	{r7}
 80104fc:	b087      	sub	sp, #28
 80104fe:	af00      	add	r7, sp, #0
 8010500:	60f8      	str	r0, [r7, #12]
 8010502:	60b9      	str	r1, [r7, #8]
 8010504:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	6a1b      	ldr	r3, [r3, #32]
 801050a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	6a1b      	ldr	r3, [r3, #32]
 8010510:	f023 0210 	bic.w	r2, r3, #16
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	699b      	ldr	r3, [r3, #24]
 801051c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801051e:	693b      	ldr	r3, [r7, #16]
 8010520:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010524:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	031b      	lsls	r3, r3, #12
 801052a:	693a      	ldr	r2, [r7, #16]
 801052c:	4313      	orrs	r3, r2
 801052e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010530:	697b      	ldr	r3, [r7, #20]
 8010532:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010536:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010538:	68bb      	ldr	r3, [r7, #8]
 801053a:	011b      	lsls	r3, r3, #4
 801053c:	697a      	ldr	r2, [r7, #20]
 801053e:	4313      	orrs	r3, r2
 8010540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	693a      	ldr	r2, [r7, #16]
 8010546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010548:	68fb      	ldr	r3, [r7, #12]
 801054a:	697a      	ldr	r2, [r7, #20]
 801054c:	621a      	str	r2, [r3, #32]
}
 801054e:	bf00      	nop
 8010550:	371c      	adds	r7, #28
 8010552:	46bd      	mov	sp, r7
 8010554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010558:	4770      	bx	lr

0801055a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801055a:	b480      	push	{r7}
 801055c:	b085      	sub	sp, #20
 801055e:	af00      	add	r7, sp, #0
 8010560:	6078      	str	r0, [r7, #4]
 8010562:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010564:	687b      	ldr	r3, [r7, #4]
 8010566:	689b      	ldr	r3, [r3, #8]
 8010568:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8010570:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010574:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010576:	683a      	ldr	r2, [r7, #0]
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	4313      	orrs	r3, r2
 801057c:	f043 0307 	orr.w	r3, r3, #7
 8010580:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	68fa      	ldr	r2, [r7, #12]
 8010586:	609a      	str	r2, [r3, #8]
}
 8010588:	bf00      	nop
 801058a:	3714      	adds	r7, #20
 801058c:	46bd      	mov	sp, r7
 801058e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010592:	4770      	bx	lr

08010594 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010594:	b480      	push	{r7}
 8010596:	b087      	sub	sp, #28
 8010598:	af00      	add	r7, sp, #0
 801059a:	60f8      	str	r0, [r7, #12]
 801059c:	60b9      	str	r1, [r7, #8]
 801059e:	607a      	str	r2, [r7, #4]
 80105a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	689b      	ldr	r3, [r3, #8]
 80105a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80105ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80105b0:	683b      	ldr	r3, [r7, #0]
 80105b2:	021a      	lsls	r2, r3, #8
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	431a      	orrs	r2, r3
 80105b8:	68bb      	ldr	r3, [r7, #8]
 80105ba:	4313      	orrs	r3, r2
 80105bc:	697a      	ldr	r2, [r7, #20]
 80105be:	4313      	orrs	r3, r2
 80105c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80105c2:	68fb      	ldr	r3, [r7, #12]
 80105c4:	697a      	ldr	r2, [r7, #20]
 80105c6:	609a      	str	r2, [r3, #8]
}
 80105c8:	bf00      	nop
 80105ca:	371c      	adds	r7, #28
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr

080105d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80105d4:	b480      	push	{r7}
 80105d6:	b085      	sub	sp, #20
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80105e4:	2b01      	cmp	r3, #1
 80105e6:	d101      	bne.n	80105ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80105e8:	2302      	movs	r3, #2
 80105ea:	e074      	b.n	80106d6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	2201      	movs	r2, #1
 80105f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2202      	movs	r2, #2
 80105f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	685b      	ldr	r3, [r3, #4]
 8010602:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	689b      	ldr	r3, [r3, #8]
 801060a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	4a34      	ldr	r2, [pc, #208]	@ (80106e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010612:	4293      	cmp	r3, r2
 8010614:	d009      	beq.n	801062a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	4a33      	ldr	r2, [pc, #204]	@ (80106e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d004      	beq.n	801062a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	4a31      	ldr	r2, [pc, #196]	@ (80106ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010626:	4293      	cmp	r3, r2
 8010628:	d108      	bne.n	801063c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 801062a:	68fb      	ldr	r3, [r7, #12]
 801062c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8010630:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010632:	683b      	ldr	r3, [r7, #0]
 8010634:	685b      	ldr	r3, [r3, #4]
 8010636:	68fa      	ldr	r2, [r7, #12]
 8010638:	4313      	orrs	r3, r2
 801063a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8010642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	68fa      	ldr	r2, [r7, #12]
 801064e:	4313      	orrs	r3, r2
 8010650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	68fa      	ldr	r2, [r7, #12]
 8010658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	4a21      	ldr	r2, [pc, #132]	@ (80106e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8010660:	4293      	cmp	r3, r2
 8010662:	d022      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	681b      	ldr	r3, [r3, #0]
 8010668:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801066c:	d01d      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	4a1f      	ldr	r2, [pc, #124]	@ (80106f0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010674:	4293      	cmp	r3, r2
 8010676:	d018      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	4a1d      	ldr	r2, [pc, #116]	@ (80106f4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 801067e:	4293      	cmp	r3, r2
 8010680:	d013      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	4a1c      	ldr	r2, [pc, #112]	@ (80106f8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010688:	4293      	cmp	r3, r2
 801068a:	d00e      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	4a15      	ldr	r2, [pc, #84]	@ (80106e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010692:	4293      	cmp	r3, r2
 8010694:	d009      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	4a18      	ldr	r2, [pc, #96]	@ (80106fc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 801069c:	4293      	cmp	r3, r2
 801069e:	d004      	beq.n	80106aa <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80106a0:	687b      	ldr	r3, [r7, #4]
 80106a2:	681b      	ldr	r3, [r3, #0]
 80106a4:	4a11      	ldr	r2, [pc, #68]	@ (80106ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80106a6:	4293      	cmp	r3, r2
 80106a8:	d10c      	bne.n	80106c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80106aa:	68bb      	ldr	r3, [r7, #8]
 80106ac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80106b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80106b2:	683b      	ldr	r3, [r7, #0]
 80106b4:	689b      	ldr	r3, [r3, #8]
 80106b6:	68ba      	ldr	r2, [r7, #8]
 80106b8:	4313      	orrs	r3, r2
 80106ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	681b      	ldr	r3, [r3, #0]
 80106c0:	68ba      	ldr	r2, [r7, #8]
 80106c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	2201      	movs	r2, #1
 80106c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	2200      	movs	r2, #0
 80106d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80106d4:	2300      	movs	r3, #0
}
 80106d6:	4618      	mov	r0, r3
 80106d8:	3714      	adds	r7, #20
 80106da:	46bd      	mov	sp, r7
 80106dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop
 80106e4:	40012c00 	.word	0x40012c00
 80106e8:	40013400 	.word	0x40013400
 80106ec:	40015000 	.word	0x40015000
 80106f0:	40000400 	.word	0x40000400
 80106f4:	40000800 	.word	0x40000800
 80106f8:	40000c00 	.word	0x40000c00
 80106fc:	40014000 	.word	0x40014000

08010700 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8010700:	b480      	push	{r7}
 8010702:	b085      	sub	sp, #20
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
 8010708:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 801070a:	2300      	movs	r3, #0
 801070c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010714:	2b01      	cmp	r3, #1
 8010716:	d101      	bne.n	801071c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8010718:	2302      	movs	r3, #2
 801071a:	e078      	b.n	801080e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	2201      	movs	r2, #1
 8010720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	68db      	ldr	r3, [r3, #12]
 801072e:	4313      	orrs	r3, r2
 8010730:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8010732:	68fb      	ldr	r3, [r7, #12]
 8010734:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8010738:	683b      	ldr	r3, [r7, #0]
 801073a:	689b      	ldr	r3, [r3, #8]
 801073c:	4313      	orrs	r3, r2
 801073e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	685b      	ldr	r3, [r3, #4]
 801074a:	4313      	orrs	r3, r2
 801074c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8010754:	683b      	ldr	r3, [r7, #0]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	4313      	orrs	r3, r2
 801075a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	691b      	ldr	r3, [r3, #16]
 8010766:	4313      	orrs	r3, r2
 8010768:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8010770:	683b      	ldr	r3, [r7, #0]
 8010772:	695b      	ldr	r3, [r3, #20]
 8010774:	4313      	orrs	r3, r2
 8010776:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8010778:	68fb      	ldr	r3, [r7, #12]
 801077a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 801077e:	683b      	ldr	r3, [r7, #0]
 8010780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010782:	4313      	orrs	r3, r2
 8010784:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8010786:	68fb      	ldr	r3, [r7, #12]
 8010788:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 801078c:	683b      	ldr	r3, [r7, #0]
 801078e:	699b      	ldr	r3, [r3, #24]
 8010790:	041b      	lsls	r3, r3, #16
 8010792:	4313      	orrs	r3, r2
 8010794:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	69db      	ldr	r3, [r3, #28]
 80107a0:	4313      	orrs	r3, r2
 80107a2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	4a1c      	ldr	r2, [pc, #112]	@ (801081c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 80107aa:	4293      	cmp	r3, r2
 80107ac:	d009      	beq.n	80107c2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	4a1b      	ldr	r2, [pc, #108]	@ (8010820 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 80107b4:	4293      	cmp	r3, r2
 80107b6:	d004      	beq.n	80107c2 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	681b      	ldr	r3, [r3, #0]
 80107bc:	4a19      	ldr	r2, [pc, #100]	@ (8010824 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 80107be:	4293      	cmp	r3, r2
 80107c0:	d11c      	bne.n	80107fc <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80107c8:	683b      	ldr	r3, [r7, #0]
 80107ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107cc:	051b      	lsls	r3, r3, #20
 80107ce:	4313      	orrs	r3, r2
 80107d0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80107d2:	68fb      	ldr	r3, [r7, #12]
 80107d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80107d8:	683b      	ldr	r3, [r7, #0]
 80107da:	6a1b      	ldr	r3, [r3, #32]
 80107dc:	4313      	orrs	r3, r2
 80107de:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107ea:	4313      	orrs	r3, r2
 80107ec:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80107f4:	683b      	ldr	r3, [r7, #0]
 80107f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107f8:	4313      	orrs	r3, r2
 80107fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	68fa      	ldr	r2, [r7, #12]
 8010802:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	2200      	movs	r2, #0
 8010808:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801080c:	2300      	movs	r3, #0
}
 801080e:	4618      	mov	r0, r3
 8010810:	3714      	adds	r7, #20
 8010812:	46bd      	mov	sp, r7
 8010814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop
 801081c:	40012c00 	.word	0x40012c00
 8010820:	40013400 	.word	0x40013400
 8010824:	40015000 	.word	0x40015000

08010828 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b082      	sub	sp, #8
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2b00      	cmp	r3, #0
 8010834:	d101      	bne.n	801083a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010836:	2301      	movs	r3, #1
 8010838:	e042      	b.n	80108c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010840:	2b00      	cmp	r3, #0
 8010842:	d106      	bne.n	8010852 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	2200      	movs	r2, #0
 8010848:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801084c:	6878      	ldr	r0, [r7, #4]
 801084e:	f7f9 fe5b 	bl	800a508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	2224      	movs	r2, #36	@ 0x24
 8010856:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	681a      	ldr	r2, [r3, #0]
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	f022 0201 	bic.w	r2, r2, #1
 8010868:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801086e:	2b00      	cmp	r3, #0
 8010870:	d002      	beq.n	8010878 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8010872:	6878      	ldr	r0, [r7, #4]
 8010874:	f000 fc7a 	bl	801116c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010878:	6878      	ldr	r0, [r7, #4]
 801087a:	f000 f97b 	bl	8010b74 <UART_SetConfig>
 801087e:	4603      	mov	r3, r0
 8010880:	2b01      	cmp	r3, #1
 8010882:	d101      	bne.n	8010888 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8010884:	2301      	movs	r3, #1
 8010886:	e01b      	b.n	80108c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	685a      	ldr	r2, [r3, #4]
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8010896:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	689a      	ldr	r2, [r3, #8]
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80108a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	681a      	ldr	r2, [r3, #0]
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	f042 0201 	orr.w	r2, r2, #1
 80108b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80108b8:	6878      	ldr	r0, [r7, #4]
 80108ba:	f000 fcf9 	bl	80112b0 <UART_CheckIdleState>
 80108be:	4603      	mov	r3, r0
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	3708      	adds	r7, #8
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}

080108c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80108c8:	b580      	push	{r7, lr}
 80108ca:	b08a      	sub	sp, #40	@ 0x28
 80108cc:	af02      	add	r7, sp, #8
 80108ce:	60f8      	str	r0, [r7, #12]
 80108d0:	60b9      	str	r1, [r7, #8]
 80108d2:	603b      	str	r3, [r7, #0]
 80108d4:	4613      	mov	r3, r2
 80108d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80108de:	2b20      	cmp	r3, #32
 80108e0:	d17b      	bne.n	80109da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80108e2:	68bb      	ldr	r3, [r7, #8]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d002      	beq.n	80108ee <HAL_UART_Transmit+0x26>
 80108e8:	88fb      	ldrh	r3, [r7, #6]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d101      	bne.n	80108f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80108ee:	2301      	movs	r3, #1
 80108f0:	e074      	b.n	80109dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	2200      	movs	r2, #0
 80108f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	2221      	movs	r2, #33	@ 0x21
 80108fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010902:	f7fa f93b 	bl	800ab7c <HAL_GetTick>
 8010906:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	88fa      	ldrh	r2, [r7, #6]
 801090c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8010910:	68fb      	ldr	r3, [r7, #12]
 8010912:	88fa      	ldrh	r2, [r7, #6]
 8010914:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	689b      	ldr	r3, [r3, #8]
 801091c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010920:	d108      	bne.n	8010934 <HAL_UART_Transmit+0x6c>
 8010922:	68fb      	ldr	r3, [r7, #12]
 8010924:	691b      	ldr	r3, [r3, #16]
 8010926:	2b00      	cmp	r3, #0
 8010928:	d104      	bne.n	8010934 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 801092a:	2300      	movs	r3, #0
 801092c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 801092e:	68bb      	ldr	r3, [r7, #8]
 8010930:	61bb      	str	r3, [r7, #24]
 8010932:	e003      	b.n	801093c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010934:	68bb      	ldr	r3, [r7, #8]
 8010936:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010938:	2300      	movs	r3, #0
 801093a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 801093c:	e030      	b.n	80109a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 801093e:	683b      	ldr	r3, [r7, #0]
 8010940:	9300      	str	r3, [sp, #0]
 8010942:	697b      	ldr	r3, [r7, #20]
 8010944:	2200      	movs	r2, #0
 8010946:	2180      	movs	r1, #128	@ 0x80
 8010948:	68f8      	ldr	r0, [r7, #12]
 801094a:	f000 fd5b 	bl	8011404 <UART_WaitOnFlagUntilTimeout>
 801094e:	4603      	mov	r3, r0
 8010950:	2b00      	cmp	r3, #0
 8010952:	d005      	beq.n	8010960 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	2220      	movs	r2, #32
 8010958:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 801095c:	2303      	movs	r3, #3
 801095e:	e03d      	b.n	80109dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8010960:	69fb      	ldr	r3, [r7, #28]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d10b      	bne.n	801097e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010966:	69bb      	ldr	r3, [r7, #24]
 8010968:	881b      	ldrh	r3, [r3, #0]
 801096a:	461a      	mov	r2, r3
 801096c:	68fb      	ldr	r3, [r7, #12]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010974:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8010976:	69bb      	ldr	r3, [r7, #24]
 8010978:	3302      	adds	r3, #2
 801097a:	61bb      	str	r3, [r7, #24]
 801097c:	e007      	b.n	801098e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 801097e:	69fb      	ldr	r3, [r7, #28]
 8010980:	781a      	ldrb	r2, [r3, #0]
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	681b      	ldr	r3, [r3, #0]
 8010986:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8010988:	69fb      	ldr	r3, [r7, #28]
 801098a:	3301      	adds	r3, #1
 801098c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8010994:	b29b      	uxth	r3, r3
 8010996:	3b01      	subs	r3, #1
 8010998:	b29a      	uxth	r2, r3
 801099a:	68fb      	ldr	r3, [r7, #12]
 801099c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80109a6:	b29b      	uxth	r3, r3
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d1c8      	bne.n	801093e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80109ac:	683b      	ldr	r3, [r7, #0]
 80109ae:	9300      	str	r3, [sp, #0]
 80109b0:	697b      	ldr	r3, [r7, #20]
 80109b2:	2200      	movs	r2, #0
 80109b4:	2140      	movs	r1, #64	@ 0x40
 80109b6:	68f8      	ldr	r0, [r7, #12]
 80109b8:	f000 fd24 	bl	8011404 <UART_WaitOnFlagUntilTimeout>
 80109bc:	4603      	mov	r3, r0
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d005      	beq.n	80109ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80109c2:	68fb      	ldr	r3, [r7, #12]
 80109c4:	2220      	movs	r2, #32
 80109c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80109ca:	2303      	movs	r3, #3
 80109cc:	e006      	b.n	80109dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	2220      	movs	r2, #32
 80109d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80109d6:	2300      	movs	r3, #0
 80109d8:	e000      	b.n	80109dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80109da:	2302      	movs	r3, #2
  }
}
 80109dc:	4618      	mov	r0, r3
 80109de:	3720      	adds	r7, #32
 80109e0:	46bd      	mov	sp, r7
 80109e2:	bd80      	pop	{r7, pc}

080109e4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b08a      	sub	sp, #40	@ 0x28
 80109e8:	af02      	add	r7, sp, #8
 80109ea:	60f8      	str	r0, [r7, #12]
 80109ec:	60b9      	str	r1, [r7, #8]
 80109ee:	603b      	str	r3, [r7, #0]
 80109f0:	4613      	mov	r3, r2
 80109f2:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80109fa:	2b20      	cmp	r3, #32
 80109fc:	f040 80b5 	bne.w	8010b6a <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 8010a00:	68bb      	ldr	r3, [r7, #8]
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d002      	beq.n	8010a0c <HAL_UART_Receive+0x28>
 8010a06:	88fb      	ldrh	r3, [r7, #6]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d101      	bne.n	8010a10 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8010a0c:	2301      	movs	r3, #1
 8010a0e:	e0ad      	b.n	8010b6c <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	2200      	movs	r2, #0
 8010a14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010a18:	68fb      	ldr	r3, [r7, #12]
 8010a1a:	2222      	movs	r2, #34	@ 0x22
 8010a1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010a20:	68fb      	ldr	r3, [r7, #12]
 8010a22:	2200      	movs	r2, #0
 8010a24:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010a26:	f7fa f8a9 	bl	800ab7c <HAL_GetTick>
 8010a2a:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	88fa      	ldrh	r2, [r7, #6]
 8010a30:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	88fa      	ldrh	r2, [r7, #6]
 8010a38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	689b      	ldr	r3, [r3, #8]
 8010a40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010a44:	d10e      	bne.n	8010a64 <HAL_UART_Receive+0x80>
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	691b      	ldr	r3, [r3, #16]
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d105      	bne.n	8010a5a <HAL_UART_Receive+0x76>
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010a54:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010a58:	e02d      	b.n	8010ab6 <HAL_UART_Receive+0xd2>
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	22ff      	movs	r2, #255	@ 0xff
 8010a5e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010a62:	e028      	b.n	8010ab6 <HAL_UART_Receive+0xd2>
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	689b      	ldr	r3, [r3, #8]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d10d      	bne.n	8010a88 <HAL_UART_Receive+0xa4>
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	691b      	ldr	r3, [r3, #16]
 8010a70:	2b00      	cmp	r3, #0
 8010a72:	d104      	bne.n	8010a7e <HAL_UART_Receive+0x9a>
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	22ff      	movs	r2, #255	@ 0xff
 8010a78:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010a7c:	e01b      	b.n	8010ab6 <HAL_UART_Receive+0xd2>
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	227f      	movs	r2, #127	@ 0x7f
 8010a82:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010a86:	e016      	b.n	8010ab6 <HAL_UART_Receive+0xd2>
 8010a88:	68fb      	ldr	r3, [r7, #12]
 8010a8a:	689b      	ldr	r3, [r3, #8]
 8010a8c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010a90:	d10d      	bne.n	8010aae <HAL_UART_Receive+0xca>
 8010a92:	68fb      	ldr	r3, [r7, #12]
 8010a94:	691b      	ldr	r3, [r3, #16]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d104      	bne.n	8010aa4 <HAL_UART_Receive+0xc0>
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	227f      	movs	r2, #127	@ 0x7f
 8010a9e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010aa2:	e008      	b.n	8010ab6 <HAL_UART_Receive+0xd2>
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	223f      	movs	r2, #63	@ 0x3f
 8010aa8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010aac:	e003      	b.n	8010ab6 <HAL_UART_Receive+0xd2>
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010abc:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	689b      	ldr	r3, [r3, #8]
 8010ac2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010ac6:	d108      	bne.n	8010ada <HAL_UART_Receive+0xf6>
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	691b      	ldr	r3, [r3, #16]
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d104      	bne.n	8010ada <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8010ad0:	2300      	movs	r3, #0
 8010ad2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8010ad4:	68bb      	ldr	r3, [r7, #8]
 8010ad6:	61bb      	str	r3, [r7, #24]
 8010ad8:	e003      	b.n	8010ae2 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8010ada:	68bb      	ldr	r3, [r7, #8]
 8010adc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010ade:	2300      	movs	r3, #0
 8010ae0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8010ae2:	e036      	b.n	8010b52 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8010ae4:	683b      	ldr	r3, [r7, #0]
 8010ae6:	9300      	str	r3, [sp, #0]
 8010ae8:	697b      	ldr	r3, [r7, #20]
 8010aea:	2200      	movs	r2, #0
 8010aec:	2120      	movs	r1, #32
 8010aee:	68f8      	ldr	r0, [r7, #12]
 8010af0:	f000 fc88 	bl	8011404 <UART_WaitOnFlagUntilTimeout>
 8010af4:	4603      	mov	r3, r0
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d005      	beq.n	8010b06 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	2220      	movs	r2, #32
 8010afe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8010b02:	2303      	movs	r3, #3
 8010b04:	e032      	b.n	8010b6c <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8010b06:	69fb      	ldr	r3, [r7, #28]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d10c      	bne.n	8010b26 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b12:	b29a      	uxth	r2, r3
 8010b14:	8a7b      	ldrh	r3, [r7, #18]
 8010b16:	4013      	ands	r3, r2
 8010b18:	b29a      	uxth	r2, r3
 8010b1a:	69bb      	ldr	r3, [r7, #24]
 8010b1c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8010b1e:	69bb      	ldr	r3, [r7, #24]
 8010b20:	3302      	adds	r3, #2
 8010b22:	61bb      	str	r3, [r7, #24]
 8010b24:	e00c      	b.n	8010b40 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b2c:	b2da      	uxtb	r2, r3
 8010b2e:	8a7b      	ldrh	r3, [r7, #18]
 8010b30:	b2db      	uxtb	r3, r3
 8010b32:	4013      	ands	r3, r2
 8010b34:	b2da      	uxtb	r2, r3
 8010b36:	69fb      	ldr	r3, [r7, #28]
 8010b38:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8010b3a:	69fb      	ldr	r3, [r7, #28]
 8010b3c:	3301      	adds	r3, #1
 8010b3e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010b46:	b29b      	uxth	r3, r3
 8010b48:	3b01      	subs	r3, #1
 8010b4a:	b29a      	uxth	r2, r3
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010b58:	b29b      	uxth	r3, r3
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d1c2      	bne.n	8010ae4 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	2220      	movs	r2, #32
 8010b62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8010b66:	2300      	movs	r3, #0
 8010b68:	e000      	b.n	8010b6c <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8010b6a:	2302      	movs	r3, #2
  }
}
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	3720      	adds	r7, #32
 8010b70:	46bd      	mov	sp, r7
 8010b72:	bd80      	pop	{r7, pc}

08010b74 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010b74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010b78:	b08c      	sub	sp, #48	@ 0x30
 8010b7a:	af00      	add	r7, sp, #0
 8010b7c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010b7e:	2300      	movs	r3, #0
 8010b80:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010b84:	697b      	ldr	r3, [r7, #20]
 8010b86:	689a      	ldr	r2, [r3, #8]
 8010b88:	697b      	ldr	r3, [r7, #20]
 8010b8a:	691b      	ldr	r3, [r3, #16]
 8010b8c:	431a      	orrs	r2, r3
 8010b8e:	697b      	ldr	r3, [r7, #20]
 8010b90:	695b      	ldr	r3, [r3, #20]
 8010b92:	431a      	orrs	r2, r3
 8010b94:	697b      	ldr	r3, [r7, #20]
 8010b96:	69db      	ldr	r3, [r3, #28]
 8010b98:	4313      	orrs	r3, r2
 8010b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010b9c:	697b      	ldr	r3, [r7, #20]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	681a      	ldr	r2, [r3, #0]
 8010ba2:	4baa      	ldr	r3, [pc, #680]	@ (8010e4c <UART_SetConfig+0x2d8>)
 8010ba4:	4013      	ands	r3, r2
 8010ba6:	697a      	ldr	r2, [r7, #20]
 8010ba8:	6812      	ldr	r2, [r2, #0]
 8010baa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010bac:	430b      	orrs	r3, r1
 8010bae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010bb0:	697b      	ldr	r3, [r7, #20]
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	685b      	ldr	r3, [r3, #4]
 8010bb6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8010bba:	697b      	ldr	r3, [r7, #20]
 8010bbc:	68da      	ldr	r2, [r3, #12]
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	681b      	ldr	r3, [r3, #0]
 8010bc2:	430a      	orrs	r2, r1
 8010bc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010bc6:	697b      	ldr	r3, [r7, #20]
 8010bc8:	699b      	ldr	r3, [r3, #24]
 8010bca:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	4a9f      	ldr	r2, [pc, #636]	@ (8010e50 <UART_SetConfig+0x2dc>)
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	d004      	beq.n	8010be0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010bd6:	697b      	ldr	r3, [r7, #20]
 8010bd8:	6a1b      	ldr	r3, [r3, #32]
 8010bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010bdc:	4313      	orrs	r3, r2
 8010bde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010be0:	697b      	ldr	r3, [r7, #20]
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	689b      	ldr	r3, [r3, #8]
 8010be6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8010bea:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8010bee:	697a      	ldr	r2, [r7, #20]
 8010bf0:	6812      	ldr	r2, [r2, #0]
 8010bf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010bf4:	430b      	orrs	r3, r1
 8010bf6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010bf8:	697b      	ldr	r3, [r7, #20]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bfe:	f023 010f 	bic.w	r1, r3, #15
 8010c02:	697b      	ldr	r3, [r7, #20]
 8010c04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010c06:	697b      	ldr	r3, [r7, #20]
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	430a      	orrs	r2, r1
 8010c0c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010c0e:	697b      	ldr	r3, [r7, #20]
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	4a90      	ldr	r2, [pc, #576]	@ (8010e54 <UART_SetConfig+0x2e0>)
 8010c14:	4293      	cmp	r3, r2
 8010c16:	d125      	bne.n	8010c64 <UART_SetConfig+0xf0>
 8010c18:	4b8f      	ldr	r3, [pc, #572]	@ (8010e58 <UART_SetConfig+0x2e4>)
 8010c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c1e:	f003 0303 	and.w	r3, r3, #3
 8010c22:	2b03      	cmp	r3, #3
 8010c24:	d81a      	bhi.n	8010c5c <UART_SetConfig+0xe8>
 8010c26:	a201      	add	r2, pc, #4	@ (adr r2, 8010c2c <UART_SetConfig+0xb8>)
 8010c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c2c:	08010c3d 	.word	0x08010c3d
 8010c30:	08010c4d 	.word	0x08010c4d
 8010c34:	08010c45 	.word	0x08010c45
 8010c38:	08010c55 	.word	0x08010c55
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c42:	e116      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010c44:	2302      	movs	r3, #2
 8010c46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c4a:	e112      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010c4c:	2304      	movs	r3, #4
 8010c4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c52:	e10e      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010c54:	2308      	movs	r3, #8
 8010c56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c5a:	e10a      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010c5c:	2310      	movs	r3, #16
 8010c5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010c62:	e106      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	4a7c      	ldr	r2, [pc, #496]	@ (8010e5c <UART_SetConfig+0x2e8>)
 8010c6a:	4293      	cmp	r3, r2
 8010c6c:	d138      	bne.n	8010ce0 <UART_SetConfig+0x16c>
 8010c6e:	4b7a      	ldr	r3, [pc, #488]	@ (8010e58 <UART_SetConfig+0x2e4>)
 8010c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010c74:	f003 030c 	and.w	r3, r3, #12
 8010c78:	2b0c      	cmp	r3, #12
 8010c7a:	d82d      	bhi.n	8010cd8 <UART_SetConfig+0x164>
 8010c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8010c84 <UART_SetConfig+0x110>)
 8010c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c82:	bf00      	nop
 8010c84:	08010cb9 	.word	0x08010cb9
 8010c88:	08010cd9 	.word	0x08010cd9
 8010c8c:	08010cd9 	.word	0x08010cd9
 8010c90:	08010cd9 	.word	0x08010cd9
 8010c94:	08010cc9 	.word	0x08010cc9
 8010c98:	08010cd9 	.word	0x08010cd9
 8010c9c:	08010cd9 	.word	0x08010cd9
 8010ca0:	08010cd9 	.word	0x08010cd9
 8010ca4:	08010cc1 	.word	0x08010cc1
 8010ca8:	08010cd9 	.word	0x08010cd9
 8010cac:	08010cd9 	.word	0x08010cd9
 8010cb0:	08010cd9 	.word	0x08010cd9
 8010cb4:	08010cd1 	.word	0x08010cd1
 8010cb8:	2300      	movs	r3, #0
 8010cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010cbe:	e0d8      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010cc0:	2302      	movs	r3, #2
 8010cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010cc6:	e0d4      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010cc8:	2304      	movs	r3, #4
 8010cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010cce:	e0d0      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010cd0:	2308      	movs	r3, #8
 8010cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010cd6:	e0cc      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010cd8:	2310      	movs	r3, #16
 8010cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010cde:	e0c8      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010ce0:	697b      	ldr	r3, [r7, #20]
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	4a5e      	ldr	r2, [pc, #376]	@ (8010e60 <UART_SetConfig+0x2ec>)
 8010ce6:	4293      	cmp	r3, r2
 8010ce8:	d125      	bne.n	8010d36 <UART_SetConfig+0x1c2>
 8010cea:	4b5b      	ldr	r3, [pc, #364]	@ (8010e58 <UART_SetConfig+0x2e4>)
 8010cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010cf0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010cf4:	2b30      	cmp	r3, #48	@ 0x30
 8010cf6:	d016      	beq.n	8010d26 <UART_SetConfig+0x1b2>
 8010cf8:	2b30      	cmp	r3, #48	@ 0x30
 8010cfa:	d818      	bhi.n	8010d2e <UART_SetConfig+0x1ba>
 8010cfc:	2b20      	cmp	r3, #32
 8010cfe:	d00a      	beq.n	8010d16 <UART_SetConfig+0x1a2>
 8010d00:	2b20      	cmp	r3, #32
 8010d02:	d814      	bhi.n	8010d2e <UART_SetConfig+0x1ba>
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d002      	beq.n	8010d0e <UART_SetConfig+0x19a>
 8010d08:	2b10      	cmp	r3, #16
 8010d0a:	d008      	beq.n	8010d1e <UART_SetConfig+0x1aa>
 8010d0c:	e00f      	b.n	8010d2e <UART_SetConfig+0x1ba>
 8010d0e:	2300      	movs	r3, #0
 8010d10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d14:	e0ad      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d16:	2302      	movs	r3, #2
 8010d18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d1c:	e0a9      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d1e:	2304      	movs	r3, #4
 8010d20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d24:	e0a5      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d26:	2308      	movs	r3, #8
 8010d28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d2c:	e0a1      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d2e:	2310      	movs	r3, #16
 8010d30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d34:	e09d      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d36:	697b      	ldr	r3, [r7, #20]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	4a4a      	ldr	r2, [pc, #296]	@ (8010e64 <UART_SetConfig+0x2f0>)
 8010d3c:	4293      	cmp	r3, r2
 8010d3e:	d125      	bne.n	8010d8c <UART_SetConfig+0x218>
 8010d40:	4b45      	ldr	r3, [pc, #276]	@ (8010e58 <UART_SetConfig+0x2e4>)
 8010d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d46:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8010d4a:	2bc0      	cmp	r3, #192	@ 0xc0
 8010d4c:	d016      	beq.n	8010d7c <UART_SetConfig+0x208>
 8010d4e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010d50:	d818      	bhi.n	8010d84 <UART_SetConfig+0x210>
 8010d52:	2b80      	cmp	r3, #128	@ 0x80
 8010d54:	d00a      	beq.n	8010d6c <UART_SetConfig+0x1f8>
 8010d56:	2b80      	cmp	r3, #128	@ 0x80
 8010d58:	d814      	bhi.n	8010d84 <UART_SetConfig+0x210>
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d002      	beq.n	8010d64 <UART_SetConfig+0x1f0>
 8010d5e:	2b40      	cmp	r3, #64	@ 0x40
 8010d60:	d008      	beq.n	8010d74 <UART_SetConfig+0x200>
 8010d62:	e00f      	b.n	8010d84 <UART_SetConfig+0x210>
 8010d64:	2300      	movs	r3, #0
 8010d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d6a:	e082      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d6c:	2302      	movs	r3, #2
 8010d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d72:	e07e      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d74:	2304      	movs	r3, #4
 8010d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d7a:	e07a      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d7c:	2308      	movs	r3, #8
 8010d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d82:	e076      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d84:	2310      	movs	r3, #16
 8010d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010d8a:	e072      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	4a35      	ldr	r2, [pc, #212]	@ (8010e68 <UART_SetConfig+0x2f4>)
 8010d92:	4293      	cmp	r3, r2
 8010d94:	d12a      	bne.n	8010dec <UART_SetConfig+0x278>
 8010d96:	4b30      	ldr	r3, [pc, #192]	@ (8010e58 <UART_SetConfig+0x2e4>)
 8010d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010d9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010da0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010da4:	d01a      	beq.n	8010ddc <UART_SetConfig+0x268>
 8010da6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010daa:	d81b      	bhi.n	8010de4 <UART_SetConfig+0x270>
 8010dac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010db0:	d00c      	beq.n	8010dcc <UART_SetConfig+0x258>
 8010db2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010db6:	d815      	bhi.n	8010de4 <UART_SetConfig+0x270>
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d003      	beq.n	8010dc4 <UART_SetConfig+0x250>
 8010dbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010dc0:	d008      	beq.n	8010dd4 <UART_SetConfig+0x260>
 8010dc2:	e00f      	b.n	8010de4 <UART_SetConfig+0x270>
 8010dc4:	2300      	movs	r3, #0
 8010dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010dca:	e052      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010dcc:	2302      	movs	r3, #2
 8010dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010dd2:	e04e      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010dd4:	2304      	movs	r3, #4
 8010dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010dda:	e04a      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010ddc:	2308      	movs	r3, #8
 8010dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010de2:	e046      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010de4:	2310      	movs	r3, #16
 8010de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010dea:	e042      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010dec:	697b      	ldr	r3, [r7, #20]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	4a17      	ldr	r2, [pc, #92]	@ (8010e50 <UART_SetConfig+0x2dc>)
 8010df2:	4293      	cmp	r3, r2
 8010df4:	d13a      	bne.n	8010e6c <UART_SetConfig+0x2f8>
 8010df6:	4b18      	ldr	r3, [pc, #96]	@ (8010e58 <UART_SetConfig+0x2e4>)
 8010df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010dfc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8010e00:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010e04:	d01a      	beq.n	8010e3c <UART_SetConfig+0x2c8>
 8010e06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010e0a:	d81b      	bhi.n	8010e44 <UART_SetConfig+0x2d0>
 8010e0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010e10:	d00c      	beq.n	8010e2c <UART_SetConfig+0x2b8>
 8010e12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010e16:	d815      	bhi.n	8010e44 <UART_SetConfig+0x2d0>
 8010e18:	2b00      	cmp	r3, #0
 8010e1a:	d003      	beq.n	8010e24 <UART_SetConfig+0x2b0>
 8010e1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8010e20:	d008      	beq.n	8010e34 <UART_SetConfig+0x2c0>
 8010e22:	e00f      	b.n	8010e44 <UART_SetConfig+0x2d0>
 8010e24:	2300      	movs	r3, #0
 8010e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010e2a:	e022      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010e2c:	2302      	movs	r3, #2
 8010e2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010e32:	e01e      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010e34:	2304      	movs	r3, #4
 8010e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010e3a:	e01a      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010e3c:	2308      	movs	r3, #8
 8010e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010e42:	e016      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010e44:	2310      	movs	r3, #16
 8010e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8010e4a:	e012      	b.n	8010e72 <UART_SetConfig+0x2fe>
 8010e4c:	cfff69f3 	.word	0xcfff69f3
 8010e50:	40008000 	.word	0x40008000
 8010e54:	40013800 	.word	0x40013800
 8010e58:	40021000 	.word	0x40021000
 8010e5c:	40004400 	.word	0x40004400
 8010e60:	40004800 	.word	0x40004800
 8010e64:	40004c00 	.word	0x40004c00
 8010e68:	40005000 	.word	0x40005000
 8010e6c:	2310      	movs	r3, #16
 8010e6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010e72:	697b      	ldr	r3, [r7, #20]
 8010e74:	681b      	ldr	r3, [r3, #0]
 8010e76:	4aae      	ldr	r2, [pc, #696]	@ (8011130 <UART_SetConfig+0x5bc>)
 8010e78:	4293      	cmp	r3, r2
 8010e7a:	f040 8097 	bne.w	8010fac <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010e7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010e82:	2b08      	cmp	r3, #8
 8010e84:	d823      	bhi.n	8010ece <UART_SetConfig+0x35a>
 8010e86:	a201      	add	r2, pc, #4	@ (adr r2, 8010e8c <UART_SetConfig+0x318>)
 8010e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e8c:	08010eb1 	.word	0x08010eb1
 8010e90:	08010ecf 	.word	0x08010ecf
 8010e94:	08010eb9 	.word	0x08010eb9
 8010e98:	08010ecf 	.word	0x08010ecf
 8010e9c:	08010ebf 	.word	0x08010ebf
 8010ea0:	08010ecf 	.word	0x08010ecf
 8010ea4:	08010ecf 	.word	0x08010ecf
 8010ea8:	08010ecf 	.word	0x08010ecf
 8010eac:	08010ec7 	.word	0x08010ec7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010eb0:	f7fd f92c 	bl	800e10c <HAL_RCC_GetPCLK1Freq>
 8010eb4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010eb6:	e010      	b.n	8010eda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010eb8:	4b9e      	ldr	r3, [pc, #632]	@ (8011134 <UART_SetConfig+0x5c0>)
 8010eba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010ebc:	e00d      	b.n	8010eda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010ebe:	f7fd f8b7 	bl	800e030 <HAL_RCC_GetSysClockFreq>
 8010ec2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010ec4:	e009      	b.n	8010eda <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010ec6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010eca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010ecc:	e005      	b.n	8010eda <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8010ece:	2300      	movs	r3, #0
 8010ed0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8010ed8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	f000 8130 	beq.w	8011142 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010ee2:	697b      	ldr	r3, [r7, #20]
 8010ee4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ee6:	4a94      	ldr	r2, [pc, #592]	@ (8011138 <UART_SetConfig+0x5c4>)
 8010ee8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010eec:	461a      	mov	r2, r3
 8010eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ef0:	fbb3 f3f2 	udiv	r3, r3, r2
 8010ef4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ef6:	697b      	ldr	r3, [r7, #20]
 8010ef8:	685a      	ldr	r2, [r3, #4]
 8010efa:	4613      	mov	r3, r2
 8010efc:	005b      	lsls	r3, r3, #1
 8010efe:	4413      	add	r3, r2
 8010f00:	69ba      	ldr	r2, [r7, #24]
 8010f02:	429a      	cmp	r2, r3
 8010f04:	d305      	bcc.n	8010f12 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010f06:	697b      	ldr	r3, [r7, #20]
 8010f08:	685b      	ldr	r3, [r3, #4]
 8010f0a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010f0c:	69ba      	ldr	r2, [r7, #24]
 8010f0e:	429a      	cmp	r2, r3
 8010f10:	d903      	bls.n	8010f1a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8010f12:	2301      	movs	r3, #1
 8010f14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010f18:	e113      	b.n	8011142 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	60bb      	str	r3, [r7, #8]
 8010f20:	60fa      	str	r2, [r7, #12]
 8010f22:	697b      	ldr	r3, [r7, #20]
 8010f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010f26:	4a84      	ldr	r2, [pc, #528]	@ (8011138 <UART_SetConfig+0x5c4>)
 8010f28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010f2c:	b29b      	uxth	r3, r3
 8010f2e:	2200      	movs	r2, #0
 8010f30:	603b      	str	r3, [r7, #0]
 8010f32:	607a      	str	r2, [r7, #4]
 8010f34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010f38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010f3c:	f7ef feac 	bl	8000c98 <__aeabi_uldivmod>
 8010f40:	4602      	mov	r2, r0
 8010f42:	460b      	mov	r3, r1
 8010f44:	4610      	mov	r0, r2
 8010f46:	4619      	mov	r1, r3
 8010f48:	f04f 0200 	mov.w	r2, #0
 8010f4c:	f04f 0300 	mov.w	r3, #0
 8010f50:	020b      	lsls	r3, r1, #8
 8010f52:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010f56:	0202      	lsls	r2, r0, #8
 8010f58:	6979      	ldr	r1, [r7, #20]
 8010f5a:	6849      	ldr	r1, [r1, #4]
 8010f5c:	0849      	lsrs	r1, r1, #1
 8010f5e:	2000      	movs	r0, #0
 8010f60:	460c      	mov	r4, r1
 8010f62:	4605      	mov	r5, r0
 8010f64:	eb12 0804 	adds.w	r8, r2, r4
 8010f68:	eb43 0905 	adc.w	r9, r3, r5
 8010f6c:	697b      	ldr	r3, [r7, #20]
 8010f6e:	685b      	ldr	r3, [r3, #4]
 8010f70:	2200      	movs	r2, #0
 8010f72:	469a      	mov	sl, r3
 8010f74:	4693      	mov	fp, r2
 8010f76:	4652      	mov	r2, sl
 8010f78:	465b      	mov	r3, fp
 8010f7a:	4640      	mov	r0, r8
 8010f7c:	4649      	mov	r1, r9
 8010f7e:	f7ef fe8b 	bl	8000c98 <__aeabi_uldivmod>
 8010f82:	4602      	mov	r2, r0
 8010f84:	460b      	mov	r3, r1
 8010f86:	4613      	mov	r3, r2
 8010f88:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010f8a:	6a3b      	ldr	r3, [r7, #32]
 8010f8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010f90:	d308      	bcc.n	8010fa4 <UART_SetConfig+0x430>
 8010f92:	6a3b      	ldr	r3, [r7, #32]
 8010f94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010f98:	d204      	bcs.n	8010fa4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8010f9a:	697b      	ldr	r3, [r7, #20]
 8010f9c:	681b      	ldr	r3, [r3, #0]
 8010f9e:	6a3a      	ldr	r2, [r7, #32]
 8010fa0:	60da      	str	r2, [r3, #12]
 8010fa2:	e0ce      	b.n	8011142 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8010fa4:	2301      	movs	r3, #1
 8010fa6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8010faa:	e0ca      	b.n	8011142 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010fac:	697b      	ldr	r3, [r7, #20]
 8010fae:	69db      	ldr	r3, [r3, #28]
 8010fb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010fb4:	d166      	bne.n	8011084 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8010fb6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8010fba:	2b08      	cmp	r3, #8
 8010fbc:	d827      	bhi.n	801100e <UART_SetConfig+0x49a>
 8010fbe:	a201      	add	r2, pc, #4	@ (adr r2, 8010fc4 <UART_SetConfig+0x450>)
 8010fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fc4:	08010fe9 	.word	0x08010fe9
 8010fc8:	08010ff1 	.word	0x08010ff1
 8010fcc:	08010ff9 	.word	0x08010ff9
 8010fd0:	0801100f 	.word	0x0801100f
 8010fd4:	08010fff 	.word	0x08010fff
 8010fd8:	0801100f 	.word	0x0801100f
 8010fdc:	0801100f 	.word	0x0801100f
 8010fe0:	0801100f 	.word	0x0801100f
 8010fe4:	08011007 	.word	0x08011007
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010fe8:	f7fd f890 	bl	800e10c <HAL_RCC_GetPCLK1Freq>
 8010fec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010fee:	e014      	b.n	801101a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010ff0:	f7fd f8a2 	bl	800e138 <HAL_RCC_GetPCLK2Freq>
 8010ff4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8010ff6:	e010      	b.n	801101a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010ff8:	4b4e      	ldr	r3, [pc, #312]	@ (8011134 <UART_SetConfig+0x5c0>)
 8010ffa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8010ffc:	e00d      	b.n	801101a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010ffe:	f7fd f817 	bl	800e030 <HAL_RCC_GetSysClockFreq>
 8011002:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8011004:	e009      	b.n	801101a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011006:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801100a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 801100c:	e005      	b.n	801101a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 801100e:	2300      	movs	r3, #0
 8011010:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8011012:	2301      	movs	r3, #1
 8011014:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8011018:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801101a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801101c:	2b00      	cmp	r3, #0
 801101e:	f000 8090 	beq.w	8011142 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011022:	697b      	ldr	r3, [r7, #20]
 8011024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011026:	4a44      	ldr	r2, [pc, #272]	@ (8011138 <UART_SetConfig+0x5c4>)
 8011028:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801102c:	461a      	mov	r2, r3
 801102e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011030:	fbb3 f3f2 	udiv	r3, r3, r2
 8011034:	005a      	lsls	r2, r3, #1
 8011036:	697b      	ldr	r3, [r7, #20]
 8011038:	685b      	ldr	r3, [r3, #4]
 801103a:	085b      	lsrs	r3, r3, #1
 801103c:	441a      	add	r2, r3
 801103e:	697b      	ldr	r3, [r7, #20]
 8011040:	685b      	ldr	r3, [r3, #4]
 8011042:	fbb2 f3f3 	udiv	r3, r2, r3
 8011046:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011048:	6a3b      	ldr	r3, [r7, #32]
 801104a:	2b0f      	cmp	r3, #15
 801104c:	d916      	bls.n	801107c <UART_SetConfig+0x508>
 801104e:	6a3b      	ldr	r3, [r7, #32]
 8011050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011054:	d212      	bcs.n	801107c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011056:	6a3b      	ldr	r3, [r7, #32]
 8011058:	b29b      	uxth	r3, r3
 801105a:	f023 030f 	bic.w	r3, r3, #15
 801105e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011060:	6a3b      	ldr	r3, [r7, #32]
 8011062:	085b      	lsrs	r3, r3, #1
 8011064:	b29b      	uxth	r3, r3
 8011066:	f003 0307 	and.w	r3, r3, #7
 801106a:	b29a      	uxth	r2, r3
 801106c:	8bfb      	ldrh	r3, [r7, #30]
 801106e:	4313      	orrs	r3, r2
 8011070:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8011072:	697b      	ldr	r3, [r7, #20]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	8bfa      	ldrh	r2, [r7, #30]
 8011078:	60da      	str	r2, [r3, #12]
 801107a:	e062      	b.n	8011142 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 801107c:	2301      	movs	r3, #1
 801107e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8011082:	e05e      	b.n	8011142 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011084:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8011088:	2b08      	cmp	r3, #8
 801108a:	d828      	bhi.n	80110de <UART_SetConfig+0x56a>
 801108c:	a201      	add	r2, pc, #4	@ (adr r2, 8011094 <UART_SetConfig+0x520>)
 801108e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011092:	bf00      	nop
 8011094:	080110b9 	.word	0x080110b9
 8011098:	080110c1 	.word	0x080110c1
 801109c:	080110c9 	.word	0x080110c9
 80110a0:	080110df 	.word	0x080110df
 80110a4:	080110cf 	.word	0x080110cf
 80110a8:	080110df 	.word	0x080110df
 80110ac:	080110df 	.word	0x080110df
 80110b0:	080110df 	.word	0x080110df
 80110b4:	080110d7 	.word	0x080110d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80110b8:	f7fd f828 	bl	800e10c <HAL_RCC_GetPCLK1Freq>
 80110bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80110be:	e014      	b.n	80110ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80110c0:	f7fd f83a 	bl	800e138 <HAL_RCC_GetPCLK2Freq>
 80110c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80110c6:	e010      	b.n	80110ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80110c8:	4b1a      	ldr	r3, [pc, #104]	@ (8011134 <UART_SetConfig+0x5c0>)
 80110ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80110cc:	e00d      	b.n	80110ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80110ce:	f7fc ffaf 	bl	800e030 <HAL_RCC_GetSysClockFreq>
 80110d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80110d4:	e009      	b.n	80110ea <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80110d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80110da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80110dc:	e005      	b.n	80110ea <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80110de:	2300      	movs	r3, #0
 80110e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80110e2:	2301      	movs	r3, #1
 80110e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80110e8:	bf00      	nop
    }

    if (pclk != 0U)
 80110ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d028      	beq.n	8011142 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80110f4:	4a10      	ldr	r2, [pc, #64]	@ (8011138 <UART_SetConfig+0x5c4>)
 80110f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80110fa:	461a      	mov	r2, r3
 80110fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110fe:	fbb3 f2f2 	udiv	r2, r3, r2
 8011102:	697b      	ldr	r3, [r7, #20]
 8011104:	685b      	ldr	r3, [r3, #4]
 8011106:	085b      	lsrs	r3, r3, #1
 8011108:	441a      	add	r2, r3
 801110a:	697b      	ldr	r3, [r7, #20]
 801110c:	685b      	ldr	r3, [r3, #4]
 801110e:	fbb2 f3f3 	udiv	r3, r2, r3
 8011112:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011114:	6a3b      	ldr	r3, [r7, #32]
 8011116:	2b0f      	cmp	r3, #15
 8011118:	d910      	bls.n	801113c <UART_SetConfig+0x5c8>
 801111a:	6a3b      	ldr	r3, [r7, #32]
 801111c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011120:	d20c      	bcs.n	801113c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011122:	6a3b      	ldr	r3, [r7, #32]
 8011124:	b29a      	uxth	r2, r3
 8011126:	697b      	ldr	r3, [r7, #20]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	60da      	str	r2, [r3, #12]
 801112c:	e009      	b.n	8011142 <UART_SetConfig+0x5ce>
 801112e:	bf00      	nop
 8011130:	40008000 	.word	0x40008000
 8011134:	00f42400 	.word	0x00f42400
 8011138:	08017370 	.word	0x08017370
      }
      else
      {
        ret = HAL_ERROR;
 801113c:	2301      	movs	r3, #1
 801113e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8011142:	697b      	ldr	r3, [r7, #20]
 8011144:	2201      	movs	r2, #1
 8011146:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 801114a:	697b      	ldr	r3, [r7, #20]
 801114c:	2201      	movs	r2, #1
 801114e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8011152:	697b      	ldr	r3, [r7, #20]
 8011154:	2200      	movs	r2, #0
 8011156:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8011158:	697b      	ldr	r3, [r7, #20]
 801115a:	2200      	movs	r2, #0
 801115c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801115e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8011162:	4618      	mov	r0, r3
 8011164:	3730      	adds	r7, #48	@ 0x30
 8011166:	46bd      	mov	sp, r7
 8011168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801116c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801116c:	b480      	push	{r7}
 801116e:	b083      	sub	sp, #12
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011178:	f003 0308 	and.w	r3, r3, #8
 801117c:	2b00      	cmp	r3, #0
 801117e:	d00a      	beq.n	8011196 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	685b      	ldr	r3, [r3, #4]
 8011186:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801118e:	687b      	ldr	r3, [r7, #4]
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	430a      	orrs	r2, r1
 8011194:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801119a:	f003 0301 	and.w	r3, r3, #1
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d00a      	beq.n	80111b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80111a2:	687b      	ldr	r3, [r7, #4]
 80111a4:	681b      	ldr	r3, [r3, #0]
 80111a6:	685b      	ldr	r3, [r3, #4]
 80111a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	430a      	orrs	r2, r1
 80111b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111bc:	f003 0302 	and.w	r3, r3, #2
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d00a      	beq.n	80111da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	681b      	ldr	r3, [r3, #0]
 80111c8:	685b      	ldr	r3, [r3, #4]
 80111ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80111ce:	687b      	ldr	r3, [r7, #4]
 80111d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80111d2:	687b      	ldr	r3, [r7, #4]
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	430a      	orrs	r2, r1
 80111d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80111de:	f003 0304 	and.w	r3, r3, #4
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d00a      	beq.n	80111fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	685b      	ldr	r3, [r3, #4]
 80111ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	681b      	ldr	r3, [r3, #0]
 80111f8:	430a      	orrs	r2, r1
 80111fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011200:	f003 0310 	and.w	r3, r3, #16
 8011204:	2b00      	cmp	r3, #0
 8011206:	d00a      	beq.n	801121e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	681b      	ldr	r3, [r3, #0]
 801120c:	689b      	ldr	r3, [r3, #8]
 801120e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	681b      	ldr	r3, [r3, #0]
 801121a:	430a      	orrs	r2, r1
 801121c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801121e:	687b      	ldr	r3, [r7, #4]
 8011220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011222:	f003 0320 	and.w	r3, r3, #32
 8011226:	2b00      	cmp	r3, #0
 8011228:	d00a      	beq.n	8011240 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	689b      	ldr	r3, [r3, #8]
 8011230:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	430a      	orrs	r2, r1
 801123e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011248:	2b00      	cmp	r3, #0
 801124a:	d01a      	beq.n	8011282 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	685b      	ldr	r3, [r3, #4]
 8011252:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8011256:	687b      	ldr	r3, [r7, #4]
 8011258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801125a:	687b      	ldr	r3, [r7, #4]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	430a      	orrs	r2, r1
 8011260:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011266:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801126a:	d10a      	bne.n	8011282 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	685b      	ldr	r3, [r3, #4]
 8011272:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8011276:	687b      	ldr	r3, [r7, #4]
 8011278:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	430a      	orrs	r2, r1
 8011280:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011282:	687b      	ldr	r3, [r7, #4]
 8011284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011286:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801128a:	2b00      	cmp	r3, #0
 801128c:	d00a      	beq.n	80112a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	681b      	ldr	r3, [r3, #0]
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	430a      	orrs	r2, r1
 80112a2:	605a      	str	r2, [r3, #4]
  }
}
 80112a4:	bf00      	nop
 80112a6:	370c      	adds	r7, #12
 80112a8:	46bd      	mov	sp, r7
 80112aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112ae:	4770      	bx	lr

080112b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80112b0:	b580      	push	{r7, lr}
 80112b2:	b098      	sub	sp, #96	@ 0x60
 80112b4:	af02      	add	r7, sp, #8
 80112b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80112b8:	687b      	ldr	r3, [r7, #4]
 80112ba:	2200      	movs	r2, #0
 80112bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80112c0:	f7f9 fc5c 	bl	800ab7c <HAL_GetTick>
 80112c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	f003 0308 	and.w	r3, r3, #8
 80112d0:	2b08      	cmp	r3, #8
 80112d2:	d12f      	bne.n	8011334 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80112d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80112d8:	9300      	str	r3, [sp, #0]
 80112da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80112dc:	2200      	movs	r2, #0
 80112de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80112e2:	6878      	ldr	r0, [r7, #4]
 80112e4:	f000 f88e 	bl	8011404 <UART_WaitOnFlagUntilTimeout>
 80112e8:	4603      	mov	r3, r0
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d022      	beq.n	8011334 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112f6:	e853 3f00 	ldrex	r3, [r3]
 80112fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80112fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011302:	653b      	str	r3, [r7, #80]	@ 0x50
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	461a      	mov	r2, r3
 801130a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801130c:	647b      	str	r3, [r7, #68]	@ 0x44
 801130e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011310:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011312:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011314:	e841 2300 	strex	r3, r2, [r1]
 8011318:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801131a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801131c:	2b00      	cmp	r3, #0
 801131e:	d1e6      	bne.n	80112ee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2220      	movs	r2, #32
 8011324:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	2200      	movs	r2, #0
 801132c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011330:	2303      	movs	r3, #3
 8011332:	e063      	b.n	80113fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	681b      	ldr	r3, [r3, #0]
 801133a:	f003 0304 	and.w	r3, r3, #4
 801133e:	2b04      	cmp	r3, #4
 8011340:	d149      	bne.n	80113d6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011342:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8011346:	9300      	str	r3, [sp, #0]
 8011348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801134a:	2200      	movs	r2, #0
 801134c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8011350:	6878      	ldr	r0, [r7, #4]
 8011352:	f000 f857 	bl	8011404 <UART_WaitOnFlagUntilTimeout>
 8011356:	4603      	mov	r3, r0
 8011358:	2b00      	cmp	r3, #0
 801135a:	d03c      	beq.n	80113d6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	681b      	ldr	r3, [r3, #0]
 8011360:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011364:	e853 3f00 	ldrex	r3, [r3]
 8011368:	623b      	str	r3, [r7, #32]
   return(result);
 801136a:	6a3b      	ldr	r3, [r7, #32]
 801136c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011370:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	461a      	mov	r2, r3
 8011378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801137a:	633b      	str	r3, [r7, #48]	@ 0x30
 801137c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801137e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011382:	e841 2300 	strex	r3, r2, [r1]
 8011386:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801138a:	2b00      	cmp	r3, #0
 801138c:	d1e6      	bne.n	801135c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	3308      	adds	r3, #8
 8011394:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011396:	693b      	ldr	r3, [r7, #16]
 8011398:	e853 3f00 	ldrex	r3, [r3]
 801139c:	60fb      	str	r3, [r7, #12]
   return(result);
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	f023 0301 	bic.w	r3, r3, #1
 80113a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	3308      	adds	r3, #8
 80113ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80113ae:	61fa      	str	r2, [r7, #28]
 80113b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113b2:	69b9      	ldr	r1, [r7, #24]
 80113b4:	69fa      	ldr	r2, [r7, #28]
 80113b6:	e841 2300 	strex	r3, r2, [r1]
 80113ba:	617b      	str	r3, [r7, #20]
   return(result);
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d1e5      	bne.n	801138e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	2220      	movs	r2, #32
 80113c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	2200      	movs	r2, #0
 80113ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80113d2:	2303      	movs	r3, #3
 80113d4:	e012      	b.n	80113fc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	2220      	movs	r2, #32
 80113da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	2220      	movs	r2, #32
 80113e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	2200      	movs	r2, #0
 80113ea:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	2200      	movs	r2, #0
 80113f0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	2200      	movs	r2, #0
 80113f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80113fa:	2300      	movs	r3, #0
}
 80113fc:	4618      	mov	r0, r3
 80113fe:	3758      	adds	r7, #88	@ 0x58
 8011400:	46bd      	mov	sp, r7
 8011402:	bd80      	pop	{r7, pc}

08011404 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011404:	b580      	push	{r7, lr}
 8011406:	b084      	sub	sp, #16
 8011408:	af00      	add	r7, sp, #0
 801140a:	60f8      	str	r0, [r7, #12]
 801140c:	60b9      	str	r1, [r7, #8]
 801140e:	603b      	str	r3, [r7, #0]
 8011410:	4613      	mov	r3, r2
 8011412:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011414:	e04f      	b.n	80114b6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011416:	69bb      	ldr	r3, [r7, #24]
 8011418:	f1b3 3fff 	cmp.w	r3, #4294967295
 801141c:	d04b      	beq.n	80114b6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801141e:	f7f9 fbad 	bl	800ab7c <HAL_GetTick>
 8011422:	4602      	mov	r2, r0
 8011424:	683b      	ldr	r3, [r7, #0]
 8011426:	1ad3      	subs	r3, r2, r3
 8011428:	69ba      	ldr	r2, [r7, #24]
 801142a:	429a      	cmp	r2, r3
 801142c:	d302      	bcc.n	8011434 <UART_WaitOnFlagUntilTimeout+0x30>
 801142e:	69bb      	ldr	r3, [r7, #24]
 8011430:	2b00      	cmp	r3, #0
 8011432:	d101      	bne.n	8011438 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011434:	2303      	movs	r3, #3
 8011436:	e04e      	b.n	80114d6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	681b      	ldr	r3, [r3, #0]
 801143e:	f003 0304 	and.w	r3, r3, #4
 8011442:	2b00      	cmp	r3, #0
 8011444:	d037      	beq.n	80114b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8011446:	68bb      	ldr	r3, [r7, #8]
 8011448:	2b80      	cmp	r3, #128	@ 0x80
 801144a:	d034      	beq.n	80114b6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	2b40      	cmp	r3, #64	@ 0x40
 8011450:	d031      	beq.n	80114b6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	69db      	ldr	r3, [r3, #28]
 8011458:	f003 0308 	and.w	r3, r3, #8
 801145c:	2b08      	cmp	r3, #8
 801145e:	d110      	bne.n	8011482 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	2208      	movs	r2, #8
 8011466:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011468:	68f8      	ldr	r0, [r7, #12]
 801146a:	f000 f838 	bl	80114de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801146e:	68fb      	ldr	r3, [r7, #12]
 8011470:	2208      	movs	r2, #8
 8011472:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011476:	68fb      	ldr	r3, [r7, #12]
 8011478:	2200      	movs	r2, #0
 801147a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801147e:	2301      	movs	r3, #1
 8011480:	e029      	b.n	80114d6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	69db      	ldr	r3, [r3, #28]
 8011488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801148c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8011490:	d111      	bne.n	80114b6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011492:	68fb      	ldr	r3, [r7, #12]
 8011494:	681b      	ldr	r3, [r3, #0]
 8011496:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801149a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801149c:	68f8      	ldr	r0, [r7, #12]
 801149e:	f000 f81e 	bl	80114de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	2220      	movs	r2, #32
 80114a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80114aa:	68fb      	ldr	r3, [r7, #12]
 80114ac:	2200      	movs	r2, #0
 80114ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80114b2:	2303      	movs	r3, #3
 80114b4:	e00f      	b.n	80114d6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80114b6:	68fb      	ldr	r3, [r7, #12]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	69da      	ldr	r2, [r3, #28]
 80114bc:	68bb      	ldr	r3, [r7, #8]
 80114be:	4013      	ands	r3, r2
 80114c0:	68ba      	ldr	r2, [r7, #8]
 80114c2:	429a      	cmp	r2, r3
 80114c4:	bf0c      	ite	eq
 80114c6:	2301      	moveq	r3, #1
 80114c8:	2300      	movne	r3, #0
 80114ca:	b2db      	uxtb	r3, r3
 80114cc:	461a      	mov	r2, r3
 80114ce:	79fb      	ldrb	r3, [r7, #7]
 80114d0:	429a      	cmp	r2, r3
 80114d2:	d0a0      	beq.n	8011416 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80114d4:	2300      	movs	r3, #0
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	3710      	adds	r7, #16
 80114da:	46bd      	mov	sp, r7
 80114dc:	bd80      	pop	{r7, pc}

080114de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80114de:	b480      	push	{r7}
 80114e0:	b095      	sub	sp, #84	@ 0x54
 80114e2:	af00      	add	r7, sp, #0
 80114e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114ee:	e853 3f00 	ldrex	r3, [r3]
 80114f2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80114f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80114fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	681b      	ldr	r3, [r3, #0]
 8011500:	461a      	mov	r2, r3
 8011502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011504:	643b      	str	r3, [r7, #64]	@ 0x40
 8011506:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011508:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801150a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801150c:	e841 2300 	strex	r3, r2, [r1]
 8011510:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011514:	2b00      	cmp	r3, #0
 8011516:	d1e6      	bne.n	80114e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	3308      	adds	r3, #8
 801151e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011520:	6a3b      	ldr	r3, [r7, #32]
 8011522:	e853 3f00 	ldrex	r3, [r3]
 8011526:	61fb      	str	r3, [r7, #28]
   return(result);
 8011528:	69fb      	ldr	r3, [r7, #28]
 801152a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 801152e:	f023 0301 	bic.w	r3, r3, #1
 8011532:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	3308      	adds	r3, #8
 801153a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801153c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801153e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011540:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011542:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011544:	e841 2300 	strex	r3, r2, [r1]
 8011548:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801154a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801154c:	2b00      	cmp	r3, #0
 801154e:	d1e3      	bne.n	8011518 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011550:	687b      	ldr	r3, [r7, #4]
 8011552:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011554:	2b01      	cmp	r3, #1
 8011556:	d118      	bne.n	801158a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	681b      	ldr	r3, [r3, #0]
 801155c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	e853 3f00 	ldrex	r3, [r3]
 8011564:	60bb      	str	r3, [r7, #8]
   return(result);
 8011566:	68bb      	ldr	r3, [r7, #8]
 8011568:	f023 0310 	bic.w	r3, r3, #16
 801156c:	647b      	str	r3, [r7, #68]	@ 0x44
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	681b      	ldr	r3, [r3, #0]
 8011572:	461a      	mov	r2, r3
 8011574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011576:	61bb      	str	r3, [r7, #24]
 8011578:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801157a:	6979      	ldr	r1, [r7, #20]
 801157c:	69ba      	ldr	r2, [r7, #24]
 801157e:	e841 2300 	strex	r3, r2, [r1]
 8011582:	613b      	str	r3, [r7, #16]
   return(result);
 8011584:	693b      	ldr	r3, [r7, #16]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d1e6      	bne.n	8011558 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	2220      	movs	r2, #32
 801158e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011592:	687b      	ldr	r3, [r7, #4]
 8011594:	2200      	movs	r2, #0
 8011596:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2200      	movs	r2, #0
 801159c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801159e:	bf00      	nop
 80115a0:	3754      	adds	r7, #84	@ 0x54
 80115a2:	46bd      	mov	sp, r7
 80115a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a8:	4770      	bx	lr

080115aa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80115aa:	b480      	push	{r7}
 80115ac:	b085      	sub	sp, #20
 80115ae:	af00      	add	r7, sp, #0
 80115b0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80115b2:	687b      	ldr	r3, [r7, #4]
 80115b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80115b8:	2b01      	cmp	r3, #1
 80115ba:	d101      	bne.n	80115c0 <HAL_UARTEx_DisableFifoMode+0x16>
 80115bc:	2302      	movs	r3, #2
 80115be:	e027      	b.n	8011610 <HAL_UARTEx_DisableFifoMode+0x66>
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	2201      	movs	r2, #1
 80115c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80115c8:	687b      	ldr	r3, [r7, #4]
 80115ca:	2224      	movs	r2, #36	@ 0x24
 80115cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	681b      	ldr	r3, [r3, #0]
 80115dc:	681a      	ldr	r2, [r3, #0]
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	681b      	ldr	r3, [r3, #0]
 80115e2:	f022 0201 	bic.w	r2, r2, #1
 80115e6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80115e8:	68fb      	ldr	r3, [r7, #12]
 80115ea:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80115ee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	2200      	movs	r2, #0
 80115f4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	68fa      	ldr	r2, [r7, #12]
 80115fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	2220      	movs	r2, #32
 8011602:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	2200      	movs	r2, #0
 801160a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801160e:	2300      	movs	r3, #0
}
 8011610:	4618      	mov	r0, r3
 8011612:	3714      	adds	r7, #20
 8011614:	46bd      	mov	sp, r7
 8011616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161a:	4770      	bx	lr

0801161c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801161c:	b580      	push	{r7, lr}
 801161e:	b084      	sub	sp, #16
 8011620:	af00      	add	r7, sp, #0
 8011622:	6078      	str	r0, [r7, #4]
 8011624:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801162c:	2b01      	cmp	r3, #1
 801162e:	d101      	bne.n	8011634 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011630:	2302      	movs	r3, #2
 8011632:	e02d      	b.n	8011690 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	2201      	movs	r2, #1
 8011638:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	2224      	movs	r2, #36	@ 0x24
 8011640:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	681a      	ldr	r2, [r3, #0]
 8011652:	687b      	ldr	r3, [r7, #4]
 8011654:	681b      	ldr	r3, [r3, #0]
 8011656:	f022 0201 	bic.w	r2, r2, #1
 801165a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	681b      	ldr	r3, [r3, #0]
 8011660:	689b      	ldr	r3, [r3, #8]
 8011662:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	681b      	ldr	r3, [r3, #0]
 801166a:	683a      	ldr	r2, [r7, #0]
 801166c:	430a      	orrs	r2, r1
 801166e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011670:	6878      	ldr	r0, [r7, #4]
 8011672:	f000 f84f 	bl	8011714 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	681b      	ldr	r3, [r3, #0]
 801167a:	68fa      	ldr	r2, [r7, #12]
 801167c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	2220      	movs	r2, #32
 8011682:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	2200      	movs	r2, #0
 801168a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801168e:	2300      	movs	r3, #0
}
 8011690:	4618      	mov	r0, r3
 8011692:	3710      	adds	r7, #16
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}

08011698 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011698:	b580      	push	{r7, lr}
 801169a:	b084      	sub	sp, #16
 801169c:	af00      	add	r7, sp, #0
 801169e:	6078      	str	r0, [r7, #4]
 80116a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80116a2:	687b      	ldr	r3, [r7, #4]
 80116a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80116a8:	2b01      	cmp	r3, #1
 80116aa:	d101      	bne.n	80116b0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80116ac:	2302      	movs	r3, #2
 80116ae:	e02d      	b.n	801170c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	2201      	movs	r2, #1
 80116b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	2224      	movs	r2, #36	@ 0x24
 80116bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80116c8:	687b      	ldr	r3, [r7, #4]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	681a      	ldr	r2, [r3, #0]
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	f022 0201 	bic.w	r2, r2, #1
 80116d6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	689b      	ldr	r3, [r3, #8]
 80116de:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	683a      	ldr	r2, [r7, #0]
 80116e8:	430a      	orrs	r2, r1
 80116ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80116ec:	6878      	ldr	r0, [r7, #4]
 80116ee:	f000 f811 	bl	8011714 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	68fa      	ldr	r2, [r7, #12]
 80116f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	2220      	movs	r2, #32
 80116fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	2200      	movs	r2, #0
 8011706:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801170a:	2300      	movs	r3, #0
}
 801170c:	4618      	mov	r0, r3
 801170e:	3710      	adds	r7, #16
 8011710:	46bd      	mov	sp, r7
 8011712:	bd80      	pop	{r7, pc}

08011714 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011714:	b480      	push	{r7}
 8011716:	b085      	sub	sp, #20
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011720:	2b00      	cmp	r3, #0
 8011722:	d108      	bne.n	8011736 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2201      	movs	r2, #1
 8011728:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 801172c:	687b      	ldr	r3, [r7, #4]
 801172e:	2201      	movs	r2, #1
 8011730:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011734:	e031      	b.n	801179a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011736:	2308      	movs	r3, #8
 8011738:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801173a:	2308      	movs	r3, #8
 801173c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	689b      	ldr	r3, [r3, #8]
 8011744:	0e5b      	lsrs	r3, r3, #25
 8011746:	b2db      	uxtb	r3, r3
 8011748:	f003 0307 	and.w	r3, r3, #7
 801174c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	689b      	ldr	r3, [r3, #8]
 8011754:	0f5b      	lsrs	r3, r3, #29
 8011756:	b2db      	uxtb	r3, r3
 8011758:	f003 0307 	and.w	r3, r3, #7
 801175c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801175e:	7bbb      	ldrb	r3, [r7, #14]
 8011760:	7b3a      	ldrb	r2, [r7, #12]
 8011762:	4911      	ldr	r1, [pc, #68]	@ (80117a8 <UARTEx_SetNbDataToProcess+0x94>)
 8011764:	5c8a      	ldrb	r2, [r1, r2]
 8011766:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801176a:	7b3a      	ldrb	r2, [r7, #12]
 801176c:	490f      	ldr	r1, [pc, #60]	@ (80117ac <UARTEx_SetNbDataToProcess+0x98>)
 801176e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011770:	fb93 f3f2 	sdiv	r3, r3, r2
 8011774:	b29a      	uxth	r2, r3
 8011776:	687b      	ldr	r3, [r7, #4]
 8011778:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801177c:	7bfb      	ldrb	r3, [r7, #15]
 801177e:	7b7a      	ldrb	r2, [r7, #13]
 8011780:	4909      	ldr	r1, [pc, #36]	@ (80117a8 <UARTEx_SetNbDataToProcess+0x94>)
 8011782:	5c8a      	ldrb	r2, [r1, r2]
 8011784:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011788:	7b7a      	ldrb	r2, [r7, #13]
 801178a:	4908      	ldr	r1, [pc, #32]	@ (80117ac <UARTEx_SetNbDataToProcess+0x98>)
 801178c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801178e:	fb93 f3f2 	sdiv	r3, r3, r2
 8011792:	b29a      	uxth	r2, r3
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801179a:	bf00      	nop
 801179c:	3714      	adds	r7, #20
 801179e:	46bd      	mov	sp, r7
 80117a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a4:	4770      	bx	lr
 80117a6:	bf00      	nop
 80117a8:	08017388 	.word	0x08017388
 80117ac:	08017390 	.word	0x08017390

080117b0 <calloc>:
 80117b0:	4b02      	ldr	r3, [pc, #8]	@ (80117bc <calloc+0xc>)
 80117b2:	460a      	mov	r2, r1
 80117b4:	4601      	mov	r1, r0
 80117b6:	6818      	ldr	r0, [r3, #0]
 80117b8:	f000 b802 	b.w	80117c0 <_calloc_r>
 80117bc:	2000005c 	.word	0x2000005c

080117c0 <_calloc_r>:
 80117c0:	b570      	push	{r4, r5, r6, lr}
 80117c2:	fba1 5402 	umull	r5, r4, r1, r2
 80117c6:	b934      	cbnz	r4, 80117d6 <_calloc_r+0x16>
 80117c8:	4629      	mov	r1, r5
 80117ca:	f000 f851 	bl	8011870 <_malloc_r>
 80117ce:	4606      	mov	r6, r0
 80117d0:	b928      	cbnz	r0, 80117de <_calloc_r+0x1e>
 80117d2:	4630      	mov	r0, r6
 80117d4:	bd70      	pop	{r4, r5, r6, pc}
 80117d6:	220c      	movs	r2, #12
 80117d8:	6002      	str	r2, [r0, #0]
 80117da:	2600      	movs	r6, #0
 80117dc:	e7f9      	b.n	80117d2 <_calloc_r+0x12>
 80117de:	462a      	mov	r2, r5
 80117e0:	4621      	mov	r1, r4
 80117e2:	f001 f969 	bl	8012ab8 <memset>
 80117e6:	e7f4      	b.n	80117d2 <_calloc_r+0x12>

080117e8 <exit>:
 80117e8:	b508      	push	{r3, lr}
 80117ea:	4b06      	ldr	r3, [pc, #24]	@ (8011804 <exit+0x1c>)
 80117ec:	4604      	mov	r4, r0
 80117ee:	b113      	cbz	r3, 80117f6 <exit+0xe>
 80117f0:	2100      	movs	r1, #0
 80117f2:	f3af 8000 	nop.w
 80117f6:	4b04      	ldr	r3, [pc, #16]	@ (8011808 <exit+0x20>)
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	b103      	cbz	r3, 80117fe <exit+0x16>
 80117fc:	4798      	blx	r3
 80117fe:	4620      	mov	r0, r4
 8011800:	f7f9 f86e 	bl	800a8e0 <_exit>
 8011804:	00000000 	.word	0x00000000
 8011808:	20000d04 	.word	0x20000d04

0801180c <malloc>:
 801180c:	4b02      	ldr	r3, [pc, #8]	@ (8011818 <malloc+0xc>)
 801180e:	4601      	mov	r1, r0
 8011810:	6818      	ldr	r0, [r3, #0]
 8011812:	f000 b82d 	b.w	8011870 <_malloc_r>
 8011816:	bf00      	nop
 8011818:	2000005c 	.word	0x2000005c

0801181c <free>:
 801181c:	4b02      	ldr	r3, [pc, #8]	@ (8011828 <free+0xc>)
 801181e:	4601      	mov	r1, r0
 8011820:	6818      	ldr	r0, [r3, #0]
 8011822:	f002 b845 	b.w	80138b0 <_free_r>
 8011826:	bf00      	nop
 8011828:	2000005c 	.word	0x2000005c

0801182c <sbrk_aligned>:
 801182c:	b570      	push	{r4, r5, r6, lr}
 801182e:	4e0f      	ldr	r6, [pc, #60]	@ (801186c <sbrk_aligned+0x40>)
 8011830:	460c      	mov	r4, r1
 8011832:	6831      	ldr	r1, [r6, #0]
 8011834:	4605      	mov	r5, r0
 8011836:	b911      	cbnz	r1, 801183e <sbrk_aligned+0x12>
 8011838:	f001 f97e 	bl	8012b38 <_sbrk_r>
 801183c:	6030      	str	r0, [r6, #0]
 801183e:	4621      	mov	r1, r4
 8011840:	4628      	mov	r0, r5
 8011842:	f001 f979 	bl	8012b38 <_sbrk_r>
 8011846:	1c43      	adds	r3, r0, #1
 8011848:	d103      	bne.n	8011852 <sbrk_aligned+0x26>
 801184a:	f04f 34ff 	mov.w	r4, #4294967295
 801184e:	4620      	mov	r0, r4
 8011850:	bd70      	pop	{r4, r5, r6, pc}
 8011852:	1cc4      	adds	r4, r0, #3
 8011854:	f024 0403 	bic.w	r4, r4, #3
 8011858:	42a0      	cmp	r0, r4
 801185a:	d0f8      	beq.n	801184e <sbrk_aligned+0x22>
 801185c:	1a21      	subs	r1, r4, r0
 801185e:	4628      	mov	r0, r5
 8011860:	f001 f96a 	bl	8012b38 <_sbrk_r>
 8011864:	3001      	adds	r0, #1
 8011866:	d1f2      	bne.n	801184e <sbrk_aligned+0x22>
 8011868:	e7ef      	b.n	801184a <sbrk_aligned+0x1e>
 801186a:	bf00      	nop
 801186c:	20000bc4 	.word	0x20000bc4

08011870 <_malloc_r>:
 8011870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011874:	1ccd      	adds	r5, r1, #3
 8011876:	f025 0503 	bic.w	r5, r5, #3
 801187a:	3508      	adds	r5, #8
 801187c:	2d0c      	cmp	r5, #12
 801187e:	bf38      	it	cc
 8011880:	250c      	movcc	r5, #12
 8011882:	2d00      	cmp	r5, #0
 8011884:	4606      	mov	r6, r0
 8011886:	db01      	blt.n	801188c <_malloc_r+0x1c>
 8011888:	42a9      	cmp	r1, r5
 801188a:	d904      	bls.n	8011896 <_malloc_r+0x26>
 801188c:	230c      	movs	r3, #12
 801188e:	6033      	str	r3, [r6, #0]
 8011890:	2000      	movs	r0, #0
 8011892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011896:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801196c <_malloc_r+0xfc>
 801189a:	f000 f869 	bl	8011970 <__malloc_lock>
 801189e:	f8d8 3000 	ldr.w	r3, [r8]
 80118a2:	461c      	mov	r4, r3
 80118a4:	bb44      	cbnz	r4, 80118f8 <_malloc_r+0x88>
 80118a6:	4629      	mov	r1, r5
 80118a8:	4630      	mov	r0, r6
 80118aa:	f7ff ffbf 	bl	801182c <sbrk_aligned>
 80118ae:	1c43      	adds	r3, r0, #1
 80118b0:	4604      	mov	r4, r0
 80118b2:	d158      	bne.n	8011966 <_malloc_r+0xf6>
 80118b4:	f8d8 4000 	ldr.w	r4, [r8]
 80118b8:	4627      	mov	r7, r4
 80118ba:	2f00      	cmp	r7, #0
 80118bc:	d143      	bne.n	8011946 <_malloc_r+0xd6>
 80118be:	2c00      	cmp	r4, #0
 80118c0:	d04b      	beq.n	801195a <_malloc_r+0xea>
 80118c2:	6823      	ldr	r3, [r4, #0]
 80118c4:	4639      	mov	r1, r7
 80118c6:	4630      	mov	r0, r6
 80118c8:	eb04 0903 	add.w	r9, r4, r3
 80118cc:	f001 f934 	bl	8012b38 <_sbrk_r>
 80118d0:	4581      	cmp	r9, r0
 80118d2:	d142      	bne.n	801195a <_malloc_r+0xea>
 80118d4:	6821      	ldr	r1, [r4, #0]
 80118d6:	1a6d      	subs	r5, r5, r1
 80118d8:	4629      	mov	r1, r5
 80118da:	4630      	mov	r0, r6
 80118dc:	f7ff ffa6 	bl	801182c <sbrk_aligned>
 80118e0:	3001      	adds	r0, #1
 80118e2:	d03a      	beq.n	801195a <_malloc_r+0xea>
 80118e4:	6823      	ldr	r3, [r4, #0]
 80118e6:	442b      	add	r3, r5
 80118e8:	6023      	str	r3, [r4, #0]
 80118ea:	f8d8 3000 	ldr.w	r3, [r8]
 80118ee:	685a      	ldr	r2, [r3, #4]
 80118f0:	bb62      	cbnz	r2, 801194c <_malloc_r+0xdc>
 80118f2:	f8c8 7000 	str.w	r7, [r8]
 80118f6:	e00f      	b.n	8011918 <_malloc_r+0xa8>
 80118f8:	6822      	ldr	r2, [r4, #0]
 80118fa:	1b52      	subs	r2, r2, r5
 80118fc:	d420      	bmi.n	8011940 <_malloc_r+0xd0>
 80118fe:	2a0b      	cmp	r2, #11
 8011900:	d917      	bls.n	8011932 <_malloc_r+0xc2>
 8011902:	1961      	adds	r1, r4, r5
 8011904:	42a3      	cmp	r3, r4
 8011906:	6025      	str	r5, [r4, #0]
 8011908:	bf18      	it	ne
 801190a:	6059      	strne	r1, [r3, #4]
 801190c:	6863      	ldr	r3, [r4, #4]
 801190e:	bf08      	it	eq
 8011910:	f8c8 1000 	streq.w	r1, [r8]
 8011914:	5162      	str	r2, [r4, r5]
 8011916:	604b      	str	r3, [r1, #4]
 8011918:	4630      	mov	r0, r6
 801191a:	f000 f82f 	bl	801197c <__malloc_unlock>
 801191e:	f104 000b 	add.w	r0, r4, #11
 8011922:	1d23      	adds	r3, r4, #4
 8011924:	f020 0007 	bic.w	r0, r0, #7
 8011928:	1ac2      	subs	r2, r0, r3
 801192a:	bf1c      	itt	ne
 801192c:	1a1b      	subne	r3, r3, r0
 801192e:	50a3      	strne	r3, [r4, r2]
 8011930:	e7af      	b.n	8011892 <_malloc_r+0x22>
 8011932:	6862      	ldr	r2, [r4, #4]
 8011934:	42a3      	cmp	r3, r4
 8011936:	bf0c      	ite	eq
 8011938:	f8c8 2000 	streq.w	r2, [r8]
 801193c:	605a      	strne	r2, [r3, #4]
 801193e:	e7eb      	b.n	8011918 <_malloc_r+0xa8>
 8011940:	4623      	mov	r3, r4
 8011942:	6864      	ldr	r4, [r4, #4]
 8011944:	e7ae      	b.n	80118a4 <_malloc_r+0x34>
 8011946:	463c      	mov	r4, r7
 8011948:	687f      	ldr	r7, [r7, #4]
 801194a:	e7b6      	b.n	80118ba <_malloc_r+0x4a>
 801194c:	461a      	mov	r2, r3
 801194e:	685b      	ldr	r3, [r3, #4]
 8011950:	42a3      	cmp	r3, r4
 8011952:	d1fb      	bne.n	801194c <_malloc_r+0xdc>
 8011954:	2300      	movs	r3, #0
 8011956:	6053      	str	r3, [r2, #4]
 8011958:	e7de      	b.n	8011918 <_malloc_r+0xa8>
 801195a:	230c      	movs	r3, #12
 801195c:	6033      	str	r3, [r6, #0]
 801195e:	4630      	mov	r0, r6
 8011960:	f000 f80c 	bl	801197c <__malloc_unlock>
 8011964:	e794      	b.n	8011890 <_malloc_r+0x20>
 8011966:	6005      	str	r5, [r0, #0]
 8011968:	e7d6      	b.n	8011918 <_malloc_r+0xa8>
 801196a:	bf00      	nop
 801196c:	20000bc8 	.word	0x20000bc8

08011970 <__malloc_lock>:
 8011970:	4801      	ldr	r0, [pc, #4]	@ (8011978 <__malloc_lock+0x8>)
 8011972:	f001 b92e 	b.w	8012bd2 <__retarget_lock_acquire_recursive>
 8011976:	bf00      	nop
 8011978:	20000d0c 	.word	0x20000d0c

0801197c <__malloc_unlock>:
 801197c:	4801      	ldr	r0, [pc, #4]	@ (8011984 <__malloc_unlock+0x8>)
 801197e:	f001 b929 	b.w	8012bd4 <__retarget_lock_release_recursive>
 8011982:	bf00      	nop
 8011984:	20000d0c 	.word	0x20000d0c

08011988 <__cvt>:
 8011988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801198c:	ec57 6b10 	vmov	r6, r7, d0
 8011990:	2f00      	cmp	r7, #0
 8011992:	460c      	mov	r4, r1
 8011994:	4619      	mov	r1, r3
 8011996:	463b      	mov	r3, r7
 8011998:	bfbb      	ittet	lt
 801199a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801199e:	461f      	movlt	r7, r3
 80119a0:	2300      	movge	r3, #0
 80119a2:	232d      	movlt	r3, #45	@ 0x2d
 80119a4:	700b      	strb	r3, [r1, #0]
 80119a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80119a8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80119ac:	4691      	mov	r9, r2
 80119ae:	f023 0820 	bic.w	r8, r3, #32
 80119b2:	bfbc      	itt	lt
 80119b4:	4632      	movlt	r2, r6
 80119b6:	4616      	movlt	r6, r2
 80119b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80119bc:	d005      	beq.n	80119ca <__cvt+0x42>
 80119be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80119c2:	d100      	bne.n	80119c6 <__cvt+0x3e>
 80119c4:	3401      	adds	r4, #1
 80119c6:	2102      	movs	r1, #2
 80119c8:	e000      	b.n	80119cc <__cvt+0x44>
 80119ca:	2103      	movs	r1, #3
 80119cc:	ab03      	add	r3, sp, #12
 80119ce:	9301      	str	r3, [sp, #4]
 80119d0:	ab02      	add	r3, sp, #8
 80119d2:	9300      	str	r3, [sp, #0]
 80119d4:	ec47 6b10 	vmov	d0, r6, r7
 80119d8:	4653      	mov	r3, sl
 80119da:	4622      	mov	r2, r4
 80119dc:	f001 f998 	bl	8012d10 <_dtoa_r>
 80119e0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80119e4:	4605      	mov	r5, r0
 80119e6:	d119      	bne.n	8011a1c <__cvt+0x94>
 80119e8:	f019 0f01 	tst.w	r9, #1
 80119ec:	d00e      	beq.n	8011a0c <__cvt+0x84>
 80119ee:	eb00 0904 	add.w	r9, r0, r4
 80119f2:	2200      	movs	r2, #0
 80119f4:	2300      	movs	r3, #0
 80119f6:	4630      	mov	r0, r6
 80119f8:	4639      	mov	r1, r7
 80119fa:	f7ef f86d 	bl	8000ad8 <__aeabi_dcmpeq>
 80119fe:	b108      	cbz	r0, 8011a04 <__cvt+0x7c>
 8011a00:	f8cd 900c 	str.w	r9, [sp, #12]
 8011a04:	2230      	movs	r2, #48	@ 0x30
 8011a06:	9b03      	ldr	r3, [sp, #12]
 8011a08:	454b      	cmp	r3, r9
 8011a0a:	d31e      	bcc.n	8011a4a <__cvt+0xc2>
 8011a0c:	9b03      	ldr	r3, [sp, #12]
 8011a0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011a10:	1b5b      	subs	r3, r3, r5
 8011a12:	4628      	mov	r0, r5
 8011a14:	6013      	str	r3, [r2, #0]
 8011a16:	b004      	add	sp, #16
 8011a18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011a20:	eb00 0904 	add.w	r9, r0, r4
 8011a24:	d1e5      	bne.n	80119f2 <__cvt+0x6a>
 8011a26:	7803      	ldrb	r3, [r0, #0]
 8011a28:	2b30      	cmp	r3, #48	@ 0x30
 8011a2a:	d10a      	bne.n	8011a42 <__cvt+0xba>
 8011a2c:	2200      	movs	r2, #0
 8011a2e:	2300      	movs	r3, #0
 8011a30:	4630      	mov	r0, r6
 8011a32:	4639      	mov	r1, r7
 8011a34:	f7ef f850 	bl	8000ad8 <__aeabi_dcmpeq>
 8011a38:	b918      	cbnz	r0, 8011a42 <__cvt+0xba>
 8011a3a:	f1c4 0401 	rsb	r4, r4, #1
 8011a3e:	f8ca 4000 	str.w	r4, [sl]
 8011a42:	f8da 3000 	ldr.w	r3, [sl]
 8011a46:	4499      	add	r9, r3
 8011a48:	e7d3      	b.n	80119f2 <__cvt+0x6a>
 8011a4a:	1c59      	adds	r1, r3, #1
 8011a4c:	9103      	str	r1, [sp, #12]
 8011a4e:	701a      	strb	r2, [r3, #0]
 8011a50:	e7d9      	b.n	8011a06 <__cvt+0x7e>

08011a52 <__exponent>:
 8011a52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011a54:	2900      	cmp	r1, #0
 8011a56:	bfba      	itte	lt
 8011a58:	4249      	neglt	r1, r1
 8011a5a:	232d      	movlt	r3, #45	@ 0x2d
 8011a5c:	232b      	movge	r3, #43	@ 0x2b
 8011a5e:	2909      	cmp	r1, #9
 8011a60:	7002      	strb	r2, [r0, #0]
 8011a62:	7043      	strb	r3, [r0, #1]
 8011a64:	dd29      	ble.n	8011aba <__exponent+0x68>
 8011a66:	f10d 0307 	add.w	r3, sp, #7
 8011a6a:	461d      	mov	r5, r3
 8011a6c:	270a      	movs	r7, #10
 8011a6e:	461a      	mov	r2, r3
 8011a70:	fbb1 f6f7 	udiv	r6, r1, r7
 8011a74:	fb07 1416 	mls	r4, r7, r6, r1
 8011a78:	3430      	adds	r4, #48	@ 0x30
 8011a7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011a7e:	460c      	mov	r4, r1
 8011a80:	2c63      	cmp	r4, #99	@ 0x63
 8011a82:	f103 33ff 	add.w	r3, r3, #4294967295
 8011a86:	4631      	mov	r1, r6
 8011a88:	dcf1      	bgt.n	8011a6e <__exponent+0x1c>
 8011a8a:	3130      	adds	r1, #48	@ 0x30
 8011a8c:	1e94      	subs	r4, r2, #2
 8011a8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011a92:	1c41      	adds	r1, r0, #1
 8011a94:	4623      	mov	r3, r4
 8011a96:	42ab      	cmp	r3, r5
 8011a98:	d30a      	bcc.n	8011ab0 <__exponent+0x5e>
 8011a9a:	f10d 0309 	add.w	r3, sp, #9
 8011a9e:	1a9b      	subs	r3, r3, r2
 8011aa0:	42ac      	cmp	r4, r5
 8011aa2:	bf88      	it	hi
 8011aa4:	2300      	movhi	r3, #0
 8011aa6:	3302      	adds	r3, #2
 8011aa8:	4403      	add	r3, r0
 8011aaa:	1a18      	subs	r0, r3, r0
 8011aac:	b003      	add	sp, #12
 8011aae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011ab0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011ab4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011ab8:	e7ed      	b.n	8011a96 <__exponent+0x44>
 8011aba:	2330      	movs	r3, #48	@ 0x30
 8011abc:	3130      	adds	r1, #48	@ 0x30
 8011abe:	7083      	strb	r3, [r0, #2]
 8011ac0:	70c1      	strb	r1, [r0, #3]
 8011ac2:	1d03      	adds	r3, r0, #4
 8011ac4:	e7f1      	b.n	8011aaa <__exponent+0x58>
	...

08011ac8 <_printf_float>:
 8011ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011acc:	b08d      	sub	sp, #52	@ 0x34
 8011ace:	460c      	mov	r4, r1
 8011ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011ad4:	4616      	mov	r6, r2
 8011ad6:	461f      	mov	r7, r3
 8011ad8:	4605      	mov	r5, r0
 8011ada:	f000 fff5 	bl	8012ac8 <_localeconv_r>
 8011ade:	6803      	ldr	r3, [r0, #0]
 8011ae0:	9304      	str	r3, [sp, #16]
 8011ae2:	4618      	mov	r0, r3
 8011ae4:	f7ee fbcc 	bl	8000280 <strlen>
 8011ae8:	2300      	movs	r3, #0
 8011aea:	930a      	str	r3, [sp, #40]	@ 0x28
 8011aec:	f8d8 3000 	ldr.w	r3, [r8]
 8011af0:	9005      	str	r0, [sp, #20]
 8011af2:	3307      	adds	r3, #7
 8011af4:	f023 0307 	bic.w	r3, r3, #7
 8011af8:	f103 0208 	add.w	r2, r3, #8
 8011afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011b00:	f8d4 b000 	ldr.w	fp, [r4]
 8011b04:	f8c8 2000 	str.w	r2, [r8]
 8011b08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011b0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011b10:	9307      	str	r3, [sp, #28]
 8011b12:	f8cd 8018 	str.w	r8, [sp, #24]
 8011b16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8011b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011b1e:	4b9c      	ldr	r3, [pc, #624]	@ (8011d90 <_printf_float+0x2c8>)
 8011b20:	f04f 32ff 	mov.w	r2, #4294967295
 8011b24:	f7ef f80a 	bl	8000b3c <__aeabi_dcmpun>
 8011b28:	bb70      	cbnz	r0, 8011b88 <_printf_float+0xc0>
 8011b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011b2e:	4b98      	ldr	r3, [pc, #608]	@ (8011d90 <_printf_float+0x2c8>)
 8011b30:	f04f 32ff 	mov.w	r2, #4294967295
 8011b34:	f7ee ffe4 	bl	8000b00 <__aeabi_dcmple>
 8011b38:	bb30      	cbnz	r0, 8011b88 <_printf_float+0xc0>
 8011b3a:	2200      	movs	r2, #0
 8011b3c:	2300      	movs	r3, #0
 8011b3e:	4640      	mov	r0, r8
 8011b40:	4649      	mov	r1, r9
 8011b42:	f7ee ffd3 	bl	8000aec <__aeabi_dcmplt>
 8011b46:	b110      	cbz	r0, 8011b4e <_printf_float+0x86>
 8011b48:	232d      	movs	r3, #45	@ 0x2d
 8011b4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011b4e:	4a91      	ldr	r2, [pc, #580]	@ (8011d94 <_printf_float+0x2cc>)
 8011b50:	4b91      	ldr	r3, [pc, #580]	@ (8011d98 <_printf_float+0x2d0>)
 8011b52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011b56:	bf8c      	ite	hi
 8011b58:	4690      	movhi	r8, r2
 8011b5a:	4698      	movls	r8, r3
 8011b5c:	2303      	movs	r3, #3
 8011b5e:	6123      	str	r3, [r4, #16]
 8011b60:	f02b 0304 	bic.w	r3, fp, #4
 8011b64:	6023      	str	r3, [r4, #0]
 8011b66:	f04f 0900 	mov.w	r9, #0
 8011b6a:	9700      	str	r7, [sp, #0]
 8011b6c:	4633      	mov	r3, r6
 8011b6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011b70:	4621      	mov	r1, r4
 8011b72:	4628      	mov	r0, r5
 8011b74:	f000 f9d2 	bl	8011f1c <_printf_common>
 8011b78:	3001      	adds	r0, #1
 8011b7a:	f040 808d 	bne.w	8011c98 <_printf_float+0x1d0>
 8011b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8011b82:	b00d      	add	sp, #52	@ 0x34
 8011b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b88:	4642      	mov	r2, r8
 8011b8a:	464b      	mov	r3, r9
 8011b8c:	4640      	mov	r0, r8
 8011b8e:	4649      	mov	r1, r9
 8011b90:	f7ee ffd4 	bl	8000b3c <__aeabi_dcmpun>
 8011b94:	b140      	cbz	r0, 8011ba8 <_printf_float+0xe0>
 8011b96:	464b      	mov	r3, r9
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	bfbc      	itt	lt
 8011b9c:	232d      	movlt	r3, #45	@ 0x2d
 8011b9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011ba2:	4a7e      	ldr	r2, [pc, #504]	@ (8011d9c <_printf_float+0x2d4>)
 8011ba4:	4b7e      	ldr	r3, [pc, #504]	@ (8011da0 <_printf_float+0x2d8>)
 8011ba6:	e7d4      	b.n	8011b52 <_printf_float+0x8a>
 8011ba8:	6863      	ldr	r3, [r4, #4]
 8011baa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011bae:	9206      	str	r2, [sp, #24]
 8011bb0:	1c5a      	adds	r2, r3, #1
 8011bb2:	d13b      	bne.n	8011c2c <_printf_float+0x164>
 8011bb4:	2306      	movs	r3, #6
 8011bb6:	6063      	str	r3, [r4, #4]
 8011bb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011bbc:	2300      	movs	r3, #0
 8011bbe:	6022      	str	r2, [r4, #0]
 8011bc0:	9303      	str	r3, [sp, #12]
 8011bc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8011bc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011bc8:	ab09      	add	r3, sp, #36	@ 0x24
 8011bca:	9300      	str	r3, [sp, #0]
 8011bcc:	6861      	ldr	r1, [r4, #4]
 8011bce:	ec49 8b10 	vmov	d0, r8, r9
 8011bd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011bd6:	4628      	mov	r0, r5
 8011bd8:	f7ff fed6 	bl	8011988 <__cvt>
 8011bdc:	9b06      	ldr	r3, [sp, #24]
 8011bde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011be0:	2b47      	cmp	r3, #71	@ 0x47
 8011be2:	4680      	mov	r8, r0
 8011be4:	d129      	bne.n	8011c3a <_printf_float+0x172>
 8011be6:	1cc8      	adds	r0, r1, #3
 8011be8:	db02      	blt.n	8011bf0 <_printf_float+0x128>
 8011bea:	6863      	ldr	r3, [r4, #4]
 8011bec:	4299      	cmp	r1, r3
 8011bee:	dd41      	ble.n	8011c74 <_printf_float+0x1ac>
 8011bf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8011bf4:	fa5f fa8a 	uxtb.w	sl, sl
 8011bf8:	3901      	subs	r1, #1
 8011bfa:	4652      	mov	r2, sl
 8011bfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011c00:	9109      	str	r1, [sp, #36]	@ 0x24
 8011c02:	f7ff ff26 	bl	8011a52 <__exponent>
 8011c06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011c08:	1813      	adds	r3, r2, r0
 8011c0a:	2a01      	cmp	r2, #1
 8011c0c:	4681      	mov	r9, r0
 8011c0e:	6123      	str	r3, [r4, #16]
 8011c10:	dc02      	bgt.n	8011c18 <_printf_float+0x150>
 8011c12:	6822      	ldr	r2, [r4, #0]
 8011c14:	07d2      	lsls	r2, r2, #31
 8011c16:	d501      	bpl.n	8011c1c <_printf_float+0x154>
 8011c18:	3301      	adds	r3, #1
 8011c1a:	6123      	str	r3, [r4, #16]
 8011c1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d0a2      	beq.n	8011b6a <_printf_float+0xa2>
 8011c24:	232d      	movs	r3, #45	@ 0x2d
 8011c26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011c2a:	e79e      	b.n	8011b6a <_printf_float+0xa2>
 8011c2c:	9a06      	ldr	r2, [sp, #24]
 8011c2e:	2a47      	cmp	r2, #71	@ 0x47
 8011c30:	d1c2      	bne.n	8011bb8 <_printf_float+0xf0>
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d1c0      	bne.n	8011bb8 <_printf_float+0xf0>
 8011c36:	2301      	movs	r3, #1
 8011c38:	e7bd      	b.n	8011bb6 <_printf_float+0xee>
 8011c3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011c3e:	d9db      	bls.n	8011bf8 <_printf_float+0x130>
 8011c40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011c44:	d118      	bne.n	8011c78 <_printf_float+0x1b0>
 8011c46:	2900      	cmp	r1, #0
 8011c48:	6863      	ldr	r3, [r4, #4]
 8011c4a:	dd0b      	ble.n	8011c64 <_printf_float+0x19c>
 8011c4c:	6121      	str	r1, [r4, #16]
 8011c4e:	b913      	cbnz	r3, 8011c56 <_printf_float+0x18e>
 8011c50:	6822      	ldr	r2, [r4, #0]
 8011c52:	07d0      	lsls	r0, r2, #31
 8011c54:	d502      	bpl.n	8011c5c <_printf_float+0x194>
 8011c56:	3301      	adds	r3, #1
 8011c58:	440b      	add	r3, r1
 8011c5a:	6123      	str	r3, [r4, #16]
 8011c5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011c5e:	f04f 0900 	mov.w	r9, #0
 8011c62:	e7db      	b.n	8011c1c <_printf_float+0x154>
 8011c64:	b913      	cbnz	r3, 8011c6c <_printf_float+0x1a4>
 8011c66:	6822      	ldr	r2, [r4, #0]
 8011c68:	07d2      	lsls	r2, r2, #31
 8011c6a:	d501      	bpl.n	8011c70 <_printf_float+0x1a8>
 8011c6c:	3302      	adds	r3, #2
 8011c6e:	e7f4      	b.n	8011c5a <_printf_float+0x192>
 8011c70:	2301      	movs	r3, #1
 8011c72:	e7f2      	b.n	8011c5a <_printf_float+0x192>
 8011c74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011c78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c7a:	4299      	cmp	r1, r3
 8011c7c:	db05      	blt.n	8011c8a <_printf_float+0x1c2>
 8011c7e:	6823      	ldr	r3, [r4, #0]
 8011c80:	6121      	str	r1, [r4, #16]
 8011c82:	07d8      	lsls	r0, r3, #31
 8011c84:	d5ea      	bpl.n	8011c5c <_printf_float+0x194>
 8011c86:	1c4b      	adds	r3, r1, #1
 8011c88:	e7e7      	b.n	8011c5a <_printf_float+0x192>
 8011c8a:	2900      	cmp	r1, #0
 8011c8c:	bfd4      	ite	le
 8011c8e:	f1c1 0202 	rsble	r2, r1, #2
 8011c92:	2201      	movgt	r2, #1
 8011c94:	4413      	add	r3, r2
 8011c96:	e7e0      	b.n	8011c5a <_printf_float+0x192>
 8011c98:	6823      	ldr	r3, [r4, #0]
 8011c9a:	055a      	lsls	r2, r3, #21
 8011c9c:	d407      	bmi.n	8011cae <_printf_float+0x1e6>
 8011c9e:	6923      	ldr	r3, [r4, #16]
 8011ca0:	4642      	mov	r2, r8
 8011ca2:	4631      	mov	r1, r6
 8011ca4:	4628      	mov	r0, r5
 8011ca6:	47b8      	blx	r7
 8011ca8:	3001      	adds	r0, #1
 8011caa:	d12b      	bne.n	8011d04 <_printf_float+0x23c>
 8011cac:	e767      	b.n	8011b7e <_printf_float+0xb6>
 8011cae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011cb2:	f240 80dd 	bls.w	8011e70 <_printf_float+0x3a8>
 8011cb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011cba:	2200      	movs	r2, #0
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	f7ee ff0b 	bl	8000ad8 <__aeabi_dcmpeq>
 8011cc2:	2800      	cmp	r0, #0
 8011cc4:	d033      	beq.n	8011d2e <_printf_float+0x266>
 8011cc6:	4a37      	ldr	r2, [pc, #220]	@ (8011da4 <_printf_float+0x2dc>)
 8011cc8:	2301      	movs	r3, #1
 8011cca:	4631      	mov	r1, r6
 8011ccc:	4628      	mov	r0, r5
 8011cce:	47b8      	blx	r7
 8011cd0:	3001      	adds	r0, #1
 8011cd2:	f43f af54 	beq.w	8011b7e <_printf_float+0xb6>
 8011cd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011cda:	4543      	cmp	r3, r8
 8011cdc:	db02      	blt.n	8011ce4 <_printf_float+0x21c>
 8011cde:	6823      	ldr	r3, [r4, #0]
 8011ce0:	07d8      	lsls	r0, r3, #31
 8011ce2:	d50f      	bpl.n	8011d04 <_printf_float+0x23c>
 8011ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ce8:	4631      	mov	r1, r6
 8011cea:	4628      	mov	r0, r5
 8011cec:	47b8      	blx	r7
 8011cee:	3001      	adds	r0, #1
 8011cf0:	f43f af45 	beq.w	8011b7e <_printf_float+0xb6>
 8011cf4:	f04f 0900 	mov.w	r9, #0
 8011cf8:	f108 38ff 	add.w	r8, r8, #4294967295
 8011cfc:	f104 0a1a 	add.w	sl, r4, #26
 8011d00:	45c8      	cmp	r8, r9
 8011d02:	dc09      	bgt.n	8011d18 <_printf_float+0x250>
 8011d04:	6823      	ldr	r3, [r4, #0]
 8011d06:	079b      	lsls	r3, r3, #30
 8011d08:	f100 8103 	bmi.w	8011f12 <_printf_float+0x44a>
 8011d0c:	68e0      	ldr	r0, [r4, #12]
 8011d0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d10:	4298      	cmp	r0, r3
 8011d12:	bfb8      	it	lt
 8011d14:	4618      	movlt	r0, r3
 8011d16:	e734      	b.n	8011b82 <_printf_float+0xba>
 8011d18:	2301      	movs	r3, #1
 8011d1a:	4652      	mov	r2, sl
 8011d1c:	4631      	mov	r1, r6
 8011d1e:	4628      	mov	r0, r5
 8011d20:	47b8      	blx	r7
 8011d22:	3001      	adds	r0, #1
 8011d24:	f43f af2b 	beq.w	8011b7e <_printf_float+0xb6>
 8011d28:	f109 0901 	add.w	r9, r9, #1
 8011d2c:	e7e8      	b.n	8011d00 <_printf_float+0x238>
 8011d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	dc39      	bgt.n	8011da8 <_printf_float+0x2e0>
 8011d34:	4a1b      	ldr	r2, [pc, #108]	@ (8011da4 <_printf_float+0x2dc>)
 8011d36:	2301      	movs	r3, #1
 8011d38:	4631      	mov	r1, r6
 8011d3a:	4628      	mov	r0, r5
 8011d3c:	47b8      	blx	r7
 8011d3e:	3001      	adds	r0, #1
 8011d40:	f43f af1d 	beq.w	8011b7e <_printf_float+0xb6>
 8011d44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011d48:	ea59 0303 	orrs.w	r3, r9, r3
 8011d4c:	d102      	bne.n	8011d54 <_printf_float+0x28c>
 8011d4e:	6823      	ldr	r3, [r4, #0]
 8011d50:	07d9      	lsls	r1, r3, #31
 8011d52:	d5d7      	bpl.n	8011d04 <_printf_float+0x23c>
 8011d54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d58:	4631      	mov	r1, r6
 8011d5a:	4628      	mov	r0, r5
 8011d5c:	47b8      	blx	r7
 8011d5e:	3001      	adds	r0, #1
 8011d60:	f43f af0d 	beq.w	8011b7e <_printf_float+0xb6>
 8011d64:	f04f 0a00 	mov.w	sl, #0
 8011d68:	f104 0b1a 	add.w	fp, r4, #26
 8011d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d6e:	425b      	negs	r3, r3
 8011d70:	4553      	cmp	r3, sl
 8011d72:	dc01      	bgt.n	8011d78 <_printf_float+0x2b0>
 8011d74:	464b      	mov	r3, r9
 8011d76:	e793      	b.n	8011ca0 <_printf_float+0x1d8>
 8011d78:	2301      	movs	r3, #1
 8011d7a:	465a      	mov	r2, fp
 8011d7c:	4631      	mov	r1, r6
 8011d7e:	4628      	mov	r0, r5
 8011d80:	47b8      	blx	r7
 8011d82:	3001      	adds	r0, #1
 8011d84:	f43f aefb 	beq.w	8011b7e <_printf_float+0xb6>
 8011d88:	f10a 0a01 	add.w	sl, sl, #1
 8011d8c:	e7ee      	b.n	8011d6c <_printf_float+0x2a4>
 8011d8e:	bf00      	nop
 8011d90:	7fefffff 	.word	0x7fefffff
 8011d94:	0801739c 	.word	0x0801739c
 8011d98:	08017398 	.word	0x08017398
 8011d9c:	080173a4 	.word	0x080173a4
 8011da0:	080173a0 	.word	0x080173a0
 8011da4:	080173a8 	.word	0x080173a8
 8011da8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011daa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011dae:	4553      	cmp	r3, sl
 8011db0:	bfa8      	it	ge
 8011db2:	4653      	movge	r3, sl
 8011db4:	2b00      	cmp	r3, #0
 8011db6:	4699      	mov	r9, r3
 8011db8:	dc36      	bgt.n	8011e28 <_printf_float+0x360>
 8011dba:	f04f 0b00 	mov.w	fp, #0
 8011dbe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011dc2:	f104 021a 	add.w	r2, r4, #26
 8011dc6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011dc8:	9306      	str	r3, [sp, #24]
 8011dca:	eba3 0309 	sub.w	r3, r3, r9
 8011dce:	455b      	cmp	r3, fp
 8011dd0:	dc31      	bgt.n	8011e36 <_printf_float+0x36e>
 8011dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011dd4:	459a      	cmp	sl, r3
 8011dd6:	dc3a      	bgt.n	8011e4e <_printf_float+0x386>
 8011dd8:	6823      	ldr	r3, [r4, #0]
 8011dda:	07da      	lsls	r2, r3, #31
 8011ddc:	d437      	bmi.n	8011e4e <_printf_float+0x386>
 8011dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011de0:	ebaa 0903 	sub.w	r9, sl, r3
 8011de4:	9b06      	ldr	r3, [sp, #24]
 8011de6:	ebaa 0303 	sub.w	r3, sl, r3
 8011dea:	4599      	cmp	r9, r3
 8011dec:	bfa8      	it	ge
 8011dee:	4699      	movge	r9, r3
 8011df0:	f1b9 0f00 	cmp.w	r9, #0
 8011df4:	dc33      	bgt.n	8011e5e <_printf_float+0x396>
 8011df6:	f04f 0800 	mov.w	r8, #0
 8011dfa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011dfe:	f104 0b1a 	add.w	fp, r4, #26
 8011e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e04:	ebaa 0303 	sub.w	r3, sl, r3
 8011e08:	eba3 0309 	sub.w	r3, r3, r9
 8011e0c:	4543      	cmp	r3, r8
 8011e0e:	f77f af79 	ble.w	8011d04 <_printf_float+0x23c>
 8011e12:	2301      	movs	r3, #1
 8011e14:	465a      	mov	r2, fp
 8011e16:	4631      	mov	r1, r6
 8011e18:	4628      	mov	r0, r5
 8011e1a:	47b8      	blx	r7
 8011e1c:	3001      	adds	r0, #1
 8011e1e:	f43f aeae 	beq.w	8011b7e <_printf_float+0xb6>
 8011e22:	f108 0801 	add.w	r8, r8, #1
 8011e26:	e7ec      	b.n	8011e02 <_printf_float+0x33a>
 8011e28:	4642      	mov	r2, r8
 8011e2a:	4631      	mov	r1, r6
 8011e2c:	4628      	mov	r0, r5
 8011e2e:	47b8      	blx	r7
 8011e30:	3001      	adds	r0, #1
 8011e32:	d1c2      	bne.n	8011dba <_printf_float+0x2f2>
 8011e34:	e6a3      	b.n	8011b7e <_printf_float+0xb6>
 8011e36:	2301      	movs	r3, #1
 8011e38:	4631      	mov	r1, r6
 8011e3a:	4628      	mov	r0, r5
 8011e3c:	9206      	str	r2, [sp, #24]
 8011e3e:	47b8      	blx	r7
 8011e40:	3001      	adds	r0, #1
 8011e42:	f43f ae9c 	beq.w	8011b7e <_printf_float+0xb6>
 8011e46:	9a06      	ldr	r2, [sp, #24]
 8011e48:	f10b 0b01 	add.w	fp, fp, #1
 8011e4c:	e7bb      	b.n	8011dc6 <_printf_float+0x2fe>
 8011e4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e52:	4631      	mov	r1, r6
 8011e54:	4628      	mov	r0, r5
 8011e56:	47b8      	blx	r7
 8011e58:	3001      	adds	r0, #1
 8011e5a:	d1c0      	bne.n	8011dde <_printf_float+0x316>
 8011e5c:	e68f      	b.n	8011b7e <_printf_float+0xb6>
 8011e5e:	9a06      	ldr	r2, [sp, #24]
 8011e60:	464b      	mov	r3, r9
 8011e62:	4442      	add	r2, r8
 8011e64:	4631      	mov	r1, r6
 8011e66:	4628      	mov	r0, r5
 8011e68:	47b8      	blx	r7
 8011e6a:	3001      	adds	r0, #1
 8011e6c:	d1c3      	bne.n	8011df6 <_printf_float+0x32e>
 8011e6e:	e686      	b.n	8011b7e <_printf_float+0xb6>
 8011e70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011e74:	f1ba 0f01 	cmp.w	sl, #1
 8011e78:	dc01      	bgt.n	8011e7e <_printf_float+0x3b6>
 8011e7a:	07db      	lsls	r3, r3, #31
 8011e7c:	d536      	bpl.n	8011eec <_printf_float+0x424>
 8011e7e:	2301      	movs	r3, #1
 8011e80:	4642      	mov	r2, r8
 8011e82:	4631      	mov	r1, r6
 8011e84:	4628      	mov	r0, r5
 8011e86:	47b8      	blx	r7
 8011e88:	3001      	adds	r0, #1
 8011e8a:	f43f ae78 	beq.w	8011b7e <_printf_float+0xb6>
 8011e8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011e92:	4631      	mov	r1, r6
 8011e94:	4628      	mov	r0, r5
 8011e96:	47b8      	blx	r7
 8011e98:	3001      	adds	r0, #1
 8011e9a:	f43f ae70 	beq.w	8011b7e <_printf_float+0xb6>
 8011e9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011ea2:	2200      	movs	r2, #0
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011eaa:	f7ee fe15 	bl	8000ad8 <__aeabi_dcmpeq>
 8011eae:	b9c0      	cbnz	r0, 8011ee2 <_printf_float+0x41a>
 8011eb0:	4653      	mov	r3, sl
 8011eb2:	f108 0201 	add.w	r2, r8, #1
 8011eb6:	4631      	mov	r1, r6
 8011eb8:	4628      	mov	r0, r5
 8011eba:	47b8      	blx	r7
 8011ebc:	3001      	adds	r0, #1
 8011ebe:	d10c      	bne.n	8011eda <_printf_float+0x412>
 8011ec0:	e65d      	b.n	8011b7e <_printf_float+0xb6>
 8011ec2:	2301      	movs	r3, #1
 8011ec4:	465a      	mov	r2, fp
 8011ec6:	4631      	mov	r1, r6
 8011ec8:	4628      	mov	r0, r5
 8011eca:	47b8      	blx	r7
 8011ecc:	3001      	adds	r0, #1
 8011ece:	f43f ae56 	beq.w	8011b7e <_printf_float+0xb6>
 8011ed2:	f108 0801 	add.w	r8, r8, #1
 8011ed6:	45d0      	cmp	r8, sl
 8011ed8:	dbf3      	blt.n	8011ec2 <_printf_float+0x3fa>
 8011eda:	464b      	mov	r3, r9
 8011edc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011ee0:	e6df      	b.n	8011ca2 <_printf_float+0x1da>
 8011ee2:	f04f 0800 	mov.w	r8, #0
 8011ee6:	f104 0b1a 	add.w	fp, r4, #26
 8011eea:	e7f4      	b.n	8011ed6 <_printf_float+0x40e>
 8011eec:	2301      	movs	r3, #1
 8011eee:	4642      	mov	r2, r8
 8011ef0:	e7e1      	b.n	8011eb6 <_printf_float+0x3ee>
 8011ef2:	2301      	movs	r3, #1
 8011ef4:	464a      	mov	r2, r9
 8011ef6:	4631      	mov	r1, r6
 8011ef8:	4628      	mov	r0, r5
 8011efa:	47b8      	blx	r7
 8011efc:	3001      	adds	r0, #1
 8011efe:	f43f ae3e 	beq.w	8011b7e <_printf_float+0xb6>
 8011f02:	f108 0801 	add.w	r8, r8, #1
 8011f06:	68e3      	ldr	r3, [r4, #12]
 8011f08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011f0a:	1a5b      	subs	r3, r3, r1
 8011f0c:	4543      	cmp	r3, r8
 8011f0e:	dcf0      	bgt.n	8011ef2 <_printf_float+0x42a>
 8011f10:	e6fc      	b.n	8011d0c <_printf_float+0x244>
 8011f12:	f04f 0800 	mov.w	r8, #0
 8011f16:	f104 0919 	add.w	r9, r4, #25
 8011f1a:	e7f4      	b.n	8011f06 <_printf_float+0x43e>

08011f1c <_printf_common>:
 8011f1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f20:	4616      	mov	r6, r2
 8011f22:	4698      	mov	r8, r3
 8011f24:	688a      	ldr	r2, [r1, #8]
 8011f26:	690b      	ldr	r3, [r1, #16]
 8011f28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011f2c:	4293      	cmp	r3, r2
 8011f2e:	bfb8      	it	lt
 8011f30:	4613      	movlt	r3, r2
 8011f32:	6033      	str	r3, [r6, #0]
 8011f34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011f38:	4607      	mov	r7, r0
 8011f3a:	460c      	mov	r4, r1
 8011f3c:	b10a      	cbz	r2, 8011f42 <_printf_common+0x26>
 8011f3e:	3301      	adds	r3, #1
 8011f40:	6033      	str	r3, [r6, #0]
 8011f42:	6823      	ldr	r3, [r4, #0]
 8011f44:	0699      	lsls	r1, r3, #26
 8011f46:	bf42      	ittt	mi
 8011f48:	6833      	ldrmi	r3, [r6, #0]
 8011f4a:	3302      	addmi	r3, #2
 8011f4c:	6033      	strmi	r3, [r6, #0]
 8011f4e:	6825      	ldr	r5, [r4, #0]
 8011f50:	f015 0506 	ands.w	r5, r5, #6
 8011f54:	d106      	bne.n	8011f64 <_printf_common+0x48>
 8011f56:	f104 0a19 	add.w	sl, r4, #25
 8011f5a:	68e3      	ldr	r3, [r4, #12]
 8011f5c:	6832      	ldr	r2, [r6, #0]
 8011f5e:	1a9b      	subs	r3, r3, r2
 8011f60:	42ab      	cmp	r3, r5
 8011f62:	dc26      	bgt.n	8011fb2 <_printf_common+0x96>
 8011f64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011f68:	6822      	ldr	r2, [r4, #0]
 8011f6a:	3b00      	subs	r3, #0
 8011f6c:	bf18      	it	ne
 8011f6e:	2301      	movne	r3, #1
 8011f70:	0692      	lsls	r2, r2, #26
 8011f72:	d42b      	bmi.n	8011fcc <_printf_common+0xb0>
 8011f74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011f78:	4641      	mov	r1, r8
 8011f7a:	4638      	mov	r0, r7
 8011f7c:	47c8      	blx	r9
 8011f7e:	3001      	adds	r0, #1
 8011f80:	d01e      	beq.n	8011fc0 <_printf_common+0xa4>
 8011f82:	6823      	ldr	r3, [r4, #0]
 8011f84:	6922      	ldr	r2, [r4, #16]
 8011f86:	f003 0306 	and.w	r3, r3, #6
 8011f8a:	2b04      	cmp	r3, #4
 8011f8c:	bf02      	ittt	eq
 8011f8e:	68e5      	ldreq	r5, [r4, #12]
 8011f90:	6833      	ldreq	r3, [r6, #0]
 8011f92:	1aed      	subeq	r5, r5, r3
 8011f94:	68a3      	ldr	r3, [r4, #8]
 8011f96:	bf0c      	ite	eq
 8011f98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011f9c:	2500      	movne	r5, #0
 8011f9e:	4293      	cmp	r3, r2
 8011fa0:	bfc4      	itt	gt
 8011fa2:	1a9b      	subgt	r3, r3, r2
 8011fa4:	18ed      	addgt	r5, r5, r3
 8011fa6:	2600      	movs	r6, #0
 8011fa8:	341a      	adds	r4, #26
 8011faa:	42b5      	cmp	r5, r6
 8011fac:	d11a      	bne.n	8011fe4 <_printf_common+0xc8>
 8011fae:	2000      	movs	r0, #0
 8011fb0:	e008      	b.n	8011fc4 <_printf_common+0xa8>
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	4652      	mov	r2, sl
 8011fb6:	4641      	mov	r1, r8
 8011fb8:	4638      	mov	r0, r7
 8011fba:	47c8      	blx	r9
 8011fbc:	3001      	adds	r0, #1
 8011fbe:	d103      	bne.n	8011fc8 <_printf_common+0xac>
 8011fc0:	f04f 30ff 	mov.w	r0, #4294967295
 8011fc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fc8:	3501      	adds	r5, #1
 8011fca:	e7c6      	b.n	8011f5a <_printf_common+0x3e>
 8011fcc:	18e1      	adds	r1, r4, r3
 8011fce:	1c5a      	adds	r2, r3, #1
 8011fd0:	2030      	movs	r0, #48	@ 0x30
 8011fd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011fd6:	4422      	add	r2, r4
 8011fd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011fdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011fe0:	3302      	adds	r3, #2
 8011fe2:	e7c7      	b.n	8011f74 <_printf_common+0x58>
 8011fe4:	2301      	movs	r3, #1
 8011fe6:	4622      	mov	r2, r4
 8011fe8:	4641      	mov	r1, r8
 8011fea:	4638      	mov	r0, r7
 8011fec:	47c8      	blx	r9
 8011fee:	3001      	adds	r0, #1
 8011ff0:	d0e6      	beq.n	8011fc0 <_printf_common+0xa4>
 8011ff2:	3601      	adds	r6, #1
 8011ff4:	e7d9      	b.n	8011faa <_printf_common+0x8e>
	...

08011ff8 <_printf_i>:
 8011ff8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011ffc:	7e0f      	ldrb	r7, [r1, #24]
 8011ffe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012000:	2f78      	cmp	r7, #120	@ 0x78
 8012002:	4691      	mov	r9, r2
 8012004:	4680      	mov	r8, r0
 8012006:	460c      	mov	r4, r1
 8012008:	469a      	mov	sl, r3
 801200a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801200e:	d807      	bhi.n	8012020 <_printf_i+0x28>
 8012010:	2f62      	cmp	r7, #98	@ 0x62
 8012012:	d80a      	bhi.n	801202a <_printf_i+0x32>
 8012014:	2f00      	cmp	r7, #0
 8012016:	f000 80d1 	beq.w	80121bc <_printf_i+0x1c4>
 801201a:	2f58      	cmp	r7, #88	@ 0x58
 801201c:	f000 80b8 	beq.w	8012190 <_printf_i+0x198>
 8012020:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012024:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012028:	e03a      	b.n	80120a0 <_printf_i+0xa8>
 801202a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801202e:	2b15      	cmp	r3, #21
 8012030:	d8f6      	bhi.n	8012020 <_printf_i+0x28>
 8012032:	a101      	add	r1, pc, #4	@ (adr r1, 8012038 <_printf_i+0x40>)
 8012034:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012038:	08012091 	.word	0x08012091
 801203c:	080120a5 	.word	0x080120a5
 8012040:	08012021 	.word	0x08012021
 8012044:	08012021 	.word	0x08012021
 8012048:	08012021 	.word	0x08012021
 801204c:	08012021 	.word	0x08012021
 8012050:	080120a5 	.word	0x080120a5
 8012054:	08012021 	.word	0x08012021
 8012058:	08012021 	.word	0x08012021
 801205c:	08012021 	.word	0x08012021
 8012060:	08012021 	.word	0x08012021
 8012064:	080121a3 	.word	0x080121a3
 8012068:	080120cf 	.word	0x080120cf
 801206c:	0801215d 	.word	0x0801215d
 8012070:	08012021 	.word	0x08012021
 8012074:	08012021 	.word	0x08012021
 8012078:	080121c5 	.word	0x080121c5
 801207c:	08012021 	.word	0x08012021
 8012080:	080120cf 	.word	0x080120cf
 8012084:	08012021 	.word	0x08012021
 8012088:	08012021 	.word	0x08012021
 801208c:	08012165 	.word	0x08012165
 8012090:	6833      	ldr	r3, [r6, #0]
 8012092:	1d1a      	adds	r2, r3, #4
 8012094:	681b      	ldr	r3, [r3, #0]
 8012096:	6032      	str	r2, [r6, #0]
 8012098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801209c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80120a0:	2301      	movs	r3, #1
 80120a2:	e09c      	b.n	80121de <_printf_i+0x1e6>
 80120a4:	6833      	ldr	r3, [r6, #0]
 80120a6:	6820      	ldr	r0, [r4, #0]
 80120a8:	1d19      	adds	r1, r3, #4
 80120aa:	6031      	str	r1, [r6, #0]
 80120ac:	0606      	lsls	r6, r0, #24
 80120ae:	d501      	bpl.n	80120b4 <_printf_i+0xbc>
 80120b0:	681d      	ldr	r5, [r3, #0]
 80120b2:	e003      	b.n	80120bc <_printf_i+0xc4>
 80120b4:	0645      	lsls	r5, r0, #25
 80120b6:	d5fb      	bpl.n	80120b0 <_printf_i+0xb8>
 80120b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80120bc:	2d00      	cmp	r5, #0
 80120be:	da03      	bge.n	80120c8 <_printf_i+0xd0>
 80120c0:	232d      	movs	r3, #45	@ 0x2d
 80120c2:	426d      	negs	r5, r5
 80120c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80120c8:	4858      	ldr	r0, [pc, #352]	@ (801222c <_printf_i+0x234>)
 80120ca:	230a      	movs	r3, #10
 80120cc:	e011      	b.n	80120f2 <_printf_i+0xfa>
 80120ce:	6821      	ldr	r1, [r4, #0]
 80120d0:	6833      	ldr	r3, [r6, #0]
 80120d2:	0608      	lsls	r0, r1, #24
 80120d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80120d8:	d402      	bmi.n	80120e0 <_printf_i+0xe8>
 80120da:	0649      	lsls	r1, r1, #25
 80120dc:	bf48      	it	mi
 80120de:	b2ad      	uxthmi	r5, r5
 80120e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80120e2:	4852      	ldr	r0, [pc, #328]	@ (801222c <_printf_i+0x234>)
 80120e4:	6033      	str	r3, [r6, #0]
 80120e6:	bf14      	ite	ne
 80120e8:	230a      	movne	r3, #10
 80120ea:	2308      	moveq	r3, #8
 80120ec:	2100      	movs	r1, #0
 80120ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80120f2:	6866      	ldr	r6, [r4, #4]
 80120f4:	60a6      	str	r6, [r4, #8]
 80120f6:	2e00      	cmp	r6, #0
 80120f8:	db05      	blt.n	8012106 <_printf_i+0x10e>
 80120fa:	6821      	ldr	r1, [r4, #0]
 80120fc:	432e      	orrs	r6, r5
 80120fe:	f021 0104 	bic.w	r1, r1, #4
 8012102:	6021      	str	r1, [r4, #0]
 8012104:	d04b      	beq.n	801219e <_printf_i+0x1a6>
 8012106:	4616      	mov	r6, r2
 8012108:	fbb5 f1f3 	udiv	r1, r5, r3
 801210c:	fb03 5711 	mls	r7, r3, r1, r5
 8012110:	5dc7      	ldrb	r7, [r0, r7]
 8012112:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012116:	462f      	mov	r7, r5
 8012118:	42bb      	cmp	r3, r7
 801211a:	460d      	mov	r5, r1
 801211c:	d9f4      	bls.n	8012108 <_printf_i+0x110>
 801211e:	2b08      	cmp	r3, #8
 8012120:	d10b      	bne.n	801213a <_printf_i+0x142>
 8012122:	6823      	ldr	r3, [r4, #0]
 8012124:	07df      	lsls	r7, r3, #31
 8012126:	d508      	bpl.n	801213a <_printf_i+0x142>
 8012128:	6923      	ldr	r3, [r4, #16]
 801212a:	6861      	ldr	r1, [r4, #4]
 801212c:	4299      	cmp	r1, r3
 801212e:	bfde      	ittt	le
 8012130:	2330      	movle	r3, #48	@ 0x30
 8012132:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012136:	f106 36ff 	addle.w	r6, r6, #4294967295
 801213a:	1b92      	subs	r2, r2, r6
 801213c:	6122      	str	r2, [r4, #16]
 801213e:	f8cd a000 	str.w	sl, [sp]
 8012142:	464b      	mov	r3, r9
 8012144:	aa03      	add	r2, sp, #12
 8012146:	4621      	mov	r1, r4
 8012148:	4640      	mov	r0, r8
 801214a:	f7ff fee7 	bl	8011f1c <_printf_common>
 801214e:	3001      	adds	r0, #1
 8012150:	d14a      	bne.n	80121e8 <_printf_i+0x1f0>
 8012152:	f04f 30ff 	mov.w	r0, #4294967295
 8012156:	b004      	add	sp, #16
 8012158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801215c:	6823      	ldr	r3, [r4, #0]
 801215e:	f043 0320 	orr.w	r3, r3, #32
 8012162:	6023      	str	r3, [r4, #0]
 8012164:	4832      	ldr	r0, [pc, #200]	@ (8012230 <_printf_i+0x238>)
 8012166:	2778      	movs	r7, #120	@ 0x78
 8012168:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801216c:	6823      	ldr	r3, [r4, #0]
 801216e:	6831      	ldr	r1, [r6, #0]
 8012170:	061f      	lsls	r7, r3, #24
 8012172:	f851 5b04 	ldr.w	r5, [r1], #4
 8012176:	d402      	bmi.n	801217e <_printf_i+0x186>
 8012178:	065f      	lsls	r7, r3, #25
 801217a:	bf48      	it	mi
 801217c:	b2ad      	uxthmi	r5, r5
 801217e:	6031      	str	r1, [r6, #0]
 8012180:	07d9      	lsls	r1, r3, #31
 8012182:	bf44      	itt	mi
 8012184:	f043 0320 	orrmi.w	r3, r3, #32
 8012188:	6023      	strmi	r3, [r4, #0]
 801218a:	b11d      	cbz	r5, 8012194 <_printf_i+0x19c>
 801218c:	2310      	movs	r3, #16
 801218e:	e7ad      	b.n	80120ec <_printf_i+0xf4>
 8012190:	4826      	ldr	r0, [pc, #152]	@ (801222c <_printf_i+0x234>)
 8012192:	e7e9      	b.n	8012168 <_printf_i+0x170>
 8012194:	6823      	ldr	r3, [r4, #0]
 8012196:	f023 0320 	bic.w	r3, r3, #32
 801219a:	6023      	str	r3, [r4, #0]
 801219c:	e7f6      	b.n	801218c <_printf_i+0x194>
 801219e:	4616      	mov	r6, r2
 80121a0:	e7bd      	b.n	801211e <_printf_i+0x126>
 80121a2:	6833      	ldr	r3, [r6, #0]
 80121a4:	6825      	ldr	r5, [r4, #0]
 80121a6:	6961      	ldr	r1, [r4, #20]
 80121a8:	1d18      	adds	r0, r3, #4
 80121aa:	6030      	str	r0, [r6, #0]
 80121ac:	062e      	lsls	r6, r5, #24
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	d501      	bpl.n	80121b6 <_printf_i+0x1be>
 80121b2:	6019      	str	r1, [r3, #0]
 80121b4:	e002      	b.n	80121bc <_printf_i+0x1c4>
 80121b6:	0668      	lsls	r0, r5, #25
 80121b8:	d5fb      	bpl.n	80121b2 <_printf_i+0x1ba>
 80121ba:	8019      	strh	r1, [r3, #0]
 80121bc:	2300      	movs	r3, #0
 80121be:	6123      	str	r3, [r4, #16]
 80121c0:	4616      	mov	r6, r2
 80121c2:	e7bc      	b.n	801213e <_printf_i+0x146>
 80121c4:	6833      	ldr	r3, [r6, #0]
 80121c6:	1d1a      	adds	r2, r3, #4
 80121c8:	6032      	str	r2, [r6, #0]
 80121ca:	681e      	ldr	r6, [r3, #0]
 80121cc:	6862      	ldr	r2, [r4, #4]
 80121ce:	2100      	movs	r1, #0
 80121d0:	4630      	mov	r0, r6
 80121d2:	f7ee f805 	bl	80001e0 <memchr>
 80121d6:	b108      	cbz	r0, 80121dc <_printf_i+0x1e4>
 80121d8:	1b80      	subs	r0, r0, r6
 80121da:	6060      	str	r0, [r4, #4]
 80121dc:	6863      	ldr	r3, [r4, #4]
 80121de:	6123      	str	r3, [r4, #16]
 80121e0:	2300      	movs	r3, #0
 80121e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80121e6:	e7aa      	b.n	801213e <_printf_i+0x146>
 80121e8:	6923      	ldr	r3, [r4, #16]
 80121ea:	4632      	mov	r2, r6
 80121ec:	4649      	mov	r1, r9
 80121ee:	4640      	mov	r0, r8
 80121f0:	47d0      	blx	sl
 80121f2:	3001      	adds	r0, #1
 80121f4:	d0ad      	beq.n	8012152 <_printf_i+0x15a>
 80121f6:	6823      	ldr	r3, [r4, #0]
 80121f8:	079b      	lsls	r3, r3, #30
 80121fa:	d413      	bmi.n	8012224 <_printf_i+0x22c>
 80121fc:	68e0      	ldr	r0, [r4, #12]
 80121fe:	9b03      	ldr	r3, [sp, #12]
 8012200:	4298      	cmp	r0, r3
 8012202:	bfb8      	it	lt
 8012204:	4618      	movlt	r0, r3
 8012206:	e7a6      	b.n	8012156 <_printf_i+0x15e>
 8012208:	2301      	movs	r3, #1
 801220a:	4632      	mov	r2, r6
 801220c:	4649      	mov	r1, r9
 801220e:	4640      	mov	r0, r8
 8012210:	47d0      	blx	sl
 8012212:	3001      	adds	r0, #1
 8012214:	d09d      	beq.n	8012152 <_printf_i+0x15a>
 8012216:	3501      	adds	r5, #1
 8012218:	68e3      	ldr	r3, [r4, #12]
 801221a:	9903      	ldr	r1, [sp, #12]
 801221c:	1a5b      	subs	r3, r3, r1
 801221e:	42ab      	cmp	r3, r5
 8012220:	dcf2      	bgt.n	8012208 <_printf_i+0x210>
 8012222:	e7eb      	b.n	80121fc <_printf_i+0x204>
 8012224:	2500      	movs	r5, #0
 8012226:	f104 0619 	add.w	r6, r4, #25
 801222a:	e7f5      	b.n	8012218 <_printf_i+0x220>
 801222c:	080173aa 	.word	0x080173aa
 8012230:	080173bb 	.word	0x080173bb

08012234 <_scanf_float>:
 8012234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012238:	b087      	sub	sp, #28
 801223a:	4691      	mov	r9, r2
 801223c:	9303      	str	r3, [sp, #12]
 801223e:	688b      	ldr	r3, [r1, #8]
 8012240:	1e5a      	subs	r2, r3, #1
 8012242:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012246:	bf81      	itttt	hi
 8012248:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801224c:	eb03 0b05 	addhi.w	fp, r3, r5
 8012250:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012254:	608b      	strhi	r3, [r1, #8]
 8012256:	680b      	ldr	r3, [r1, #0]
 8012258:	460a      	mov	r2, r1
 801225a:	f04f 0500 	mov.w	r5, #0
 801225e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8012262:	f842 3b1c 	str.w	r3, [r2], #28
 8012266:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801226a:	4680      	mov	r8, r0
 801226c:	460c      	mov	r4, r1
 801226e:	bf98      	it	ls
 8012270:	f04f 0b00 	movls.w	fp, #0
 8012274:	9201      	str	r2, [sp, #4]
 8012276:	4616      	mov	r6, r2
 8012278:	46aa      	mov	sl, r5
 801227a:	462f      	mov	r7, r5
 801227c:	9502      	str	r5, [sp, #8]
 801227e:	68a2      	ldr	r2, [r4, #8]
 8012280:	b15a      	cbz	r2, 801229a <_scanf_float+0x66>
 8012282:	f8d9 3000 	ldr.w	r3, [r9]
 8012286:	781b      	ldrb	r3, [r3, #0]
 8012288:	2b4e      	cmp	r3, #78	@ 0x4e
 801228a:	d863      	bhi.n	8012354 <_scanf_float+0x120>
 801228c:	2b40      	cmp	r3, #64	@ 0x40
 801228e:	d83b      	bhi.n	8012308 <_scanf_float+0xd4>
 8012290:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8012294:	b2c8      	uxtb	r0, r1
 8012296:	280e      	cmp	r0, #14
 8012298:	d939      	bls.n	801230e <_scanf_float+0xda>
 801229a:	b11f      	cbz	r7, 80122a4 <_scanf_float+0x70>
 801229c:	6823      	ldr	r3, [r4, #0]
 801229e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80122a2:	6023      	str	r3, [r4, #0]
 80122a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80122a8:	f1ba 0f01 	cmp.w	sl, #1
 80122ac:	f200 8114 	bhi.w	80124d8 <_scanf_float+0x2a4>
 80122b0:	9b01      	ldr	r3, [sp, #4]
 80122b2:	429e      	cmp	r6, r3
 80122b4:	f200 8105 	bhi.w	80124c2 <_scanf_float+0x28e>
 80122b8:	2001      	movs	r0, #1
 80122ba:	b007      	add	sp, #28
 80122bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80122c4:	2a0d      	cmp	r2, #13
 80122c6:	d8e8      	bhi.n	801229a <_scanf_float+0x66>
 80122c8:	a101      	add	r1, pc, #4	@ (adr r1, 80122d0 <_scanf_float+0x9c>)
 80122ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80122ce:	bf00      	nop
 80122d0:	08012419 	.word	0x08012419
 80122d4:	0801229b 	.word	0x0801229b
 80122d8:	0801229b 	.word	0x0801229b
 80122dc:	0801229b 	.word	0x0801229b
 80122e0:	08012475 	.word	0x08012475
 80122e4:	0801244f 	.word	0x0801244f
 80122e8:	0801229b 	.word	0x0801229b
 80122ec:	0801229b 	.word	0x0801229b
 80122f0:	08012427 	.word	0x08012427
 80122f4:	0801229b 	.word	0x0801229b
 80122f8:	0801229b 	.word	0x0801229b
 80122fc:	0801229b 	.word	0x0801229b
 8012300:	0801229b 	.word	0x0801229b
 8012304:	080123e3 	.word	0x080123e3
 8012308:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801230c:	e7da      	b.n	80122c4 <_scanf_float+0x90>
 801230e:	290e      	cmp	r1, #14
 8012310:	d8c3      	bhi.n	801229a <_scanf_float+0x66>
 8012312:	a001      	add	r0, pc, #4	@ (adr r0, 8012318 <_scanf_float+0xe4>)
 8012314:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012318:	080123d3 	.word	0x080123d3
 801231c:	0801229b 	.word	0x0801229b
 8012320:	080123d3 	.word	0x080123d3
 8012324:	08012463 	.word	0x08012463
 8012328:	0801229b 	.word	0x0801229b
 801232c:	08012375 	.word	0x08012375
 8012330:	080123b9 	.word	0x080123b9
 8012334:	080123b9 	.word	0x080123b9
 8012338:	080123b9 	.word	0x080123b9
 801233c:	080123b9 	.word	0x080123b9
 8012340:	080123b9 	.word	0x080123b9
 8012344:	080123b9 	.word	0x080123b9
 8012348:	080123b9 	.word	0x080123b9
 801234c:	080123b9 	.word	0x080123b9
 8012350:	080123b9 	.word	0x080123b9
 8012354:	2b6e      	cmp	r3, #110	@ 0x6e
 8012356:	d809      	bhi.n	801236c <_scanf_float+0x138>
 8012358:	2b60      	cmp	r3, #96	@ 0x60
 801235a:	d8b1      	bhi.n	80122c0 <_scanf_float+0x8c>
 801235c:	2b54      	cmp	r3, #84	@ 0x54
 801235e:	d07b      	beq.n	8012458 <_scanf_float+0x224>
 8012360:	2b59      	cmp	r3, #89	@ 0x59
 8012362:	d19a      	bne.n	801229a <_scanf_float+0x66>
 8012364:	2d07      	cmp	r5, #7
 8012366:	d198      	bne.n	801229a <_scanf_float+0x66>
 8012368:	2508      	movs	r5, #8
 801236a:	e02f      	b.n	80123cc <_scanf_float+0x198>
 801236c:	2b74      	cmp	r3, #116	@ 0x74
 801236e:	d073      	beq.n	8012458 <_scanf_float+0x224>
 8012370:	2b79      	cmp	r3, #121	@ 0x79
 8012372:	e7f6      	b.n	8012362 <_scanf_float+0x12e>
 8012374:	6821      	ldr	r1, [r4, #0]
 8012376:	05c8      	lsls	r0, r1, #23
 8012378:	d51e      	bpl.n	80123b8 <_scanf_float+0x184>
 801237a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801237e:	6021      	str	r1, [r4, #0]
 8012380:	3701      	adds	r7, #1
 8012382:	f1bb 0f00 	cmp.w	fp, #0
 8012386:	d003      	beq.n	8012390 <_scanf_float+0x15c>
 8012388:	3201      	adds	r2, #1
 801238a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801238e:	60a2      	str	r2, [r4, #8]
 8012390:	68a3      	ldr	r3, [r4, #8]
 8012392:	3b01      	subs	r3, #1
 8012394:	60a3      	str	r3, [r4, #8]
 8012396:	6923      	ldr	r3, [r4, #16]
 8012398:	3301      	adds	r3, #1
 801239a:	6123      	str	r3, [r4, #16]
 801239c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80123a0:	3b01      	subs	r3, #1
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	f8c9 3004 	str.w	r3, [r9, #4]
 80123a8:	f340 8082 	ble.w	80124b0 <_scanf_float+0x27c>
 80123ac:	f8d9 3000 	ldr.w	r3, [r9]
 80123b0:	3301      	adds	r3, #1
 80123b2:	f8c9 3000 	str.w	r3, [r9]
 80123b6:	e762      	b.n	801227e <_scanf_float+0x4a>
 80123b8:	eb1a 0105 	adds.w	r1, sl, r5
 80123bc:	f47f af6d 	bne.w	801229a <_scanf_float+0x66>
 80123c0:	6822      	ldr	r2, [r4, #0]
 80123c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80123c6:	6022      	str	r2, [r4, #0]
 80123c8:	460d      	mov	r5, r1
 80123ca:	468a      	mov	sl, r1
 80123cc:	f806 3b01 	strb.w	r3, [r6], #1
 80123d0:	e7de      	b.n	8012390 <_scanf_float+0x15c>
 80123d2:	6822      	ldr	r2, [r4, #0]
 80123d4:	0610      	lsls	r0, r2, #24
 80123d6:	f57f af60 	bpl.w	801229a <_scanf_float+0x66>
 80123da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80123de:	6022      	str	r2, [r4, #0]
 80123e0:	e7f4      	b.n	80123cc <_scanf_float+0x198>
 80123e2:	f1ba 0f00 	cmp.w	sl, #0
 80123e6:	d10c      	bne.n	8012402 <_scanf_float+0x1ce>
 80123e8:	b977      	cbnz	r7, 8012408 <_scanf_float+0x1d4>
 80123ea:	6822      	ldr	r2, [r4, #0]
 80123ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80123f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80123f4:	d108      	bne.n	8012408 <_scanf_float+0x1d4>
 80123f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80123fa:	6022      	str	r2, [r4, #0]
 80123fc:	f04f 0a01 	mov.w	sl, #1
 8012400:	e7e4      	b.n	80123cc <_scanf_float+0x198>
 8012402:	f1ba 0f02 	cmp.w	sl, #2
 8012406:	d050      	beq.n	80124aa <_scanf_float+0x276>
 8012408:	2d01      	cmp	r5, #1
 801240a:	d002      	beq.n	8012412 <_scanf_float+0x1de>
 801240c:	2d04      	cmp	r5, #4
 801240e:	f47f af44 	bne.w	801229a <_scanf_float+0x66>
 8012412:	3501      	adds	r5, #1
 8012414:	b2ed      	uxtb	r5, r5
 8012416:	e7d9      	b.n	80123cc <_scanf_float+0x198>
 8012418:	f1ba 0f01 	cmp.w	sl, #1
 801241c:	f47f af3d 	bne.w	801229a <_scanf_float+0x66>
 8012420:	f04f 0a02 	mov.w	sl, #2
 8012424:	e7d2      	b.n	80123cc <_scanf_float+0x198>
 8012426:	b975      	cbnz	r5, 8012446 <_scanf_float+0x212>
 8012428:	2f00      	cmp	r7, #0
 801242a:	f47f af37 	bne.w	801229c <_scanf_float+0x68>
 801242e:	6822      	ldr	r2, [r4, #0]
 8012430:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012434:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012438:	f040 8103 	bne.w	8012642 <_scanf_float+0x40e>
 801243c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012440:	6022      	str	r2, [r4, #0]
 8012442:	2501      	movs	r5, #1
 8012444:	e7c2      	b.n	80123cc <_scanf_float+0x198>
 8012446:	2d03      	cmp	r5, #3
 8012448:	d0e3      	beq.n	8012412 <_scanf_float+0x1de>
 801244a:	2d05      	cmp	r5, #5
 801244c:	e7df      	b.n	801240e <_scanf_float+0x1da>
 801244e:	2d02      	cmp	r5, #2
 8012450:	f47f af23 	bne.w	801229a <_scanf_float+0x66>
 8012454:	2503      	movs	r5, #3
 8012456:	e7b9      	b.n	80123cc <_scanf_float+0x198>
 8012458:	2d06      	cmp	r5, #6
 801245a:	f47f af1e 	bne.w	801229a <_scanf_float+0x66>
 801245e:	2507      	movs	r5, #7
 8012460:	e7b4      	b.n	80123cc <_scanf_float+0x198>
 8012462:	6822      	ldr	r2, [r4, #0]
 8012464:	0591      	lsls	r1, r2, #22
 8012466:	f57f af18 	bpl.w	801229a <_scanf_float+0x66>
 801246a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801246e:	6022      	str	r2, [r4, #0]
 8012470:	9702      	str	r7, [sp, #8]
 8012472:	e7ab      	b.n	80123cc <_scanf_float+0x198>
 8012474:	6822      	ldr	r2, [r4, #0]
 8012476:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801247a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801247e:	d005      	beq.n	801248c <_scanf_float+0x258>
 8012480:	0550      	lsls	r0, r2, #21
 8012482:	f57f af0a 	bpl.w	801229a <_scanf_float+0x66>
 8012486:	2f00      	cmp	r7, #0
 8012488:	f000 80db 	beq.w	8012642 <_scanf_float+0x40e>
 801248c:	0591      	lsls	r1, r2, #22
 801248e:	bf58      	it	pl
 8012490:	9902      	ldrpl	r1, [sp, #8]
 8012492:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012496:	bf58      	it	pl
 8012498:	1a79      	subpl	r1, r7, r1
 801249a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801249e:	bf58      	it	pl
 80124a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80124a4:	6022      	str	r2, [r4, #0]
 80124a6:	2700      	movs	r7, #0
 80124a8:	e790      	b.n	80123cc <_scanf_float+0x198>
 80124aa:	f04f 0a03 	mov.w	sl, #3
 80124ae:	e78d      	b.n	80123cc <_scanf_float+0x198>
 80124b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80124b4:	4649      	mov	r1, r9
 80124b6:	4640      	mov	r0, r8
 80124b8:	4798      	blx	r3
 80124ba:	2800      	cmp	r0, #0
 80124bc:	f43f aedf 	beq.w	801227e <_scanf_float+0x4a>
 80124c0:	e6eb      	b.n	801229a <_scanf_float+0x66>
 80124c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80124c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80124ca:	464a      	mov	r2, r9
 80124cc:	4640      	mov	r0, r8
 80124ce:	4798      	blx	r3
 80124d0:	6923      	ldr	r3, [r4, #16]
 80124d2:	3b01      	subs	r3, #1
 80124d4:	6123      	str	r3, [r4, #16]
 80124d6:	e6eb      	b.n	80122b0 <_scanf_float+0x7c>
 80124d8:	1e6b      	subs	r3, r5, #1
 80124da:	2b06      	cmp	r3, #6
 80124dc:	d824      	bhi.n	8012528 <_scanf_float+0x2f4>
 80124de:	2d02      	cmp	r5, #2
 80124e0:	d836      	bhi.n	8012550 <_scanf_float+0x31c>
 80124e2:	9b01      	ldr	r3, [sp, #4]
 80124e4:	429e      	cmp	r6, r3
 80124e6:	f67f aee7 	bls.w	80122b8 <_scanf_float+0x84>
 80124ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80124ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80124f2:	464a      	mov	r2, r9
 80124f4:	4640      	mov	r0, r8
 80124f6:	4798      	blx	r3
 80124f8:	6923      	ldr	r3, [r4, #16]
 80124fa:	3b01      	subs	r3, #1
 80124fc:	6123      	str	r3, [r4, #16]
 80124fe:	e7f0      	b.n	80124e2 <_scanf_float+0x2ae>
 8012500:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012504:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012508:	464a      	mov	r2, r9
 801250a:	4640      	mov	r0, r8
 801250c:	4798      	blx	r3
 801250e:	6923      	ldr	r3, [r4, #16]
 8012510:	3b01      	subs	r3, #1
 8012512:	6123      	str	r3, [r4, #16]
 8012514:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012518:	fa5f fa8a 	uxtb.w	sl, sl
 801251c:	f1ba 0f02 	cmp.w	sl, #2
 8012520:	d1ee      	bne.n	8012500 <_scanf_float+0x2cc>
 8012522:	3d03      	subs	r5, #3
 8012524:	b2ed      	uxtb	r5, r5
 8012526:	1b76      	subs	r6, r6, r5
 8012528:	6823      	ldr	r3, [r4, #0]
 801252a:	05da      	lsls	r2, r3, #23
 801252c:	d530      	bpl.n	8012590 <_scanf_float+0x35c>
 801252e:	055b      	lsls	r3, r3, #21
 8012530:	d511      	bpl.n	8012556 <_scanf_float+0x322>
 8012532:	9b01      	ldr	r3, [sp, #4]
 8012534:	429e      	cmp	r6, r3
 8012536:	f67f aebf 	bls.w	80122b8 <_scanf_float+0x84>
 801253a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801253e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012542:	464a      	mov	r2, r9
 8012544:	4640      	mov	r0, r8
 8012546:	4798      	blx	r3
 8012548:	6923      	ldr	r3, [r4, #16]
 801254a:	3b01      	subs	r3, #1
 801254c:	6123      	str	r3, [r4, #16]
 801254e:	e7f0      	b.n	8012532 <_scanf_float+0x2fe>
 8012550:	46aa      	mov	sl, r5
 8012552:	46b3      	mov	fp, r6
 8012554:	e7de      	b.n	8012514 <_scanf_float+0x2e0>
 8012556:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801255a:	6923      	ldr	r3, [r4, #16]
 801255c:	2965      	cmp	r1, #101	@ 0x65
 801255e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012562:	f106 35ff 	add.w	r5, r6, #4294967295
 8012566:	6123      	str	r3, [r4, #16]
 8012568:	d00c      	beq.n	8012584 <_scanf_float+0x350>
 801256a:	2945      	cmp	r1, #69	@ 0x45
 801256c:	d00a      	beq.n	8012584 <_scanf_float+0x350>
 801256e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012572:	464a      	mov	r2, r9
 8012574:	4640      	mov	r0, r8
 8012576:	4798      	blx	r3
 8012578:	6923      	ldr	r3, [r4, #16]
 801257a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801257e:	3b01      	subs	r3, #1
 8012580:	1eb5      	subs	r5, r6, #2
 8012582:	6123      	str	r3, [r4, #16]
 8012584:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012588:	464a      	mov	r2, r9
 801258a:	4640      	mov	r0, r8
 801258c:	4798      	blx	r3
 801258e:	462e      	mov	r6, r5
 8012590:	6822      	ldr	r2, [r4, #0]
 8012592:	f012 0210 	ands.w	r2, r2, #16
 8012596:	d001      	beq.n	801259c <_scanf_float+0x368>
 8012598:	2000      	movs	r0, #0
 801259a:	e68e      	b.n	80122ba <_scanf_float+0x86>
 801259c:	7032      	strb	r2, [r6, #0]
 801259e:	6823      	ldr	r3, [r4, #0]
 80125a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80125a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80125a8:	d125      	bne.n	80125f6 <_scanf_float+0x3c2>
 80125aa:	9b02      	ldr	r3, [sp, #8]
 80125ac:	429f      	cmp	r7, r3
 80125ae:	d00a      	beq.n	80125c6 <_scanf_float+0x392>
 80125b0:	1bda      	subs	r2, r3, r7
 80125b2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80125b6:	429e      	cmp	r6, r3
 80125b8:	bf28      	it	cs
 80125ba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80125be:	4922      	ldr	r1, [pc, #136]	@ (8012648 <_scanf_float+0x414>)
 80125c0:	4630      	mov	r0, r6
 80125c2:	f000 f97f 	bl	80128c4 <siprintf>
 80125c6:	9901      	ldr	r1, [sp, #4]
 80125c8:	2200      	movs	r2, #0
 80125ca:	4640      	mov	r0, r8
 80125cc:	f002 fc68 	bl	8014ea0 <_strtod_r>
 80125d0:	9b03      	ldr	r3, [sp, #12]
 80125d2:	6821      	ldr	r1, [r4, #0]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	f011 0f02 	tst.w	r1, #2
 80125da:	ec57 6b10 	vmov	r6, r7, d0
 80125de:	f103 0204 	add.w	r2, r3, #4
 80125e2:	d015      	beq.n	8012610 <_scanf_float+0x3dc>
 80125e4:	9903      	ldr	r1, [sp, #12]
 80125e6:	600a      	str	r2, [r1, #0]
 80125e8:	681b      	ldr	r3, [r3, #0]
 80125ea:	e9c3 6700 	strd	r6, r7, [r3]
 80125ee:	68e3      	ldr	r3, [r4, #12]
 80125f0:	3301      	adds	r3, #1
 80125f2:	60e3      	str	r3, [r4, #12]
 80125f4:	e7d0      	b.n	8012598 <_scanf_float+0x364>
 80125f6:	9b04      	ldr	r3, [sp, #16]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d0e4      	beq.n	80125c6 <_scanf_float+0x392>
 80125fc:	9905      	ldr	r1, [sp, #20]
 80125fe:	230a      	movs	r3, #10
 8012600:	3101      	adds	r1, #1
 8012602:	4640      	mov	r0, r8
 8012604:	f002 fccc 	bl	8014fa0 <_strtol_r>
 8012608:	9b04      	ldr	r3, [sp, #16]
 801260a:	9e05      	ldr	r6, [sp, #20]
 801260c:	1ac2      	subs	r2, r0, r3
 801260e:	e7d0      	b.n	80125b2 <_scanf_float+0x37e>
 8012610:	f011 0f04 	tst.w	r1, #4
 8012614:	9903      	ldr	r1, [sp, #12]
 8012616:	600a      	str	r2, [r1, #0]
 8012618:	d1e6      	bne.n	80125e8 <_scanf_float+0x3b4>
 801261a:	681d      	ldr	r5, [r3, #0]
 801261c:	4632      	mov	r2, r6
 801261e:	463b      	mov	r3, r7
 8012620:	4630      	mov	r0, r6
 8012622:	4639      	mov	r1, r7
 8012624:	f7ee fa8a 	bl	8000b3c <__aeabi_dcmpun>
 8012628:	b128      	cbz	r0, 8012636 <_scanf_float+0x402>
 801262a:	4808      	ldr	r0, [pc, #32]	@ (801264c <_scanf_float+0x418>)
 801262c:	f000 fae2 	bl	8012bf4 <nanf>
 8012630:	ed85 0a00 	vstr	s0, [r5]
 8012634:	e7db      	b.n	80125ee <_scanf_float+0x3ba>
 8012636:	4630      	mov	r0, r6
 8012638:	4639      	mov	r1, r7
 801263a:	f7ee fadd 	bl	8000bf8 <__aeabi_d2f>
 801263e:	6028      	str	r0, [r5, #0]
 8012640:	e7d5      	b.n	80125ee <_scanf_float+0x3ba>
 8012642:	2700      	movs	r7, #0
 8012644:	e62e      	b.n	80122a4 <_scanf_float+0x70>
 8012646:	bf00      	nop
 8012648:	080173cc 	.word	0x080173cc
 801264c:	0801750d 	.word	0x0801750d

08012650 <std>:
 8012650:	2300      	movs	r3, #0
 8012652:	b510      	push	{r4, lr}
 8012654:	4604      	mov	r4, r0
 8012656:	e9c0 3300 	strd	r3, r3, [r0]
 801265a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801265e:	6083      	str	r3, [r0, #8]
 8012660:	8181      	strh	r1, [r0, #12]
 8012662:	6643      	str	r3, [r0, #100]	@ 0x64
 8012664:	81c2      	strh	r2, [r0, #14]
 8012666:	6183      	str	r3, [r0, #24]
 8012668:	4619      	mov	r1, r3
 801266a:	2208      	movs	r2, #8
 801266c:	305c      	adds	r0, #92	@ 0x5c
 801266e:	f000 fa23 	bl	8012ab8 <memset>
 8012672:	4b0d      	ldr	r3, [pc, #52]	@ (80126a8 <std+0x58>)
 8012674:	6263      	str	r3, [r4, #36]	@ 0x24
 8012676:	4b0d      	ldr	r3, [pc, #52]	@ (80126ac <std+0x5c>)
 8012678:	62a3      	str	r3, [r4, #40]	@ 0x28
 801267a:	4b0d      	ldr	r3, [pc, #52]	@ (80126b0 <std+0x60>)
 801267c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801267e:	4b0d      	ldr	r3, [pc, #52]	@ (80126b4 <std+0x64>)
 8012680:	6323      	str	r3, [r4, #48]	@ 0x30
 8012682:	4b0d      	ldr	r3, [pc, #52]	@ (80126b8 <std+0x68>)
 8012684:	6224      	str	r4, [r4, #32]
 8012686:	429c      	cmp	r4, r3
 8012688:	d006      	beq.n	8012698 <std+0x48>
 801268a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801268e:	4294      	cmp	r4, r2
 8012690:	d002      	beq.n	8012698 <std+0x48>
 8012692:	33d0      	adds	r3, #208	@ 0xd0
 8012694:	429c      	cmp	r4, r3
 8012696:	d105      	bne.n	80126a4 <std+0x54>
 8012698:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801269c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126a0:	f000 ba96 	b.w	8012bd0 <__retarget_lock_init_recursive>
 80126a4:	bd10      	pop	{r4, pc}
 80126a6:	bf00      	nop
 80126a8:	08012909 	.word	0x08012909
 80126ac:	0801292b 	.word	0x0801292b
 80126b0:	08012963 	.word	0x08012963
 80126b4:	08012987 	.word	0x08012987
 80126b8:	20000bcc 	.word	0x20000bcc

080126bc <stdio_exit_handler>:
 80126bc:	4a02      	ldr	r2, [pc, #8]	@ (80126c8 <stdio_exit_handler+0xc>)
 80126be:	4903      	ldr	r1, [pc, #12]	@ (80126cc <stdio_exit_handler+0x10>)
 80126c0:	4803      	ldr	r0, [pc, #12]	@ (80126d0 <stdio_exit_handler+0x14>)
 80126c2:	f000 b869 	b.w	8012798 <_fwalk_sglue>
 80126c6:	bf00      	nop
 80126c8:	20000050 	.word	0x20000050
 80126cc:	080155e1 	.word	0x080155e1
 80126d0:	20000060 	.word	0x20000060

080126d4 <cleanup_stdio>:
 80126d4:	6841      	ldr	r1, [r0, #4]
 80126d6:	4b0c      	ldr	r3, [pc, #48]	@ (8012708 <cleanup_stdio+0x34>)
 80126d8:	4299      	cmp	r1, r3
 80126da:	b510      	push	{r4, lr}
 80126dc:	4604      	mov	r4, r0
 80126de:	d001      	beq.n	80126e4 <cleanup_stdio+0x10>
 80126e0:	f002 ff7e 	bl	80155e0 <_fflush_r>
 80126e4:	68a1      	ldr	r1, [r4, #8]
 80126e6:	4b09      	ldr	r3, [pc, #36]	@ (801270c <cleanup_stdio+0x38>)
 80126e8:	4299      	cmp	r1, r3
 80126ea:	d002      	beq.n	80126f2 <cleanup_stdio+0x1e>
 80126ec:	4620      	mov	r0, r4
 80126ee:	f002 ff77 	bl	80155e0 <_fflush_r>
 80126f2:	68e1      	ldr	r1, [r4, #12]
 80126f4:	4b06      	ldr	r3, [pc, #24]	@ (8012710 <cleanup_stdio+0x3c>)
 80126f6:	4299      	cmp	r1, r3
 80126f8:	d004      	beq.n	8012704 <cleanup_stdio+0x30>
 80126fa:	4620      	mov	r0, r4
 80126fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012700:	f002 bf6e 	b.w	80155e0 <_fflush_r>
 8012704:	bd10      	pop	{r4, pc}
 8012706:	bf00      	nop
 8012708:	20000bcc 	.word	0x20000bcc
 801270c:	20000c34 	.word	0x20000c34
 8012710:	20000c9c 	.word	0x20000c9c

08012714 <global_stdio_init.part.0>:
 8012714:	b510      	push	{r4, lr}
 8012716:	4b0b      	ldr	r3, [pc, #44]	@ (8012744 <global_stdio_init.part.0+0x30>)
 8012718:	4c0b      	ldr	r4, [pc, #44]	@ (8012748 <global_stdio_init.part.0+0x34>)
 801271a:	4a0c      	ldr	r2, [pc, #48]	@ (801274c <global_stdio_init.part.0+0x38>)
 801271c:	601a      	str	r2, [r3, #0]
 801271e:	4620      	mov	r0, r4
 8012720:	2200      	movs	r2, #0
 8012722:	2104      	movs	r1, #4
 8012724:	f7ff ff94 	bl	8012650 <std>
 8012728:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801272c:	2201      	movs	r2, #1
 801272e:	2109      	movs	r1, #9
 8012730:	f7ff ff8e 	bl	8012650 <std>
 8012734:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012738:	2202      	movs	r2, #2
 801273a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801273e:	2112      	movs	r1, #18
 8012740:	f7ff bf86 	b.w	8012650 <std>
 8012744:	20000d04 	.word	0x20000d04
 8012748:	20000bcc 	.word	0x20000bcc
 801274c:	080126bd 	.word	0x080126bd

08012750 <__sfp_lock_acquire>:
 8012750:	4801      	ldr	r0, [pc, #4]	@ (8012758 <__sfp_lock_acquire+0x8>)
 8012752:	f000 ba3e 	b.w	8012bd2 <__retarget_lock_acquire_recursive>
 8012756:	bf00      	nop
 8012758:	20000d0d 	.word	0x20000d0d

0801275c <__sfp_lock_release>:
 801275c:	4801      	ldr	r0, [pc, #4]	@ (8012764 <__sfp_lock_release+0x8>)
 801275e:	f000 ba39 	b.w	8012bd4 <__retarget_lock_release_recursive>
 8012762:	bf00      	nop
 8012764:	20000d0d 	.word	0x20000d0d

08012768 <__sinit>:
 8012768:	b510      	push	{r4, lr}
 801276a:	4604      	mov	r4, r0
 801276c:	f7ff fff0 	bl	8012750 <__sfp_lock_acquire>
 8012770:	6a23      	ldr	r3, [r4, #32]
 8012772:	b11b      	cbz	r3, 801277c <__sinit+0x14>
 8012774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012778:	f7ff bff0 	b.w	801275c <__sfp_lock_release>
 801277c:	4b04      	ldr	r3, [pc, #16]	@ (8012790 <__sinit+0x28>)
 801277e:	6223      	str	r3, [r4, #32]
 8012780:	4b04      	ldr	r3, [pc, #16]	@ (8012794 <__sinit+0x2c>)
 8012782:	681b      	ldr	r3, [r3, #0]
 8012784:	2b00      	cmp	r3, #0
 8012786:	d1f5      	bne.n	8012774 <__sinit+0xc>
 8012788:	f7ff ffc4 	bl	8012714 <global_stdio_init.part.0>
 801278c:	e7f2      	b.n	8012774 <__sinit+0xc>
 801278e:	bf00      	nop
 8012790:	080126d5 	.word	0x080126d5
 8012794:	20000d04 	.word	0x20000d04

08012798 <_fwalk_sglue>:
 8012798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801279c:	4607      	mov	r7, r0
 801279e:	4688      	mov	r8, r1
 80127a0:	4614      	mov	r4, r2
 80127a2:	2600      	movs	r6, #0
 80127a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80127a8:	f1b9 0901 	subs.w	r9, r9, #1
 80127ac:	d505      	bpl.n	80127ba <_fwalk_sglue+0x22>
 80127ae:	6824      	ldr	r4, [r4, #0]
 80127b0:	2c00      	cmp	r4, #0
 80127b2:	d1f7      	bne.n	80127a4 <_fwalk_sglue+0xc>
 80127b4:	4630      	mov	r0, r6
 80127b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127ba:	89ab      	ldrh	r3, [r5, #12]
 80127bc:	2b01      	cmp	r3, #1
 80127be:	d907      	bls.n	80127d0 <_fwalk_sglue+0x38>
 80127c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80127c4:	3301      	adds	r3, #1
 80127c6:	d003      	beq.n	80127d0 <_fwalk_sglue+0x38>
 80127c8:	4629      	mov	r1, r5
 80127ca:	4638      	mov	r0, r7
 80127cc:	47c0      	blx	r8
 80127ce:	4306      	orrs	r6, r0
 80127d0:	3568      	adds	r5, #104	@ 0x68
 80127d2:	e7e9      	b.n	80127a8 <_fwalk_sglue+0x10>

080127d4 <iprintf>:
 80127d4:	b40f      	push	{r0, r1, r2, r3}
 80127d6:	b507      	push	{r0, r1, r2, lr}
 80127d8:	4906      	ldr	r1, [pc, #24]	@ (80127f4 <iprintf+0x20>)
 80127da:	ab04      	add	r3, sp, #16
 80127dc:	6808      	ldr	r0, [r1, #0]
 80127de:	f853 2b04 	ldr.w	r2, [r3], #4
 80127e2:	6881      	ldr	r1, [r0, #8]
 80127e4:	9301      	str	r3, [sp, #4]
 80127e6:	f002 fd5f 	bl	80152a8 <_vfiprintf_r>
 80127ea:	b003      	add	sp, #12
 80127ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80127f0:	b004      	add	sp, #16
 80127f2:	4770      	bx	lr
 80127f4:	2000005c 	.word	0x2000005c

080127f8 <putchar>:
 80127f8:	4b02      	ldr	r3, [pc, #8]	@ (8012804 <putchar+0xc>)
 80127fa:	4601      	mov	r1, r0
 80127fc:	6818      	ldr	r0, [r3, #0]
 80127fe:	6882      	ldr	r2, [r0, #8]
 8012800:	f002 bf78 	b.w	80156f4 <_putc_r>
 8012804:	2000005c 	.word	0x2000005c

08012808 <_puts_r>:
 8012808:	6a03      	ldr	r3, [r0, #32]
 801280a:	b570      	push	{r4, r5, r6, lr}
 801280c:	6884      	ldr	r4, [r0, #8]
 801280e:	4605      	mov	r5, r0
 8012810:	460e      	mov	r6, r1
 8012812:	b90b      	cbnz	r3, 8012818 <_puts_r+0x10>
 8012814:	f7ff ffa8 	bl	8012768 <__sinit>
 8012818:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801281a:	07db      	lsls	r3, r3, #31
 801281c:	d405      	bmi.n	801282a <_puts_r+0x22>
 801281e:	89a3      	ldrh	r3, [r4, #12]
 8012820:	0598      	lsls	r0, r3, #22
 8012822:	d402      	bmi.n	801282a <_puts_r+0x22>
 8012824:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012826:	f000 f9d4 	bl	8012bd2 <__retarget_lock_acquire_recursive>
 801282a:	89a3      	ldrh	r3, [r4, #12]
 801282c:	0719      	lsls	r1, r3, #28
 801282e:	d502      	bpl.n	8012836 <_puts_r+0x2e>
 8012830:	6923      	ldr	r3, [r4, #16]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d135      	bne.n	80128a2 <_puts_r+0x9a>
 8012836:	4621      	mov	r1, r4
 8012838:	4628      	mov	r0, r5
 801283a:	f000 f8e7 	bl	8012a0c <__swsetup_r>
 801283e:	b380      	cbz	r0, 80128a2 <_puts_r+0x9a>
 8012840:	f04f 35ff 	mov.w	r5, #4294967295
 8012844:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012846:	07da      	lsls	r2, r3, #31
 8012848:	d405      	bmi.n	8012856 <_puts_r+0x4e>
 801284a:	89a3      	ldrh	r3, [r4, #12]
 801284c:	059b      	lsls	r3, r3, #22
 801284e:	d402      	bmi.n	8012856 <_puts_r+0x4e>
 8012850:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012852:	f000 f9bf 	bl	8012bd4 <__retarget_lock_release_recursive>
 8012856:	4628      	mov	r0, r5
 8012858:	bd70      	pop	{r4, r5, r6, pc}
 801285a:	2b00      	cmp	r3, #0
 801285c:	da04      	bge.n	8012868 <_puts_r+0x60>
 801285e:	69a2      	ldr	r2, [r4, #24]
 8012860:	429a      	cmp	r2, r3
 8012862:	dc17      	bgt.n	8012894 <_puts_r+0x8c>
 8012864:	290a      	cmp	r1, #10
 8012866:	d015      	beq.n	8012894 <_puts_r+0x8c>
 8012868:	6823      	ldr	r3, [r4, #0]
 801286a:	1c5a      	adds	r2, r3, #1
 801286c:	6022      	str	r2, [r4, #0]
 801286e:	7019      	strb	r1, [r3, #0]
 8012870:	68a3      	ldr	r3, [r4, #8]
 8012872:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012876:	3b01      	subs	r3, #1
 8012878:	60a3      	str	r3, [r4, #8]
 801287a:	2900      	cmp	r1, #0
 801287c:	d1ed      	bne.n	801285a <_puts_r+0x52>
 801287e:	2b00      	cmp	r3, #0
 8012880:	da11      	bge.n	80128a6 <_puts_r+0x9e>
 8012882:	4622      	mov	r2, r4
 8012884:	210a      	movs	r1, #10
 8012886:	4628      	mov	r0, r5
 8012888:	f000 f881 	bl	801298e <__swbuf_r>
 801288c:	3001      	adds	r0, #1
 801288e:	d0d7      	beq.n	8012840 <_puts_r+0x38>
 8012890:	250a      	movs	r5, #10
 8012892:	e7d7      	b.n	8012844 <_puts_r+0x3c>
 8012894:	4622      	mov	r2, r4
 8012896:	4628      	mov	r0, r5
 8012898:	f000 f879 	bl	801298e <__swbuf_r>
 801289c:	3001      	adds	r0, #1
 801289e:	d1e7      	bne.n	8012870 <_puts_r+0x68>
 80128a0:	e7ce      	b.n	8012840 <_puts_r+0x38>
 80128a2:	3e01      	subs	r6, #1
 80128a4:	e7e4      	b.n	8012870 <_puts_r+0x68>
 80128a6:	6823      	ldr	r3, [r4, #0]
 80128a8:	1c5a      	adds	r2, r3, #1
 80128aa:	6022      	str	r2, [r4, #0]
 80128ac:	220a      	movs	r2, #10
 80128ae:	701a      	strb	r2, [r3, #0]
 80128b0:	e7ee      	b.n	8012890 <_puts_r+0x88>
	...

080128b4 <puts>:
 80128b4:	4b02      	ldr	r3, [pc, #8]	@ (80128c0 <puts+0xc>)
 80128b6:	4601      	mov	r1, r0
 80128b8:	6818      	ldr	r0, [r3, #0]
 80128ba:	f7ff bfa5 	b.w	8012808 <_puts_r>
 80128be:	bf00      	nop
 80128c0:	2000005c 	.word	0x2000005c

080128c4 <siprintf>:
 80128c4:	b40e      	push	{r1, r2, r3}
 80128c6:	b510      	push	{r4, lr}
 80128c8:	b09d      	sub	sp, #116	@ 0x74
 80128ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80128cc:	9002      	str	r0, [sp, #8]
 80128ce:	9006      	str	r0, [sp, #24]
 80128d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80128d4:	480a      	ldr	r0, [pc, #40]	@ (8012900 <siprintf+0x3c>)
 80128d6:	9107      	str	r1, [sp, #28]
 80128d8:	9104      	str	r1, [sp, #16]
 80128da:	490a      	ldr	r1, [pc, #40]	@ (8012904 <siprintf+0x40>)
 80128dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80128e0:	9105      	str	r1, [sp, #20]
 80128e2:	2400      	movs	r4, #0
 80128e4:	a902      	add	r1, sp, #8
 80128e6:	6800      	ldr	r0, [r0, #0]
 80128e8:	9301      	str	r3, [sp, #4]
 80128ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80128ec:	f002 fbb6 	bl	801505c <_svfiprintf_r>
 80128f0:	9b02      	ldr	r3, [sp, #8]
 80128f2:	701c      	strb	r4, [r3, #0]
 80128f4:	b01d      	add	sp, #116	@ 0x74
 80128f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80128fa:	b003      	add	sp, #12
 80128fc:	4770      	bx	lr
 80128fe:	bf00      	nop
 8012900:	2000005c 	.word	0x2000005c
 8012904:	ffff0208 	.word	0xffff0208

08012908 <__sread>:
 8012908:	b510      	push	{r4, lr}
 801290a:	460c      	mov	r4, r1
 801290c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012910:	f000 f900 	bl	8012b14 <_read_r>
 8012914:	2800      	cmp	r0, #0
 8012916:	bfab      	itete	ge
 8012918:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801291a:	89a3      	ldrhlt	r3, [r4, #12]
 801291c:	181b      	addge	r3, r3, r0
 801291e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012922:	bfac      	ite	ge
 8012924:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012926:	81a3      	strhlt	r3, [r4, #12]
 8012928:	bd10      	pop	{r4, pc}

0801292a <__swrite>:
 801292a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801292e:	461f      	mov	r7, r3
 8012930:	898b      	ldrh	r3, [r1, #12]
 8012932:	05db      	lsls	r3, r3, #23
 8012934:	4605      	mov	r5, r0
 8012936:	460c      	mov	r4, r1
 8012938:	4616      	mov	r6, r2
 801293a:	d505      	bpl.n	8012948 <__swrite+0x1e>
 801293c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012940:	2302      	movs	r3, #2
 8012942:	2200      	movs	r2, #0
 8012944:	f000 f8d4 	bl	8012af0 <_lseek_r>
 8012948:	89a3      	ldrh	r3, [r4, #12]
 801294a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801294e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012952:	81a3      	strh	r3, [r4, #12]
 8012954:	4632      	mov	r2, r6
 8012956:	463b      	mov	r3, r7
 8012958:	4628      	mov	r0, r5
 801295a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801295e:	f000 b8fb 	b.w	8012b58 <_write_r>

08012962 <__sseek>:
 8012962:	b510      	push	{r4, lr}
 8012964:	460c      	mov	r4, r1
 8012966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801296a:	f000 f8c1 	bl	8012af0 <_lseek_r>
 801296e:	1c43      	adds	r3, r0, #1
 8012970:	89a3      	ldrh	r3, [r4, #12]
 8012972:	bf15      	itete	ne
 8012974:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012976:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801297a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801297e:	81a3      	strheq	r3, [r4, #12]
 8012980:	bf18      	it	ne
 8012982:	81a3      	strhne	r3, [r4, #12]
 8012984:	bd10      	pop	{r4, pc}

08012986 <__sclose>:
 8012986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801298a:	f000 b8a1 	b.w	8012ad0 <_close_r>

0801298e <__swbuf_r>:
 801298e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012990:	460e      	mov	r6, r1
 8012992:	4614      	mov	r4, r2
 8012994:	4605      	mov	r5, r0
 8012996:	b118      	cbz	r0, 80129a0 <__swbuf_r+0x12>
 8012998:	6a03      	ldr	r3, [r0, #32]
 801299a:	b90b      	cbnz	r3, 80129a0 <__swbuf_r+0x12>
 801299c:	f7ff fee4 	bl	8012768 <__sinit>
 80129a0:	69a3      	ldr	r3, [r4, #24]
 80129a2:	60a3      	str	r3, [r4, #8]
 80129a4:	89a3      	ldrh	r3, [r4, #12]
 80129a6:	071a      	lsls	r2, r3, #28
 80129a8:	d501      	bpl.n	80129ae <__swbuf_r+0x20>
 80129aa:	6923      	ldr	r3, [r4, #16]
 80129ac:	b943      	cbnz	r3, 80129c0 <__swbuf_r+0x32>
 80129ae:	4621      	mov	r1, r4
 80129b0:	4628      	mov	r0, r5
 80129b2:	f000 f82b 	bl	8012a0c <__swsetup_r>
 80129b6:	b118      	cbz	r0, 80129c0 <__swbuf_r+0x32>
 80129b8:	f04f 37ff 	mov.w	r7, #4294967295
 80129bc:	4638      	mov	r0, r7
 80129be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80129c0:	6823      	ldr	r3, [r4, #0]
 80129c2:	6922      	ldr	r2, [r4, #16]
 80129c4:	1a98      	subs	r0, r3, r2
 80129c6:	6963      	ldr	r3, [r4, #20]
 80129c8:	b2f6      	uxtb	r6, r6
 80129ca:	4283      	cmp	r3, r0
 80129cc:	4637      	mov	r7, r6
 80129ce:	dc05      	bgt.n	80129dc <__swbuf_r+0x4e>
 80129d0:	4621      	mov	r1, r4
 80129d2:	4628      	mov	r0, r5
 80129d4:	f002 fe04 	bl	80155e0 <_fflush_r>
 80129d8:	2800      	cmp	r0, #0
 80129da:	d1ed      	bne.n	80129b8 <__swbuf_r+0x2a>
 80129dc:	68a3      	ldr	r3, [r4, #8]
 80129de:	3b01      	subs	r3, #1
 80129e0:	60a3      	str	r3, [r4, #8]
 80129e2:	6823      	ldr	r3, [r4, #0]
 80129e4:	1c5a      	adds	r2, r3, #1
 80129e6:	6022      	str	r2, [r4, #0]
 80129e8:	701e      	strb	r6, [r3, #0]
 80129ea:	6962      	ldr	r2, [r4, #20]
 80129ec:	1c43      	adds	r3, r0, #1
 80129ee:	429a      	cmp	r2, r3
 80129f0:	d004      	beq.n	80129fc <__swbuf_r+0x6e>
 80129f2:	89a3      	ldrh	r3, [r4, #12]
 80129f4:	07db      	lsls	r3, r3, #31
 80129f6:	d5e1      	bpl.n	80129bc <__swbuf_r+0x2e>
 80129f8:	2e0a      	cmp	r6, #10
 80129fa:	d1df      	bne.n	80129bc <__swbuf_r+0x2e>
 80129fc:	4621      	mov	r1, r4
 80129fe:	4628      	mov	r0, r5
 8012a00:	f002 fdee 	bl	80155e0 <_fflush_r>
 8012a04:	2800      	cmp	r0, #0
 8012a06:	d0d9      	beq.n	80129bc <__swbuf_r+0x2e>
 8012a08:	e7d6      	b.n	80129b8 <__swbuf_r+0x2a>
	...

08012a0c <__swsetup_r>:
 8012a0c:	b538      	push	{r3, r4, r5, lr}
 8012a0e:	4b29      	ldr	r3, [pc, #164]	@ (8012ab4 <__swsetup_r+0xa8>)
 8012a10:	4605      	mov	r5, r0
 8012a12:	6818      	ldr	r0, [r3, #0]
 8012a14:	460c      	mov	r4, r1
 8012a16:	b118      	cbz	r0, 8012a20 <__swsetup_r+0x14>
 8012a18:	6a03      	ldr	r3, [r0, #32]
 8012a1a:	b90b      	cbnz	r3, 8012a20 <__swsetup_r+0x14>
 8012a1c:	f7ff fea4 	bl	8012768 <__sinit>
 8012a20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a24:	0719      	lsls	r1, r3, #28
 8012a26:	d422      	bmi.n	8012a6e <__swsetup_r+0x62>
 8012a28:	06da      	lsls	r2, r3, #27
 8012a2a:	d407      	bmi.n	8012a3c <__swsetup_r+0x30>
 8012a2c:	2209      	movs	r2, #9
 8012a2e:	602a      	str	r2, [r5, #0]
 8012a30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a34:	81a3      	strh	r3, [r4, #12]
 8012a36:	f04f 30ff 	mov.w	r0, #4294967295
 8012a3a:	e033      	b.n	8012aa4 <__swsetup_r+0x98>
 8012a3c:	0758      	lsls	r0, r3, #29
 8012a3e:	d512      	bpl.n	8012a66 <__swsetup_r+0x5a>
 8012a40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012a42:	b141      	cbz	r1, 8012a56 <__swsetup_r+0x4a>
 8012a44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012a48:	4299      	cmp	r1, r3
 8012a4a:	d002      	beq.n	8012a52 <__swsetup_r+0x46>
 8012a4c:	4628      	mov	r0, r5
 8012a4e:	f000 ff2f 	bl	80138b0 <_free_r>
 8012a52:	2300      	movs	r3, #0
 8012a54:	6363      	str	r3, [r4, #52]	@ 0x34
 8012a56:	89a3      	ldrh	r3, [r4, #12]
 8012a58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012a5c:	81a3      	strh	r3, [r4, #12]
 8012a5e:	2300      	movs	r3, #0
 8012a60:	6063      	str	r3, [r4, #4]
 8012a62:	6923      	ldr	r3, [r4, #16]
 8012a64:	6023      	str	r3, [r4, #0]
 8012a66:	89a3      	ldrh	r3, [r4, #12]
 8012a68:	f043 0308 	orr.w	r3, r3, #8
 8012a6c:	81a3      	strh	r3, [r4, #12]
 8012a6e:	6923      	ldr	r3, [r4, #16]
 8012a70:	b94b      	cbnz	r3, 8012a86 <__swsetup_r+0x7a>
 8012a72:	89a3      	ldrh	r3, [r4, #12]
 8012a74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012a7c:	d003      	beq.n	8012a86 <__swsetup_r+0x7a>
 8012a7e:	4621      	mov	r1, r4
 8012a80:	4628      	mov	r0, r5
 8012a82:	f002 fdfb 	bl	801567c <__smakebuf_r>
 8012a86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a8a:	f013 0201 	ands.w	r2, r3, #1
 8012a8e:	d00a      	beq.n	8012aa6 <__swsetup_r+0x9a>
 8012a90:	2200      	movs	r2, #0
 8012a92:	60a2      	str	r2, [r4, #8]
 8012a94:	6962      	ldr	r2, [r4, #20]
 8012a96:	4252      	negs	r2, r2
 8012a98:	61a2      	str	r2, [r4, #24]
 8012a9a:	6922      	ldr	r2, [r4, #16]
 8012a9c:	b942      	cbnz	r2, 8012ab0 <__swsetup_r+0xa4>
 8012a9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012aa2:	d1c5      	bne.n	8012a30 <__swsetup_r+0x24>
 8012aa4:	bd38      	pop	{r3, r4, r5, pc}
 8012aa6:	0799      	lsls	r1, r3, #30
 8012aa8:	bf58      	it	pl
 8012aaa:	6962      	ldrpl	r2, [r4, #20]
 8012aac:	60a2      	str	r2, [r4, #8]
 8012aae:	e7f4      	b.n	8012a9a <__swsetup_r+0x8e>
 8012ab0:	2000      	movs	r0, #0
 8012ab2:	e7f7      	b.n	8012aa4 <__swsetup_r+0x98>
 8012ab4:	2000005c 	.word	0x2000005c

08012ab8 <memset>:
 8012ab8:	4402      	add	r2, r0
 8012aba:	4603      	mov	r3, r0
 8012abc:	4293      	cmp	r3, r2
 8012abe:	d100      	bne.n	8012ac2 <memset+0xa>
 8012ac0:	4770      	bx	lr
 8012ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8012ac6:	e7f9      	b.n	8012abc <memset+0x4>

08012ac8 <_localeconv_r>:
 8012ac8:	4800      	ldr	r0, [pc, #0]	@ (8012acc <_localeconv_r+0x4>)
 8012aca:	4770      	bx	lr
 8012acc:	2000019c 	.word	0x2000019c

08012ad0 <_close_r>:
 8012ad0:	b538      	push	{r3, r4, r5, lr}
 8012ad2:	4d06      	ldr	r5, [pc, #24]	@ (8012aec <_close_r+0x1c>)
 8012ad4:	2300      	movs	r3, #0
 8012ad6:	4604      	mov	r4, r0
 8012ad8:	4608      	mov	r0, r1
 8012ada:	602b      	str	r3, [r5, #0]
 8012adc:	f7f7 ff44 	bl	800a968 <_close>
 8012ae0:	1c43      	adds	r3, r0, #1
 8012ae2:	d102      	bne.n	8012aea <_close_r+0x1a>
 8012ae4:	682b      	ldr	r3, [r5, #0]
 8012ae6:	b103      	cbz	r3, 8012aea <_close_r+0x1a>
 8012ae8:	6023      	str	r3, [r4, #0]
 8012aea:	bd38      	pop	{r3, r4, r5, pc}
 8012aec:	20000d08 	.word	0x20000d08

08012af0 <_lseek_r>:
 8012af0:	b538      	push	{r3, r4, r5, lr}
 8012af2:	4d07      	ldr	r5, [pc, #28]	@ (8012b10 <_lseek_r+0x20>)
 8012af4:	4604      	mov	r4, r0
 8012af6:	4608      	mov	r0, r1
 8012af8:	4611      	mov	r1, r2
 8012afa:	2200      	movs	r2, #0
 8012afc:	602a      	str	r2, [r5, #0]
 8012afe:	461a      	mov	r2, r3
 8012b00:	f7f7 ff59 	bl	800a9b6 <_lseek>
 8012b04:	1c43      	adds	r3, r0, #1
 8012b06:	d102      	bne.n	8012b0e <_lseek_r+0x1e>
 8012b08:	682b      	ldr	r3, [r5, #0]
 8012b0a:	b103      	cbz	r3, 8012b0e <_lseek_r+0x1e>
 8012b0c:	6023      	str	r3, [r4, #0]
 8012b0e:	bd38      	pop	{r3, r4, r5, pc}
 8012b10:	20000d08 	.word	0x20000d08

08012b14 <_read_r>:
 8012b14:	b538      	push	{r3, r4, r5, lr}
 8012b16:	4d07      	ldr	r5, [pc, #28]	@ (8012b34 <_read_r+0x20>)
 8012b18:	4604      	mov	r4, r0
 8012b1a:	4608      	mov	r0, r1
 8012b1c:	4611      	mov	r1, r2
 8012b1e:	2200      	movs	r2, #0
 8012b20:	602a      	str	r2, [r5, #0]
 8012b22:	461a      	mov	r2, r3
 8012b24:	f7f7 fee7 	bl	800a8f6 <_read>
 8012b28:	1c43      	adds	r3, r0, #1
 8012b2a:	d102      	bne.n	8012b32 <_read_r+0x1e>
 8012b2c:	682b      	ldr	r3, [r5, #0]
 8012b2e:	b103      	cbz	r3, 8012b32 <_read_r+0x1e>
 8012b30:	6023      	str	r3, [r4, #0]
 8012b32:	bd38      	pop	{r3, r4, r5, pc}
 8012b34:	20000d08 	.word	0x20000d08

08012b38 <_sbrk_r>:
 8012b38:	b538      	push	{r3, r4, r5, lr}
 8012b3a:	4d06      	ldr	r5, [pc, #24]	@ (8012b54 <_sbrk_r+0x1c>)
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	4604      	mov	r4, r0
 8012b40:	4608      	mov	r0, r1
 8012b42:	602b      	str	r3, [r5, #0]
 8012b44:	f7f7 ff44 	bl	800a9d0 <_sbrk>
 8012b48:	1c43      	adds	r3, r0, #1
 8012b4a:	d102      	bne.n	8012b52 <_sbrk_r+0x1a>
 8012b4c:	682b      	ldr	r3, [r5, #0]
 8012b4e:	b103      	cbz	r3, 8012b52 <_sbrk_r+0x1a>
 8012b50:	6023      	str	r3, [r4, #0]
 8012b52:	bd38      	pop	{r3, r4, r5, pc}
 8012b54:	20000d08 	.word	0x20000d08

08012b58 <_write_r>:
 8012b58:	b538      	push	{r3, r4, r5, lr}
 8012b5a:	4d07      	ldr	r5, [pc, #28]	@ (8012b78 <_write_r+0x20>)
 8012b5c:	4604      	mov	r4, r0
 8012b5e:	4608      	mov	r0, r1
 8012b60:	4611      	mov	r1, r2
 8012b62:	2200      	movs	r2, #0
 8012b64:	602a      	str	r2, [r5, #0]
 8012b66:	461a      	mov	r2, r3
 8012b68:	f7f7 fee2 	bl	800a930 <_write>
 8012b6c:	1c43      	adds	r3, r0, #1
 8012b6e:	d102      	bne.n	8012b76 <_write_r+0x1e>
 8012b70:	682b      	ldr	r3, [r5, #0]
 8012b72:	b103      	cbz	r3, 8012b76 <_write_r+0x1e>
 8012b74:	6023      	str	r3, [r4, #0]
 8012b76:	bd38      	pop	{r3, r4, r5, pc}
 8012b78:	20000d08 	.word	0x20000d08

08012b7c <__errno>:
 8012b7c:	4b01      	ldr	r3, [pc, #4]	@ (8012b84 <__errno+0x8>)
 8012b7e:	6818      	ldr	r0, [r3, #0]
 8012b80:	4770      	bx	lr
 8012b82:	bf00      	nop
 8012b84:	2000005c 	.word	0x2000005c

08012b88 <__libc_init_array>:
 8012b88:	b570      	push	{r4, r5, r6, lr}
 8012b8a:	4d0d      	ldr	r5, [pc, #52]	@ (8012bc0 <__libc_init_array+0x38>)
 8012b8c:	4c0d      	ldr	r4, [pc, #52]	@ (8012bc4 <__libc_init_array+0x3c>)
 8012b8e:	1b64      	subs	r4, r4, r5
 8012b90:	10a4      	asrs	r4, r4, #2
 8012b92:	2600      	movs	r6, #0
 8012b94:	42a6      	cmp	r6, r4
 8012b96:	d109      	bne.n	8012bac <__libc_init_array+0x24>
 8012b98:	4d0b      	ldr	r5, [pc, #44]	@ (8012bc8 <__libc_init_array+0x40>)
 8012b9a:	4c0c      	ldr	r4, [pc, #48]	@ (8012bcc <__libc_init_array+0x44>)
 8012b9c:	f003 fa3e 	bl	801601c <_init>
 8012ba0:	1b64      	subs	r4, r4, r5
 8012ba2:	10a4      	asrs	r4, r4, #2
 8012ba4:	2600      	movs	r6, #0
 8012ba6:	42a6      	cmp	r6, r4
 8012ba8:	d105      	bne.n	8012bb6 <__libc_init_array+0x2e>
 8012baa:	bd70      	pop	{r4, r5, r6, pc}
 8012bac:	f855 3b04 	ldr.w	r3, [r5], #4
 8012bb0:	4798      	blx	r3
 8012bb2:	3601      	adds	r6, #1
 8012bb4:	e7ee      	b.n	8012b94 <__libc_init_array+0xc>
 8012bb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8012bba:	4798      	blx	r3
 8012bbc:	3601      	adds	r6, #1
 8012bbe:	e7f2      	b.n	8012ba6 <__libc_init_array+0x1e>
	...

08012bd0 <__retarget_lock_init_recursive>:
 8012bd0:	4770      	bx	lr

08012bd2 <__retarget_lock_acquire_recursive>:
 8012bd2:	4770      	bx	lr

08012bd4 <__retarget_lock_release_recursive>:
 8012bd4:	4770      	bx	lr

08012bd6 <memcpy>:
 8012bd6:	440a      	add	r2, r1
 8012bd8:	4291      	cmp	r1, r2
 8012bda:	f100 33ff 	add.w	r3, r0, #4294967295
 8012bde:	d100      	bne.n	8012be2 <memcpy+0xc>
 8012be0:	4770      	bx	lr
 8012be2:	b510      	push	{r4, lr}
 8012be4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012be8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012bec:	4291      	cmp	r1, r2
 8012bee:	d1f9      	bne.n	8012be4 <memcpy+0xe>
 8012bf0:	bd10      	pop	{r4, pc}
	...

08012bf4 <nanf>:
 8012bf4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012bfc <nanf+0x8>
 8012bf8:	4770      	bx	lr
 8012bfa:	bf00      	nop
 8012bfc:	7fc00000 	.word	0x7fc00000

08012c00 <quorem>:
 8012c00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c04:	6903      	ldr	r3, [r0, #16]
 8012c06:	690c      	ldr	r4, [r1, #16]
 8012c08:	42a3      	cmp	r3, r4
 8012c0a:	4607      	mov	r7, r0
 8012c0c:	db7e      	blt.n	8012d0c <quorem+0x10c>
 8012c0e:	3c01      	subs	r4, #1
 8012c10:	f101 0814 	add.w	r8, r1, #20
 8012c14:	00a3      	lsls	r3, r4, #2
 8012c16:	f100 0514 	add.w	r5, r0, #20
 8012c1a:	9300      	str	r3, [sp, #0]
 8012c1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012c20:	9301      	str	r3, [sp, #4]
 8012c22:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012c26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012c2a:	3301      	adds	r3, #1
 8012c2c:	429a      	cmp	r2, r3
 8012c2e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012c32:	fbb2 f6f3 	udiv	r6, r2, r3
 8012c36:	d32e      	bcc.n	8012c96 <quorem+0x96>
 8012c38:	f04f 0a00 	mov.w	sl, #0
 8012c3c:	46c4      	mov	ip, r8
 8012c3e:	46ae      	mov	lr, r5
 8012c40:	46d3      	mov	fp, sl
 8012c42:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012c46:	b298      	uxth	r0, r3
 8012c48:	fb06 a000 	mla	r0, r6, r0, sl
 8012c4c:	0c02      	lsrs	r2, r0, #16
 8012c4e:	0c1b      	lsrs	r3, r3, #16
 8012c50:	fb06 2303 	mla	r3, r6, r3, r2
 8012c54:	f8de 2000 	ldr.w	r2, [lr]
 8012c58:	b280      	uxth	r0, r0
 8012c5a:	b292      	uxth	r2, r2
 8012c5c:	1a12      	subs	r2, r2, r0
 8012c5e:	445a      	add	r2, fp
 8012c60:	f8de 0000 	ldr.w	r0, [lr]
 8012c64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012c68:	b29b      	uxth	r3, r3
 8012c6a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012c6e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012c72:	b292      	uxth	r2, r2
 8012c74:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012c78:	45e1      	cmp	r9, ip
 8012c7a:	f84e 2b04 	str.w	r2, [lr], #4
 8012c7e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012c82:	d2de      	bcs.n	8012c42 <quorem+0x42>
 8012c84:	9b00      	ldr	r3, [sp, #0]
 8012c86:	58eb      	ldr	r3, [r5, r3]
 8012c88:	b92b      	cbnz	r3, 8012c96 <quorem+0x96>
 8012c8a:	9b01      	ldr	r3, [sp, #4]
 8012c8c:	3b04      	subs	r3, #4
 8012c8e:	429d      	cmp	r5, r3
 8012c90:	461a      	mov	r2, r3
 8012c92:	d32f      	bcc.n	8012cf4 <quorem+0xf4>
 8012c94:	613c      	str	r4, [r7, #16]
 8012c96:	4638      	mov	r0, r7
 8012c98:	f001 f910 	bl	8013ebc <__mcmp>
 8012c9c:	2800      	cmp	r0, #0
 8012c9e:	db25      	blt.n	8012cec <quorem+0xec>
 8012ca0:	4629      	mov	r1, r5
 8012ca2:	2000      	movs	r0, #0
 8012ca4:	f858 2b04 	ldr.w	r2, [r8], #4
 8012ca8:	f8d1 c000 	ldr.w	ip, [r1]
 8012cac:	fa1f fe82 	uxth.w	lr, r2
 8012cb0:	fa1f f38c 	uxth.w	r3, ip
 8012cb4:	eba3 030e 	sub.w	r3, r3, lr
 8012cb8:	4403      	add	r3, r0
 8012cba:	0c12      	lsrs	r2, r2, #16
 8012cbc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012cc0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012cc4:	b29b      	uxth	r3, r3
 8012cc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012cca:	45c1      	cmp	r9, r8
 8012ccc:	f841 3b04 	str.w	r3, [r1], #4
 8012cd0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012cd4:	d2e6      	bcs.n	8012ca4 <quorem+0xa4>
 8012cd6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012cda:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012cde:	b922      	cbnz	r2, 8012cea <quorem+0xea>
 8012ce0:	3b04      	subs	r3, #4
 8012ce2:	429d      	cmp	r5, r3
 8012ce4:	461a      	mov	r2, r3
 8012ce6:	d30b      	bcc.n	8012d00 <quorem+0x100>
 8012ce8:	613c      	str	r4, [r7, #16]
 8012cea:	3601      	adds	r6, #1
 8012cec:	4630      	mov	r0, r6
 8012cee:	b003      	add	sp, #12
 8012cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cf4:	6812      	ldr	r2, [r2, #0]
 8012cf6:	3b04      	subs	r3, #4
 8012cf8:	2a00      	cmp	r2, #0
 8012cfa:	d1cb      	bne.n	8012c94 <quorem+0x94>
 8012cfc:	3c01      	subs	r4, #1
 8012cfe:	e7c6      	b.n	8012c8e <quorem+0x8e>
 8012d00:	6812      	ldr	r2, [r2, #0]
 8012d02:	3b04      	subs	r3, #4
 8012d04:	2a00      	cmp	r2, #0
 8012d06:	d1ef      	bne.n	8012ce8 <quorem+0xe8>
 8012d08:	3c01      	subs	r4, #1
 8012d0a:	e7ea      	b.n	8012ce2 <quorem+0xe2>
 8012d0c:	2000      	movs	r0, #0
 8012d0e:	e7ee      	b.n	8012cee <quorem+0xee>

08012d10 <_dtoa_r>:
 8012d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d14:	69c7      	ldr	r7, [r0, #28]
 8012d16:	b097      	sub	sp, #92	@ 0x5c
 8012d18:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012d1c:	ec55 4b10 	vmov	r4, r5, d0
 8012d20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012d22:	9107      	str	r1, [sp, #28]
 8012d24:	4681      	mov	r9, r0
 8012d26:	920c      	str	r2, [sp, #48]	@ 0x30
 8012d28:	9311      	str	r3, [sp, #68]	@ 0x44
 8012d2a:	b97f      	cbnz	r7, 8012d4c <_dtoa_r+0x3c>
 8012d2c:	2010      	movs	r0, #16
 8012d2e:	f7fe fd6d 	bl	801180c <malloc>
 8012d32:	4602      	mov	r2, r0
 8012d34:	f8c9 001c 	str.w	r0, [r9, #28]
 8012d38:	b920      	cbnz	r0, 8012d44 <_dtoa_r+0x34>
 8012d3a:	4ba9      	ldr	r3, [pc, #676]	@ (8012fe0 <_dtoa_r+0x2d0>)
 8012d3c:	21ef      	movs	r1, #239	@ 0xef
 8012d3e:	48a9      	ldr	r0, [pc, #676]	@ (8012fe4 <_dtoa_r+0x2d4>)
 8012d40:	f002 fd62 	bl	8015808 <__assert_func>
 8012d44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012d48:	6007      	str	r7, [r0, #0]
 8012d4a:	60c7      	str	r7, [r0, #12]
 8012d4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012d50:	6819      	ldr	r1, [r3, #0]
 8012d52:	b159      	cbz	r1, 8012d6c <_dtoa_r+0x5c>
 8012d54:	685a      	ldr	r2, [r3, #4]
 8012d56:	604a      	str	r2, [r1, #4]
 8012d58:	2301      	movs	r3, #1
 8012d5a:	4093      	lsls	r3, r2
 8012d5c:	608b      	str	r3, [r1, #8]
 8012d5e:	4648      	mov	r0, r9
 8012d60:	f000 fe30 	bl	80139c4 <_Bfree>
 8012d64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012d68:	2200      	movs	r2, #0
 8012d6a:	601a      	str	r2, [r3, #0]
 8012d6c:	1e2b      	subs	r3, r5, #0
 8012d6e:	bfb9      	ittee	lt
 8012d70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012d74:	9305      	strlt	r3, [sp, #20]
 8012d76:	2300      	movge	r3, #0
 8012d78:	6033      	strge	r3, [r6, #0]
 8012d7a:	9f05      	ldr	r7, [sp, #20]
 8012d7c:	4b9a      	ldr	r3, [pc, #616]	@ (8012fe8 <_dtoa_r+0x2d8>)
 8012d7e:	bfbc      	itt	lt
 8012d80:	2201      	movlt	r2, #1
 8012d82:	6032      	strlt	r2, [r6, #0]
 8012d84:	43bb      	bics	r3, r7
 8012d86:	d112      	bne.n	8012dae <_dtoa_r+0x9e>
 8012d88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012d8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012d8e:	6013      	str	r3, [r2, #0]
 8012d90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012d94:	4323      	orrs	r3, r4
 8012d96:	f000 855a 	beq.w	801384e <_dtoa_r+0xb3e>
 8012d9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012d9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012ffc <_dtoa_r+0x2ec>
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	f000 855c 	beq.w	801385e <_dtoa_r+0xb4e>
 8012da6:	f10a 0303 	add.w	r3, sl, #3
 8012daa:	f000 bd56 	b.w	801385a <_dtoa_r+0xb4a>
 8012dae:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012db2:	2200      	movs	r2, #0
 8012db4:	ec51 0b17 	vmov	r0, r1, d7
 8012db8:	2300      	movs	r3, #0
 8012dba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012dbe:	f7ed fe8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8012dc2:	4680      	mov	r8, r0
 8012dc4:	b158      	cbz	r0, 8012dde <_dtoa_r+0xce>
 8012dc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012dc8:	2301      	movs	r3, #1
 8012dca:	6013      	str	r3, [r2, #0]
 8012dcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012dce:	b113      	cbz	r3, 8012dd6 <_dtoa_r+0xc6>
 8012dd0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012dd2:	4b86      	ldr	r3, [pc, #536]	@ (8012fec <_dtoa_r+0x2dc>)
 8012dd4:	6013      	str	r3, [r2, #0]
 8012dd6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8013000 <_dtoa_r+0x2f0>
 8012dda:	f000 bd40 	b.w	801385e <_dtoa_r+0xb4e>
 8012dde:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012de2:	aa14      	add	r2, sp, #80	@ 0x50
 8012de4:	a915      	add	r1, sp, #84	@ 0x54
 8012de6:	4648      	mov	r0, r9
 8012de8:	f001 f988 	bl	80140fc <__d2b>
 8012dec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012df0:	9002      	str	r0, [sp, #8]
 8012df2:	2e00      	cmp	r6, #0
 8012df4:	d078      	beq.n	8012ee8 <_dtoa_r+0x1d8>
 8012df6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012df8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012e00:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012e04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012e08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012e0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012e10:	4619      	mov	r1, r3
 8012e12:	2200      	movs	r2, #0
 8012e14:	4b76      	ldr	r3, [pc, #472]	@ (8012ff0 <_dtoa_r+0x2e0>)
 8012e16:	f7ed fa3f 	bl	8000298 <__aeabi_dsub>
 8012e1a:	a36b      	add	r3, pc, #428	@ (adr r3, 8012fc8 <_dtoa_r+0x2b8>)
 8012e1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e20:	f7ed fbf2 	bl	8000608 <__aeabi_dmul>
 8012e24:	a36a      	add	r3, pc, #424	@ (adr r3, 8012fd0 <_dtoa_r+0x2c0>)
 8012e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e2a:	f7ed fa37 	bl	800029c <__adddf3>
 8012e2e:	4604      	mov	r4, r0
 8012e30:	4630      	mov	r0, r6
 8012e32:	460d      	mov	r5, r1
 8012e34:	f7ed fb7e 	bl	8000534 <__aeabi_i2d>
 8012e38:	a367      	add	r3, pc, #412	@ (adr r3, 8012fd8 <_dtoa_r+0x2c8>)
 8012e3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e3e:	f7ed fbe3 	bl	8000608 <__aeabi_dmul>
 8012e42:	4602      	mov	r2, r0
 8012e44:	460b      	mov	r3, r1
 8012e46:	4620      	mov	r0, r4
 8012e48:	4629      	mov	r1, r5
 8012e4a:	f7ed fa27 	bl	800029c <__adddf3>
 8012e4e:	4604      	mov	r4, r0
 8012e50:	460d      	mov	r5, r1
 8012e52:	f7ed fe89 	bl	8000b68 <__aeabi_d2iz>
 8012e56:	2200      	movs	r2, #0
 8012e58:	4607      	mov	r7, r0
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	4620      	mov	r0, r4
 8012e5e:	4629      	mov	r1, r5
 8012e60:	f7ed fe44 	bl	8000aec <__aeabi_dcmplt>
 8012e64:	b140      	cbz	r0, 8012e78 <_dtoa_r+0x168>
 8012e66:	4638      	mov	r0, r7
 8012e68:	f7ed fb64 	bl	8000534 <__aeabi_i2d>
 8012e6c:	4622      	mov	r2, r4
 8012e6e:	462b      	mov	r3, r5
 8012e70:	f7ed fe32 	bl	8000ad8 <__aeabi_dcmpeq>
 8012e74:	b900      	cbnz	r0, 8012e78 <_dtoa_r+0x168>
 8012e76:	3f01      	subs	r7, #1
 8012e78:	2f16      	cmp	r7, #22
 8012e7a:	d852      	bhi.n	8012f22 <_dtoa_r+0x212>
 8012e7c:	4b5d      	ldr	r3, [pc, #372]	@ (8012ff4 <_dtoa_r+0x2e4>)
 8012e7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012e86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012e8a:	f7ed fe2f 	bl	8000aec <__aeabi_dcmplt>
 8012e8e:	2800      	cmp	r0, #0
 8012e90:	d049      	beq.n	8012f26 <_dtoa_r+0x216>
 8012e92:	3f01      	subs	r7, #1
 8012e94:	2300      	movs	r3, #0
 8012e96:	9310      	str	r3, [sp, #64]	@ 0x40
 8012e98:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012e9a:	1b9b      	subs	r3, r3, r6
 8012e9c:	1e5a      	subs	r2, r3, #1
 8012e9e:	bf45      	ittet	mi
 8012ea0:	f1c3 0301 	rsbmi	r3, r3, #1
 8012ea4:	9300      	strmi	r3, [sp, #0]
 8012ea6:	2300      	movpl	r3, #0
 8012ea8:	2300      	movmi	r3, #0
 8012eaa:	9206      	str	r2, [sp, #24]
 8012eac:	bf54      	ite	pl
 8012eae:	9300      	strpl	r3, [sp, #0]
 8012eb0:	9306      	strmi	r3, [sp, #24]
 8012eb2:	2f00      	cmp	r7, #0
 8012eb4:	db39      	blt.n	8012f2a <_dtoa_r+0x21a>
 8012eb6:	9b06      	ldr	r3, [sp, #24]
 8012eb8:	970d      	str	r7, [sp, #52]	@ 0x34
 8012eba:	443b      	add	r3, r7
 8012ebc:	9306      	str	r3, [sp, #24]
 8012ebe:	2300      	movs	r3, #0
 8012ec0:	9308      	str	r3, [sp, #32]
 8012ec2:	9b07      	ldr	r3, [sp, #28]
 8012ec4:	2b09      	cmp	r3, #9
 8012ec6:	d863      	bhi.n	8012f90 <_dtoa_r+0x280>
 8012ec8:	2b05      	cmp	r3, #5
 8012eca:	bfc4      	itt	gt
 8012ecc:	3b04      	subgt	r3, #4
 8012ece:	9307      	strgt	r3, [sp, #28]
 8012ed0:	9b07      	ldr	r3, [sp, #28]
 8012ed2:	f1a3 0302 	sub.w	r3, r3, #2
 8012ed6:	bfcc      	ite	gt
 8012ed8:	2400      	movgt	r4, #0
 8012eda:	2401      	movle	r4, #1
 8012edc:	2b03      	cmp	r3, #3
 8012ede:	d863      	bhi.n	8012fa8 <_dtoa_r+0x298>
 8012ee0:	e8df f003 	tbb	[pc, r3]
 8012ee4:	2b375452 	.word	0x2b375452
 8012ee8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012eec:	441e      	add	r6, r3
 8012eee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012ef2:	2b20      	cmp	r3, #32
 8012ef4:	bfc1      	itttt	gt
 8012ef6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012efa:	409f      	lslgt	r7, r3
 8012efc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012f00:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012f04:	bfd6      	itet	le
 8012f06:	f1c3 0320 	rsble	r3, r3, #32
 8012f0a:	ea47 0003 	orrgt.w	r0, r7, r3
 8012f0e:	fa04 f003 	lslle.w	r0, r4, r3
 8012f12:	f7ed faff 	bl	8000514 <__aeabi_ui2d>
 8012f16:	2201      	movs	r2, #1
 8012f18:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012f1c:	3e01      	subs	r6, #1
 8012f1e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012f20:	e776      	b.n	8012e10 <_dtoa_r+0x100>
 8012f22:	2301      	movs	r3, #1
 8012f24:	e7b7      	b.n	8012e96 <_dtoa_r+0x186>
 8012f26:	9010      	str	r0, [sp, #64]	@ 0x40
 8012f28:	e7b6      	b.n	8012e98 <_dtoa_r+0x188>
 8012f2a:	9b00      	ldr	r3, [sp, #0]
 8012f2c:	1bdb      	subs	r3, r3, r7
 8012f2e:	9300      	str	r3, [sp, #0]
 8012f30:	427b      	negs	r3, r7
 8012f32:	9308      	str	r3, [sp, #32]
 8012f34:	2300      	movs	r3, #0
 8012f36:	930d      	str	r3, [sp, #52]	@ 0x34
 8012f38:	e7c3      	b.n	8012ec2 <_dtoa_r+0x1b2>
 8012f3a:	2301      	movs	r3, #1
 8012f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f40:	eb07 0b03 	add.w	fp, r7, r3
 8012f44:	f10b 0301 	add.w	r3, fp, #1
 8012f48:	2b01      	cmp	r3, #1
 8012f4a:	9303      	str	r3, [sp, #12]
 8012f4c:	bfb8      	it	lt
 8012f4e:	2301      	movlt	r3, #1
 8012f50:	e006      	b.n	8012f60 <_dtoa_r+0x250>
 8012f52:	2301      	movs	r3, #1
 8012f54:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012f58:	2b00      	cmp	r3, #0
 8012f5a:	dd28      	ble.n	8012fae <_dtoa_r+0x29e>
 8012f5c:	469b      	mov	fp, r3
 8012f5e:	9303      	str	r3, [sp, #12]
 8012f60:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012f64:	2100      	movs	r1, #0
 8012f66:	2204      	movs	r2, #4
 8012f68:	f102 0514 	add.w	r5, r2, #20
 8012f6c:	429d      	cmp	r5, r3
 8012f6e:	d926      	bls.n	8012fbe <_dtoa_r+0x2ae>
 8012f70:	6041      	str	r1, [r0, #4]
 8012f72:	4648      	mov	r0, r9
 8012f74:	f000 fce6 	bl	8013944 <_Balloc>
 8012f78:	4682      	mov	sl, r0
 8012f7a:	2800      	cmp	r0, #0
 8012f7c:	d142      	bne.n	8013004 <_dtoa_r+0x2f4>
 8012f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8012ff8 <_dtoa_r+0x2e8>)
 8012f80:	4602      	mov	r2, r0
 8012f82:	f240 11af 	movw	r1, #431	@ 0x1af
 8012f86:	e6da      	b.n	8012d3e <_dtoa_r+0x2e>
 8012f88:	2300      	movs	r3, #0
 8012f8a:	e7e3      	b.n	8012f54 <_dtoa_r+0x244>
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	e7d5      	b.n	8012f3c <_dtoa_r+0x22c>
 8012f90:	2401      	movs	r4, #1
 8012f92:	2300      	movs	r3, #0
 8012f94:	9307      	str	r3, [sp, #28]
 8012f96:	9409      	str	r4, [sp, #36]	@ 0x24
 8012f98:	f04f 3bff 	mov.w	fp, #4294967295
 8012f9c:	2200      	movs	r2, #0
 8012f9e:	f8cd b00c 	str.w	fp, [sp, #12]
 8012fa2:	2312      	movs	r3, #18
 8012fa4:	920c      	str	r2, [sp, #48]	@ 0x30
 8012fa6:	e7db      	b.n	8012f60 <_dtoa_r+0x250>
 8012fa8:	2301      	movs	r3, #1
 8012faa:	9309      	str	r3, [sp, #36]	@ 0x24
 8012fac:	e7f4      	b.n	8012f98 <_dtoa_r+0x288>
 8012fae:	f04f 0b01 	mov.w	fp, #1
 8012fb2:	f8cd b00c 	str.w	fp, [sp, #12]
 8012fb6:	465b      	mov	r3, fp
 8012fb8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012fbc:	e7d0      	b.n	8012f60 <_dtoa_r+0x250>
 8012fbe:	3101      	adds	r1, #1
 8012fc0:	0052      	lsls	r2, r2, #1
 8012fc2:	e7d1      	b.n	8012f68 <_dtoa_r+0x258>
 8012fc4:	f3af 8000 	nop.w
 8012fc8:	636f4361 	.word	0x636f4361
 8012fcc:	3fd287a7 	.word	0x3fd287a7
 8012fd0:	8b60c8b3 	.word	0x8b60c8b3
 8012fd4:	3fc68a28 	.word	0x3fc68a28
 8012fd8:	509f79fb 	.word	0x509f79fb
 8012fdc:	3fd34413 	.word	0x3fd34413
 8012fe0:	080173de 	.word	0x080173de
 8012fe4:	080173f5 	.word	0x080173f5
 8012fe8:	7ff00000 	.word	0x7ff00000
 8012fec:	080173a9 	.word	0x080173a9
 8012ff0:	3ff80000 	.word	0x3ff80000
 8012ff4:	080175a8 	.word	0x080175a8
 8012ff8:	0801744d 	.word	0x0801744d
 8012ffc:	080173da 	.word	0x080173da
 8013000:	080173a8 	.word	0x080173a8
 8013004:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013008:	6018      	str	r0, [r3, #0]
 801300a:	9b03      	ldr	r3, [sp, #12]
 801300c:	2b0e      	cmp	r3, #14
 801300e:	f200 80a1 	bhi.w	8013154 <_dtoa_r+0x444>
 8013012:	2c00      	cmp	r4, #0
 8013014:	f000 809e 	beq.w	8013154 <_dtoa_r+0x444>
 8013018:	2f00      	cmp	r7, #0
 801301a:	dd33      	ble.n	8013084 <_dtoa_r+0x374>
 801301c:	4b9c      	ldr	r3, [pc, #624]	@ (8013290 <_dtoa_r+0x580>)
 801301e:	f007 020f 	and.w	r2, r7, #15
 8013022:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013026:	ed93 7b00 	vldr	d7, [r3]
 801302a:	05f8      	lsls	r0, r7, #23
 801302c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8013030:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013034:	d516      	bpl.n	8013064 <_dtoa_r+0x354>
 8013036:	4b97      	ldr	r3, [pc, #604]	@ (8013294 <_dtoa_r+0x584>)
 8013038:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801303c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013040:	f7ed fc0c 	bl	800085c <__aeabi_ddiv>
 8013044:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013048:	f004 040f 	and.w	r4, r4, #15
 801304c:	2603      	movs	r6, #3
 801304e:	4d91      	ldr	r5, [pc, #580]	@ (8013294 <_dtoa_r+0x584>)
 8013050:	b954      	cbnz	r4, 8013068 <_dtoa_r+0x358>
 8013052:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013056:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801305a:	f7ed fbff 	bl	800085c <__aeabi_ddiv>
 801305e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013062:	e028      	b.n	80130b6 <_dtoa_r+0x3a6>
 8013064:	2602      	movs	r6, #2
 8013066:	e7f2      	b.n	801304e <_dtoa_r+0x33e>
 8013068:	07e1      	lsls	r1, r4, #31
 801306a:	d508      	bpl.n	801307e <_dtoa_r+0x36e>
 801306c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013070:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013074:	f7ed fac8 	bl	8000608 <__aeabi_dmul>
 8013078:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801307c:	3601      	adds	r6, #1
 801307e:	1064      	asrs	r4, r4, #1
 8013080:	3508      	adds	r5, #8
 8013082:	e7e5      	b.n	8013050 <_dtoa_r+0x340>
 8013084:	f000 80af 	beq.w	80131e6 <_dtoa_r+0x4d6>
 8013088:	427c      	negs	r4, r7
 801308a:	4b81      	ldr	r3, [pc, #516]	@ (8013290 <_dtoa_r+0x580>)
 801308c:	4d81      	ldr	r5, [pc, #516]	@ (8013294 <_dtoa_r+0x584>)
 801308e:	f004 020f 	and.w	r2, r4, #15
 8013092:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013096:	e9d3 2300 	ldrd	r2, r3, [r3]
 801309a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801309e:	f7ed fab3 	bl	8000608 <__aeabi_dmul>
 80130a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80130a6:	1124      	asrs	r4, r4, #4
 80130a8:	2300      	movs	r3, #0
 80130aa:	2602      	movs	r6, #2
 80130ac:	2c00      	cmp	r4, #0
 80130ae:	f040 808f 	bne.w	80131d0 <_dtoa_r+0x4c0>
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d1d3      	bne.n	801305e <_dtoa_r+0x34e>
 80130b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80130b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80130bc:	2b00      	cmp	r3, #0
 80130be:	f000 8094 	beq.w	80131ea <_dtoa_r+0x4da>
 80130c2:	4b75      	ldr	r3, [pc, #468]	@ (8013298 <_dtoa_r+0x588>)
 80130c4:	2200      	movs	r2, #0
 80130c6:	4620      	mov	r0, r4
 80130c8:	4629      	mov	r1, r5
 80130ca:	f7ed fd0f 	bl	8000aec <__aeabi_dcmplt>
 80130ce:	2800      	cmp	r0, #0
 80130d0:	f000 808b 	beq.w	80131ea <_dtoa_r+0x4da>
 80130d4:	9b03      	ldr	r3, [sp, #12]
 80130d6:	2b00      	cmp	r3, #0
 80130d8:	f000 8087 	beq.w	80131ea <_dtoa_r+0x4da>
 80130dc:	f1bb 0f00 	cmp.w	fp, #0
 80130e0:	dd34      	ble.n	801314c <_dtoa_r+0x43c>
 80130e2:	4620      	mov	r0, r4
 80130e4:	4b6d      	ldr	r3, [pc, #436]	@ (801329c <_dtoa_r+0x58c>)
 80130e6:	2200      	movs	r2, #0
 80130e8:	4629      	mov	r1, r5
 80130ea:	f7ed fa8d 	bl	8000608 <__aeabi_dmul>
 80130ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80130f2:	f107 38ff 	add.w	r8, r7, #4294967295
 80130f6:	3601      	adds	r6, #1
 80130f8:	465c      	mov	r4, fp
 80130fa:	4630      	mov	r0, r6
 80130fc:	f7ed fa1a 	bl	8000534 <__aeabi_i2d>
 8013100:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013104:	f7ed fa80 	bl	8000608 <__aeabi_dmul>
 8013108:	4b65      	ldr	r3, [pc, #404]	@ (80132a0 <_dtoa_r+0x590>)
 801310a:	2200      	movs	r2, #0
 801310c:	f7ed f8c6 	bl	800029c <__adddf3>
 8013110:	4605      	mov	r5, r0
 8013112:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013116:	2c00      	cmp	r4, #0
 8013118:	d16a      	bne.n	80131f0 <_dtoa_r+0x4e0>
 801311a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801311e:	4b61      	ldr	r3, [pc, #388]	@ (80132a4 <_dtoa_r+0x594>)
 8013120:	2200      	movs	r2, #0
 8013122:	f7ed f8b9 	bl	8000298 <__aeabi_dsub>
 8013126:	4602      	mov	r2, r0
 8013128:	460b      	mov	r3, r1
 801312a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801312e:	462a      	mov	r2, r5
 8013130:	4633      	mov	r3, r6
 8013132:	f7ed fcf9 	bl	8000b28 <__aeabi_dcmpgt>
 8013136:	2800      	cmp	r0, #0
 8013138:	f040 8298 	bne.w	801366c <_dtoa_r+0x95c>
 801313c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013140:	462a      	mov	r2, r5
 8013142:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013146:	f7ed fcd1 	bl	8000aec <__aeabi_dcmplt>
 801314a:	bb38      	cbnz	r0, 801319c <_dtoa_r+0x48c>
 801314c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8013150:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8013154:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8013156:	2b00      	cmp	r3, #0
 8013158:	f2c0 8157 	blt.w	801340a <_dtoa_r+0x6fa>
 801315c:	2f0e      	cmp	r7, #14
 801315e:	f300 8154 	bgt.w	801340a <_dtoa_r+0x6fa>
 8013162:	4b4b      	ldr	r3, [pc, #300]	@ (8013290 <_dtoa_r+0x580>)
 8013164:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013168:	ed93 7b00 	vldr	d7, [r3]
 801316c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801316e:	2b00      	cmp	r3, #0
 8013170:	ed8d 7b00 	vstr	d7, [sp]
 8013174:	f280 80e5 	bge.w	8013342 <_dtoa_r+0x632>
 8013178:	9b03      	ldr	r3, [sp, #12]
 801317a:	2b00      	cmp	r3, #0
 801317c:	f300 80e1 	bgt.w	8013342 <_dtoa_r+0x632>
 8013180:	d10c      	bne.n	801319c <_dtoa_r+0x48c>
 8013182:	4b48      	ldr	r3, [pc, #288]	@ (80132a4 <_dtoa_r+0x594>)
 8013184:	2200      	movs	r2, #0
 8013186:	ec51 0b17 	vmov	r0, r1, d7
 801318a:	f7ed fa3d 	bl	8000608 <__aeabi_dmul>
 801318e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013192:	f7ed fcbf 	bl	8000b14 <__aeabi_dcmpge>
 8013196:	2800      	cmp	r0, #0
 8013198:	f000 8266 	beq.w	8013668 <_dtoa_r+0x958>
 801319c:	2400      	movs	r4, #0
 801319e:	4625      	mov	r5, r4
 80131a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80131a2:	4656      	mov	r6, sl
 80131a4:	ea6f 0803 	mvn.w	r8, r3
 80131a8:	2700      	movs	r7, #0
 80131aa:	4621      	mov	r1, r4
 80131ac:	4648      	mov	r0, r9
 80131ae:	f000 fc09 	bl	80139c4 <_Bfree>
 80131b2:	2d00      	cmp	r5, #0
 80131b4:	f000 80bd 	beq.w	8013332 <_dtoa_r+0x622>
 80131b8:	b12f      	cbz	r7, 80131c6 <_dtoa_r+0x4b6>
 80131ba:	42af      	cmp	r7, r5
 80131bc:	d003      	beq.n	80131c6 <_dtoa_r+0x4b6>
 80131be:	4639      	mov	r1, r7
 80131c0:	4648      	mov	r0, r9
 80131c2:	f000 fbff 	bl	80139c4 <_Bfree>
 80131c6:	4629      	mov	r1, r5
 80131c8:	4648      	mov	r0, r9
 80131ca:	f000 fbfb 	bl	80139c4 <_Bfree>
 80131ce:	e0b0      	b.n	8013332 <_dtoa_r+0x622>
 80131d0:	07e2      	lsls	r2, r4, #31
 80131d2:	d505      	bpl.n	80131e0 <_dtoa_r+0x4d0>
 80131d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80131d8:	f7ed fa16 	bl	8000608 <__aeabi_dmul>
 80131dc:	3601      	adds	r6, #1
 80131de:	2301      	movs	r3, #1
 80131e0:	1064      	asrs	r4, r4, #1
 80131e2:	3508      	adds	r5, #8
 80131e4:	e762      	b.n	80130ac <_dtoa_r+0x39c>
 80131e6:	2602      	movs	r6, #2
 80131e8:	e765      	b.n	80130b6 <_dtoa_r+0x3a6>
 80131ea:	9c03      	ldr	r4, [sp, #12]
 80131ec:	46b8      	mov	r8, r7
 80131ee:	e784      	b.n	80130fa <_dtoa_r+0x3ea>
 80131f0:	4b27      	ldr	r3, [pc, #156]	@ (8013290 <_dtoa_r+0x580>)
 80131f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80131f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80131f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80131fc:	4454      	add	r4, sl
 80131fe:	2900      	cmp	r1, #0
 8013200:	d054      	beq.n	80132ac <_dtoa_r+0x59c>
 8013202:	4929      	ldr	r1, [pc, #164]	@ (80132a8 <_dtoa_r+0x598>)
 8013204:	2000      	movs	r0, #0
 8013206:	f7ed fb29 	bl	800085c <__aeabi_ddiv>
 801320a:	4633      	mov	r3, r6
 801320c:	462a      	mov	r2, r5
 801320e:	f7ed f843 	bl	8000298 <__aeabi_dsub>
 8013212:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8013216:	4656      	mov	r6, sl
 8013218:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801321c:	f7ed fca4 	bl	8000b68 <__aeabi_d2iz>
 8013220:	4605      	mov	r5, r0
 8013222:	f7ed f987 	bl	8000534 <__aeabi_i2d>
 8013226:	4602      	mov	r2, r0
 8013228:	460b      	mov	r3, r1
 801322a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801322e:	f7ed f833 	bl	8000298 <__aeabi_dsub>
 8013232:	3530      	adds	r5, #48	@ 0x30
 8013234:	4602      	mov	r2, r0
 8013236:	460b      	mov	r3, r1
 8013238:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801323c:	f806 5b01 	strb.w	r5, [r6], #1
 8013240:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8013244:	f7ed fc52 	bl	8000aec <__aeabi_dcmplt>
 8013248:	2800      	cmp	r0, #0
 801324a:	d172      	bne.n	8013332 <_dtoa_r+0x622>
 801324c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013250:	4911      	ldr	r1, [pc, #68]	@ (8013298 <_dtoa_r+0x588>)
 8013252:	2000      	movs	r0, #0
 8013254:	f7ed f820 	bl	8000298 <__aeabi_dsub>
 8013258:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801325c:	f7ed fc46 	bl	8000aec <__aeabi_dcmplt>
 8013260:	2800      	cmp	r0, #0
 8013262:	f040 80b4 	bne.w	80133ce <_dtoa_r+0x6be>
 8013266:	42a6      	cmp	r6, r4
 8013268:	f43f af70 	beq.w	801314c <_dtoa_r+0x43c>
 801326c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8013270:	4b0a      	ldr	r3, [pc, #40]	@ (801329c <_dtoa_r+0x58c>)
 8013272:	2200      	movs	r2, #0
 8013274:	f7ed f9c8 	bl	8000608 <__aeabi_dmul>
 8013278:	4b08      	ldr	r3, [pc, #32]	@ (801329c <_dtoa_r+0x58c>)
 801327a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801327e:	2200      	movs	r2, #0
 8013280:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013284:	f7ed f9c0 	bl	8000608 <__aeabi_dmul>
 8013288:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801328c:	e7c4      	b.n	8013218 <_dtoa_r+0x508>
 801328e:	bf00      	nop
 8013290:	080175a8 	.word	0x080175a8
 8013294:	08017580 	.word	0x08017580
 8013298:	3ff00000 	.word	0x3ff00000
 801329c:	40240000 	.word	0x40240000
 80132a0:	401c0000 	.word	0x401c0000
 80132a4:	40140000 	.word	0x40140000
 80132a8:	3fe00000 	.word	0x3fe00000
 80132ac:	4631      	mov	r1, r6
 80132ae:	4628      	mov	r0, r5
 80132b0:	f7ed f9aa 	bl	8000608 <__aeabi_dmul>
 80132b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80132b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80132ba:	4656      	mov	r6, sl
 80132bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132c0:	f7ed fc52 	bl	8000b68 <__aeabi_d2iz>
 80132c4:	4605      	mov	r5, r0
 80132c6:	f7ed f935 	bl	8000534 <__aeabi_i2d>
 80132ca:	4602      	mov	r2, r0
 80132cc:	460b      	mov	r3, r1
 80132ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132d2:	f7ec ffe1 	bl	8000298 <__aeabi_dsub>
 80132d6:	3530      	adds	r5, #48	@ 0x30
 80132d8:	f806 5b01 	strb.w	r5, [r6], #1
 80132dc:	4602      	mov	r2, r0
 80132de:	460b      	mov	r3, r1
 80132e0:	42a6      	cmp	r6, r4
 80132e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80132e6:	f04f 0200 	mov.w	r2, #0
 80132ea:	d124      	bne.n	8013336 <_dtoa_r+0x626>
 80132ec:	4baf      	ldr	r3, [pc, #700]	@ (80135ac <_dtoa_r+0x89c>)
 80132ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80132f2:	f7ec ffd3 	bl	800029c <__adddf3>
 80132f6:	4602      	mov	r2, r0
 80132f8:	460b      	mov	r3, r1
 80132fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132fe:	f7ed fc13 	bl	8000b28 <__aeabi_dcmpgt>
 8013302:	2800      	cmp	r0, #0
 8013304:	d163      	bne.n	80133ce <_dtoa_r+0x6be>
 8013306:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801330a:	49a8      	ldr	r1, [pc, #672]	@ (80135ac <_dtoa_r+0x89c>)
 801330c:	2000      	movs	r0, #0
 801330e:	f7ec ffc3 	bl	8000298 <__aeabi_dsub>
 8013312:	4602      	mov	r2, r0
 8013314:	460b      	mov	r3, r1
 8013316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801331a:	f7ed fbe7 	bl	8000aec <__aeabi_dcmplt>
 801331e:	2800      	cmp	r0, #0
 8013320:	f43f af14 	beq.w	801314c <_dtoa_r+0x43c>
 8013324:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8013326:	1e73      	subs	r3, r6, #1
 8013328:	9313      	str	r3, [sp, #76]	@ 0x4c
 801332a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801332e:	2b30      	cmp	r3, #48	@ 0x30
 8013330:	d0f8      	beq.n	8013324 <_dtoa_r+0x614>
 8013332:	4647      	mov	r7, r8
 8013334:	e03b      	b.n	80133ae <_dtoa_r+0x69e>
 8013336:	4b9e      	ldr	r3, [pc, #632]	@ (80135b0 <_dtoa_r+0x8a0>)
 8013338:	f7ed f966 	bl	8000608 <__aeabi_dmul>
 801333c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013340:	e7bc      	b.n	80132bc <_dtoa_r+0x5ac>
 8013342:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8013346:	4656      	mov	r6, sl
 8013348:	e9dd 2300 	ldrd	r2, r3, [sp]
 801334c:	4620      	mov	r0, r4
 801334e:	4629      	mov	r1, r5
 8013350:	f7ed fa84 	bl	800085c <__aeabi_ddiv>
 8013354:	f7ed fc08 	bl	8000b68 <__aeabi_d2iz>
 8013358:	4680      	mov	r8, r0
 801335a:	f7ed f8eb 	bl	8000534 <__aeabi_i2d>
 801335e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013362:	f7ed f951 	bl	8000608 <__aeabi_dmul>
 8013366:	4602      	mov	r2, r0
 8013368:	460b      	mov	r3, r1
 801336a:	4620      	mov	r0, r4
 801336c:	4629      	mov	r1, r5
 801336e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013372:	f7ec ff91 	bl	8000298 <__aeabi_dsub>
 8013376:	f806 4b01 	strb.w	r4, [r6], #1
 801337a:	9d03      	ldr	r5, [sp, #12]
 801337c:	eba6 040a 	sub.w	r4, r6, sl
 8013380:	42a5      	cmp	r5, r4
 8013382:	4602      	mov	r2, r0
 8013384:	460b      	mov	r3, r1
 8013386:	d133      	bne.n	80133f0 <_dtoa_r+0x6e0>
 8013388:	f7ec ff88 	bl	800029c <__adddf3>
 801338c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013390:	4604      	mov	r4, r0
 8013392:	460d      	mov	r5, r1
 8013394:	f7ed fbc8 	bl	8000b28 <__aeabi_dcmpgt>
 8013398:	b9c0      	cbnz	r0, 80133cc <_dtoa_r+0x6bc>
 801339a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801339e:	4620      	mov	r0, r4
 80133a0:	4629      	mov	r1, r5
 80133a2:	f7ed fb99 	bl	8000ad8 <__aeabi_dcmpeq>
 80133a6:	b110      	cbz	r0, 80133ae <_dtoa_r+0x69e>
 80133a8:	f018 0f01 	tst.w	r8, #1
 80133ac:	d10e      	bne.n	80133cc <_dtoa_r+0x6bc>
 80133ae:	9902      	ldr	r1, [sp, #8]
 80133b0:	4648      	mov	r0, r9
 80133b2:	f000 fb07 	bl	80139c4 <_Bfree>
 80133b6:	2300      	movs	r3, #0
 80133b8:	7033      	strb	r3, [r6, #0]
 80133ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80133bc:	3701      	adds	r7, #1
 80133be:	601f      	str	r7, [r3, #0]
 80133c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	f000 824b 	beq.w	801385e <_dtoa_r+0xb4e>
 80133c8:	601e      	str	r6, [r3, #0]
 80133ca:	e248      	b.n	801385e <_dtoa_r+0xb4e>
 80133cc:	46b8      	mov	r8, r7
 80133ce:	4633      	mov	r3, r6
 80133d0:	461e      	mov	r6, r3
 80133d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80133d6:	2a39      	cmp	r2, #57	@ 0x39
 80133d8:	d106      	bne.n	80133e8 <_dtoa_r+0x6d8>
 80133da:	459a      	cmp	sl, r3
 80133dc:	d1f8      	bne.n	80133d0 <_dtoa_r+0x6c0>
 80133de:	2230      	movs	r2, #48	@ 0x30
 80133e0:	f108 0801 	add.w	r8, r8, #1
 80133e4:	f88a 2000 	strb.w	r2, [sl]
 80133e8:	781a      	ldrb	r2, [r3, #0]
 80133ea:	3201      	adds	r2, #1
 80133ec:	701a      	strb	r2, [r3, #0]
 80133ee:	e7a0      	b.n	8013332 <_dtoa_r+0x622>
 80133f0:	4b6f      	ldr	r3, [pc, #444]	@ (80135b0 <_dtoa_r+0x8a0>)
 80133f2:	2200      	movs	r2, #0
 80133f4:	f7ed f908 	bl	8000608 <__aeabi_dmul>
 80133f8:	2200      	movs	r2, #0
 80133fa:	2300      	movs	r3, #0
 80133fc:	4604      	mov	r4, r0
 80133fe:	460d      	mov	r5, r1
 8013400:	f7ed fb6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8013404:	2800      	cmp	r0, #0
 8013406:	d09f      	beq.n	8013348 <_dtoa_r+0x638>
 8013408:	e7d1      	b.n	80133ae <_dtoa_r+0x69e>
 801340a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801340c:	2a00      	cmp	r2, #0
 801340e:	f000 80ea 	beq.w	80135e6 <_dtoa_r+0x8d6>
 8013412:	9a07      	ldr	r2, [sp, #28]
 8013414:	2a01      	cmp	r2, #1
 8013416:	f300 80cd 	bgt.w	80135b4 <_dtoa_r+0x8a4>
 801341a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801341c:	2a00      	cmp	r2, #0
 801341e:	f000 80c1 	beq.w	80135a4 <_dtoa_r+0x894>
 8013422:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8013426:	9c08      	ldr	r4, [sp, #32]
 8013428:	9e00      	ldr	r6, [sp, #0]
 801342a:	9a00      	ldr	r2, [sp, #0]
 801342c:	441a      	add	r2, r3
 801342e:	9200      	str	r2, [sp, #0]
 8013430:	9a06      	ldr	r2, [sp, #24]
 8013432:	2101      	movs	r1, #1
 8013434:	441a      	add	r2, r3
 8013436:	4648      	mov	r0, r9
 8013438:	9206      	str	r2, [sp, #24]
 801343a:	f000 fbc1 	bl	8013bc0 <__i2b>
 801343e:	4605      	mov	r5, r0
 8013440:	b166      	cbz	r6, 801345c <_dtoa_r+0x74c>
 8013442:	9b06      	ldr	r3, [sp, #24]
 8013444:	2b00      	cmp	r3, #0
 8013446:	dd09      	ble.n	801345c <_dtoa_r+0x74c>
 8013448:	42b3      	cmp	r3, r6
 801344a:	9a00      	ldr	r2, [sp, #0]
 801344c:	bfa8      	it	ge
 801344e:	4633      	movge	r3, r6
 8013450:	1ad2      	subs	r2, r2, r3
 8013452:	9200      	str	r2, [sp, #0]
 8013454:	9a06      	ldr	r2, [sp, #24]
 8013456:	1af6      	subs	r6, r6, r3
 8013458:	1ad3      	subs	r3, r2, r3
 801345a:	9306      	str	r3, [sp, #24]
 801345c:	9b08      	ldr	r3, [sp, #32]
 801345e:	b30b      	cbz	r3, 80134a4 <_dtoa_r+0x794>
 8013460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013462:	2b00      	cmp	r3, #0
 8013464:	f000 80c6 	beq.w	80135f4 <_dtoa_r+0x8e4>
 8013468:	2c00      	cmp	r4, #0
 801346a:	f000 80c0 	beq.w	80135ee <_dtoa_r+0x8de>
 801346e:	4629      	mov	r1, r5
 8013470:	4622      	mov	r2, r4
 8013472:	4648      	mov	r0, r9
 8013474:	f000 fc5c 	bl	8013d30 <__pow5mult>
 8013478:	9a02      	ldr	r2, [sp, #8]
 801347a:	4601      	mov	r1, r0
 801347c:	4605      	mov	r5, r0
 801347e:	4648      	mov	r0, r9
 8013480:	f000 fbb4 	bl	8013bec <__multiply>
 8013484:	9902      	ldr	r1, [sp, #8]
 8013486:	4680      	mov	r8, r0
 8013488:	4648      	mov	r0, r9
 801348a:	f000 fa9b 	bl	80139c4 <_Bfree>
 801348e:	9b08      	ldr	r3, [sp, #32]
 8013490:	1b1b      	subs	r3, r3, r4
 8013492:	9308      	str	r3, [sp, #32]
 8013494:	f000 80b1 	beq.w	80135fa <_dtoa_r+0x8ea>
 8013498:	9a08      	ldr	r2, [sp, #32]
 801349a:	4641      	mov	r1, r8
 801349c:	4648      	mov	r0, r9
 801349e:	f000 fc47 	bl	8013d30 <__pow5mult>
 80134a2:	9002      	str	r0, [sp, #8]
 80134a4:	2101      	movs	r1, #1
 80134a6:	4648      	mov	r0, r9
 80134a8:	f000 fb8a 	bl	8013bc0 <__i2b>
 80134ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80134ae:	4604      	mov	r4, r0
 80134b0:	2b00      	cmp	r3, #0
 80134b2:	f000 81d8 	beq.w	8013866 <_dtoa_r+0xb56>
 80134b6:	461a      	mov	r2, r3
 80134b8:	4601      	mov	r1, r0
 80134ba:	4648      	mov	r0, r9
 80134bc:	f000 fc38 	bl	8013d30 <__pow5mult>
 80134c0:	9b07      	ldr	r3, [sp, #28]
 80134c2:	2b01      	cmp	r3, #1
 80134c4:	4604      	mov	r4, r0
 80134c6:	f300 809f 	bgt.w	8013608 <_dtoa_r+0x8f8>
 80134ca:	9b04      	ldr	r3, [sp, #16]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	f040 8097 	bne.w	8013600 <_dtoa_r+0x8f0>
 80134d2:	9b05      	ldr	r3, [sp, #20]
 80134d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80134d8:	2b00      	cmp	r3, #0
 80134da:	f040 8093 	bne.w	8013604 <_dtoa_r+0x8f4>
 80134de:	9b05      	ldr	r3, [sp, #20]
 80134e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80134e4:	0d1b      	lsrs	r3, r3, #20
 80134e6:	051b      	lsls	r3, r3, #20
 80134e8:	b133      	cbz	r3, 80134f8 <_dtoa_r+0x7e8>
 80134ea:	9b00      	ldr	r3, [sp, #0]
 80134ec:	3301      	adds	r3, #1
 80134ee:	9300      	str	r3, [sp, #0]
 80134f0:	9b06      	ldr	r3, [sp, #24]
 80134f2:	3301      	adds	r3, #1
 80134f4:	9306      	str	r3, [sp, #24]
 80134f6:	2301      	movs	r3, #1
 80134f8:	9308      	str	r3, [sp, #32]
 80134fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	f000 81b8 	beq.w	8013872 <_dtoa_r+0xb62>
 8013502:	6923      	ldr	r3, [r4, #16]
 8013504:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013508:	6918      	ldr	r0, [r3, #16]
 801350a:	f000 fb0d 	bl	8013b28 <__hi0bits>
 801350e:	f1c0 0020 	rsb	r0, r0, #32
 8013512:	9b06      	ldr	r3, [sp, #24]
 8013514:	4418      	add	r0, r3
 8013516:	f010 001f 	ands.w	r0, r0, #31
 801351a:	f000 8082 	beq.w	8013622 <_dtoa_r+0x912>
 801351e:	f1c0 0320 	rsb	r3, r0, #32
 8013522:	2b04      	cmp	r3, #4
 8013524:	dd73      	ble.n	801360e <_dtoa_r+0x8fe>
 8013526:	9b00      	ldr	r3, [sp, #0]
 8013528:	f1c0 001c 	rsb	r0, r0, #28
 801352c:	4403      	add	r3, r0
 801352e:	9300      	str	r3, [sp, #0]
 8013530:	9b06      	ldr	r3, [sp, #24]
 8013532:	4403      	add	r3, r0
 8013534:	4406      	add	r6, r0
 8013536:	9306      	str	r3, [sp, #24]
 8013538:	9b00      	ldr	r3, [sp, #0]
 801353a:	2b00      	cmp	r3, #0
 801353c:	dd05      	ble.n	801354a <_dtoa_r+0x83a>
 801353e:	9902      	ldr	r1, [sp, #8]
 8013540:	461a      	mov	r2, r3
 8013542:	4648      	mov	r0, r9
 8013544:	f000 fc4e 	bl	8013de4 <__lshift>
 8013548:	9002      	str	r0, [sp, #8]
 801354a:	9b06      	ldr	r3, [sp, #24]
 801354c:	2b00      	cmp	r3, #0
 801354e:	dd05      	ble.n	801355c <_dtoa_r+0x84c>
 8013550:	4621      	mov	r1, r4
 8013552:	461a      	mov	r2, r3
 8013554:	4648      	mov	r0, r9
 8013556:	f000 fc45 	bl	8013de4 <__lshift>
 801355a:	4604      	mov	r4, r0
 801355c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801355e:	2b00      	cmp	r3, #0
 8013560:	d061      	beq.n	8013626 <_dtoa_r+0x916>
 8013562:	9802      	ldr	r0, [sp, #8]
 8013564:	4621      	mov	r1, r4
 8013566:	f000 fca9 	bl	8013ebc <__mcmp>
 801356a:	2800      	cmp	r0, #0
 801356c:	da5b      	bge.n	8013626 <_dtoa_r+0x916>
 801356e:	2300      	movs	r3, #0
 8013570:	9902      	ldr	r1, [sp, #8]
 8013572:	220a      	movs	r2, #10
 8013574:	4648      	mov	r0, r9
 8013576:	f000 fa47 	bl	8013a08 <__multadd>
 801357a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801357c:	9002      	str	r0, [sp, #8]
 801357e:	f107 38ff 	add.w	r8, r7, #4294967295
 8013582:	2b00      	cmp	r3, #0
 8013584:	f000 8177 	beq.w	8013876 <_dtoa_r+0xb66>
 8013588:	4629      	mov	r1, r5
 801358a:	2300      	movs	r3, #0
 801358c:	220a      	movs	r2, #10
 801358e:	4648      	mov	r0, r9
 8013590:	f000 fa3a 	bl	8013a08 <__multadd>
 8013594:	f1bb 0f00 	cmp.w	fp, #0
 8013598:	4605      	mov	r5, r0
 801359a:	dc6f      	bgt.n	801367c <_dtoa_r+0x96c>
 801359c:	9b07      	ldr	r3, [sp, #28]
 801359e:	2b02      	cmp	r3, #2
 80135a0:	dc49      	bgt.n	8013636 <_dtoa_r+0x926>
 80135a2:	e06b      	b.n	801367c <_dtoa_r+0x96c>
 80135a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80135a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80135aa:	e73c      	b.n	8013426 <_dtoa_r+0x716>
 80135ac:	3fe00000 	.word	0x3fe00000
 80135b0:	40240000 	.word	0x40240000
 80135b4:	9b03      	ldr	r3, [sp, #12]
 80135b6:	1e5c      	subs	r4, r3, #1
 80135b8:	9b08      	ldr	r3, [sp, #32]
 80135ba:	42a3      	cmp	r3, r4
 80135bc:	db09      	blt.n	80135d2 <_dtoa_r+0x8c2>
 80135be:	1b1c      	subs	r4, r3, r4
 80135c0:	9b03      	ldr	r3, [sp, #12]
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	f6bf af30 	bge.w	8013428 <_dtoa_r+0x718>
 80135c8:	9b00      	ldr	r3, [sp, #0]
 80135ca:	9a03      	ldr	r2, [sp, #12]
 80135cc:	1a9e      	subs	r6, r3, r2
 80135ce:	2300      	movs	r3, #0
 80135d0:	e72b      	b.n	801342a <_dtoa_r+0x71a>
 80135d2:	9b08      	ldr	r3, [sp, #32]
 80135d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80135d6:	9408      	str	r4, [sp, #32]
 80135d8:	1ae3      	subs	r3, r4, r3
 80135da:	441a      	add	r2, r3
 80135dc:	9e00      	ldr	r6, [sp, #0]
 80135de:	9b03      	ldr	r3, [sp, #12]
 80135e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80135e2:	2400      	movs	r4, #0
 80135e4:	e721      	b.n	801342a <_dtoa_r+0x71a>
 80135e6:	9c08      	ldr	r4, [sp, #32]
 80135e8:	9e00      	ldr	r6, [sp, #0]
 80135ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80135ec:	e728      	b.n	8013440 <_dtoa_r+0x730>
 80135ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80135f2:	e751      	b.n	8013498 <_dtoa_r+0x788>
 80135f4:	9a08      	ldr	r2, [sp, #32]
 80135f6:	9902      	ldr	r1, [sp, #8]
 80135f8:	e750      	b.n	801349c <_dtoa_r+0x78c>
 80135fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80135fe:	e751      	b.n	80134a4 <_dtoa_r+0x794>
 8013600:	2300      	movs	r3, #0
 8013602:	e779      	b.n	80134f8 <_dtoa_r+0x7e8>
 8013604:	9b04      	ldr	r3, [sp, #16]
 8013606:	e777      	b.n	80134f8 <_dtoa_r+0x7e8>
 8013608:	2300      	movs	r3, #0
 801360a:	9308      	str	r3, [sp, #32]
 801360c:	e779      	b.n	8013502 <_dtoa_r+0x7f2>
 801360e:	d093      	beq.n	8013538 <_dtoa_r+0x828>
 8013610:	9a00      	ldr	r2, [sp, #0]
 8013612:	331c      	adds	r3, #28
 8013614:	441a      	add	r2, r3
 8013616:	9200      	str	r2, [sp, #0]
 8013618:	9a06      	ldr	r2, [sp, #24]
 801361a:	441a      	add	r2, r3
 801361c:	441e      	add	r6, r3
 801361e:	9206      	str	r2, [sp, #24]
 8013620:	e78a      	b.n	8013538 <_dtoa_r+0x828>
 8013622:	4603      	mov	r3, r0
 8013624:	e7f4      	b.n	8013610 <_dtoa_r+0x900>
 8013626:	9b03      	ldr	r3, [sp, #12]
 8013628:	2b00      	cmp	r3, #0
 801362a:	46b8      	mov	r8, r7
 801362c:	dc20      	bgt.n	8013670 <_dtoa_r+0x960>
 801362e:	469b      	mov	fp, r3
 8013630:	9b07      	ldr	r3, [sp, #28]
 8013632:	2b02      	cmp	r3, #2
 8013634:	dd1e      	ble.n	8013674 <_dtoa_r+0x964>
 8013636:	f1bb 0f00 	cmp.w	fp, #0
 801363a:	f47f adb1 	bne.w	80131a0 <_dtoa_r+0x490>
 801363e:	4621      	mov	r1, r4
 8013640:	465b      	mov	r3, fp
 8013642:	2205      	movs	r2, #5
 8013644:	4648      	mov	r0, r9
 8013646:	f000 f9df 	bl	8013a08 <__multadd>
 801364a:	4601      	mov	r1, r0
 801364c:	4604      	mov	r4, r0
 801364e:	9802      	ldr	r0, [sp, #8]
 8013650:	f000 fc34 	bl	8013ebc <__mcmp>
 8013654:	2800      	cmp	r0, #0
 8013656:	f77f ada3 	ble.w	80131a0 <_dtoa_r+0x490>
 801365a:	4656      	mov	r6, sl
 801365c:	2331      	movs	r3, #49	@ 0x31
 801365e:	f806 3b01 	strb.w	r3, [r6], #1
 8013662:	f108 0801 	add.w	r8, r8, #1
 8013666:	e59f      	b.n	80131a8 <_dtoa_r+0x498>
 8013668:	9c03      	ldr	r4, [sp, #12]
 801366a:	46b8      	mov	r8, r7
 801366c:	4625      	mov	r5, r4
 801366e:	e7f4      	b.n	801365a <_dtoa_r+0x94a>
 8013670:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8013674:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013676:	2b00      	cmp	r3, #0
 8013678:	f000 8101 	beq.w	801387e <_dtoa_r+0xb6e>
 801367c:	2e00      	cmp	r6, #0
 801367e:	dd05      	ble.n	801368c <_dtoa_r+0x97c>
 8013680:	4629      	mov	r1, r5
 8013682:	4632      	mov	r2, r6
 8013684:	4648      	mov	r0, r9
 8013686:	f000 fbad 	bl	8013de4 <__lshift>
 801368a:	4605      	mov	r5, r0
 801368c:	9b08      	ldr	r3, [sp, #32]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d05c      	beq.n	801374c <_dtoa_r+0xa3c>
 8013692:	6869      	ldr	r1, [r5, #4]
 8013694:	4648      	mov	r0, r9
 8013696:	f000 f955 	bl	8013944 <_Balloc>
 801369a:	4606      	mov	r6, r0
 801369c:	b928      	cbnz	r0, 80136aa <_dtoa_r+0x99a>
 801369e:	4b82      	ldr	r3, [pc, #520]	@ (80138a8 <_dtoa_r+0xb98>)
 80136a0:	4602      	mov	r2, r0
 80136a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80136a6:	f7ff bb4a 	b.w	8012d3e <_dtoa_r+0x2e>
 80136aa:	692a      	ldr	r2, [r5, #16]
 80136ac:	3202      	adds	r2, #2
 80136ae:	0092      	lsls	r2, r2, #2
 80136b0:	f105 010c 	add.w	r1, r5, #12
 80136b4:	300c      	adds	r0, #12
 80136b6:	f7ff fa8e 	bl	8012bd6 <memcpy>
 80136ba:	2201      	movs	r2, #1
 80136bc:	4631      	mov	r1, r6
 80136be:	4648      	mov	r0, r9
 80136c0:	f000 fb90 	bl	8013de4 <__lshift>
 80136c4:	f10a 0301 	add.w	r3, sl, #1
 80136c8:	9300      	str	r3, [sp, #0]
 80136ca:	eb0a 030b 	add.w	r3, sl, fp
 80136ce:	9308      	str	r3, [sp, #32]
 80136d0:	9b04      	ldr	r3, [sp, #16]
 80136d2:	f003 0301 	and.w	r3, r3, #1
 80136d6:	462f      	mov	r7, r5
 80136d8:	9306      	str	r3, [sp, #24]
 80136da:	4605      	mov	r5, r0
 80136dc:	9b00      	ldr	r3, [sp, #0]
 80136de:	9802      	ldr	r0, [sp, #8]
 80136e0:	4621      	mov	r1, r4
 80136e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80136e6:	f7ff fa8b 	bl	8012c00 <quorem>
 80136ea:	4603      	mov	r3, r0
 80136ec:	3330      	adds	r3, #48	@ 0x30
 80136ee:	9003      	str	r0, [sp, #12]
 80136f0:	4639      	mov	r1, r7
 80136f2:	9802      	ldr	r0, [sp, #8]
 80136f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80136f6:	f000 fbe1 	bl	8013ebc <__mcmp>
 80136fa:	462a      	mov	r2, r5
 80136fc:	9004      	str	r0, [sp, #16]
 80136fe:	4621      	mov	r1, r4
 8013700:	4648      	mov	r0, r9
 8013702:	f000 fbf7 	bl	8013ef4 <__mdiff>
 8013706:	68c2      	ldr	r2, [r0, #12]
 8013708:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801370a:	4606      	mov	r6, r0
 801370c:	bb02      	cbnz	r2, 8013750 <_dtoa_r+0xa40>
 801370e:	4601      	mov	r1, r0
 8013710:	9802      	ldr	r0, [sp, #8]
 8013712:	f000 fbd3 	bl	8013ebc <__mcmp>
 8013716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013718:	4602      	mov	r2, r0
 801371a:	4631      	mov	r1, r6
 801371c:	4648      	mov	r0, r9
 801371e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013720:	9309      	str	r3, [sp, #36]	@ 0x24
 8013722:	f000 f94f 	bl	80139c4 <_Bfree>
 8013726:	9b07      	ldr	r3, [sp, #28]
 8013728:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801372a:	9e00      	ldr	r6, [sp, #0]
 801372c:	ea42 0103 	orr.w	r1, r2, r3
 8013730:	9b06      	ldr	r3, [sp, #24]
 8013732:	4319      	orrs	r1, r3
 8013734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013736:	d10d      	bne.n	8013754 <_dtoa_r+0xa44>
 8013738:	2b39      	cmp	r3, #57	@ 0x39
 801373a:	d027      	beq.n	801378c <_dtoa_r+0xa7c>
 801373c:	9a04      	ldr	r2, [sp, #16]
 801373e:	2a00      	cmp	r2, #0
 8013740:	dd01      	ble.n	8013746 <_dtoa_r+0xa36>
 8013742:	9b03      	ldr	r3, [sp, #12]
 8013744:	3331      	adds	r3, #49	@ 0x31
 8013746:	f88b 3000 	strb.w	r3, [fp]
 801374a:	e52e      	b.n	80131aa <_dtoa_r+0x49a>
 801374c:	4628      	mov	r0, r5
 801374e:	e7b9      	b.n	80136c4 <_dtoa_r+0x9b4>
 8013750:	2201      	movs	r2, #1
 8013752:	e7e2      	b.n	801371a <_dtoa_r+0xa0a>
 8013754:	9904      	ldr	r1, [sp, #16]
 8013756:	2900      	cmp	r1, #0
 8013758:	db04      	blt.n	8013764 <_dtoa_r+0xa54>
 801375a:	9807      	ldr	r0, [sp, #28]
 801375c:	4301      	orrs	r1, r0
 801375e:	9806      	ldr	r0, [sp, #24]
 8013760:	4301      	orrs	r1, r0
 8013762:	d120      	bne.n	80137a6 <_dtoa_r+0xa96>
 8013764:	2a00      	cmp	r2, #0
 8013766:	ddee      	ble.n	8013746 <_dtoa_r+0xa36>
 8013768:	9902      	ldr	r1, [sp, #8]
 801376a:	9300      	str	r3, [sp, #0]
 801376c:	2201      	movs	r2, #1
 801376e:	4648      	mov	r0, r9
 8013770:	f000 fb38 	bl	8013de4 <__lshift>
 8013774:	4621      	mov	r1, r4
 8013776:	9002      	str	r0, [sp, #8]
 8013778:	f000 fba0 	bl	8013ebc <__mcmp>
 801377c:	2800      	cmp	r0, #0
 801377e:	9b00      	ldr	r3, [sp, #0]
 8013780:	dc02      	bgt.n	8013788 <_dtoa_r+0xa78>
 8013782:	d1e0      	bne.n	8013746 <_dtoa_r+0xa36>
 8013784:	07da      	lsls	r2, r3, #31
 8013786:	d5de      	bpl.n	8013746 <_dtoa_r+0xa36>
 8013788:	2b39      	cmp	r3, #57	@ 0x39
 801378a:	d1da      	bne.n	8013742 <_dtoa_r+0xa32>
 801378c:	2339      	movs	r3, #57	@ 0x39
 801378e:	f88b 3000 	strb.w	r3, [fp]
 8013792:	4633      	mov	r3, r6
 8013794:	461e      	mov	r6, r3
 8013796:	3b01      	subs	r3, #1
 8013798:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801379c:	2a39      	cmp	r2, #57	@ 0x39
 801379e:	d04e      	beq.n	801383e <_dtoa_r+0xb2e>
 80137a0:	3201      	adds	r2, #1
 80137a2:	701a      	strb	r2, [r3, #0]
 80137a4:	e501      	b.n	80131aa <_dtoa_r+0x49a>
 80137a6:	2a00      	cmp	r2, #0
 80137a8:	dd03      	ble.n	80137b2 <_dtoa_r+0xaa2>
 80137aa:	2b39      	cmp	r3, #57	@ 0x39
 80137ac:	d0ee      	beq.n	801378c <_dtoa_r+0xa7c>
 80137ae:	3301      	adds	r3, #1
 80137b0:	e7c9      	b.n	8013746 <_dtoa_r+0xa36>
 80137b2:	9a00      	ldr	r2, [sp, #0]
 80137b4:	9908      	ldr	r1, [sp, #32]
 80137b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80137ba:	428a      	cmp	r2, r1
 80137bc:	d028      	beq.n	8013810 <_dtoa_r+0xb00>
 80137be:	9902      	ldr	r1, [sp, #8]
 80137c0:	2300      	movs	r3, #0
 80137c2:	220a      	movs	r2, #10
 80137c4:	4648      	mov	r0, r9
 80137c6:	f000 f91f 	bl	8013a08 <__multadd>
 80137ca:	42af      	cmp	r7, r5
 80137cc:	9002      	str	r0, [sp, #8]
 80137ce:	f04f 0300 	mov.w	r3, #0
 80137d2:	f04f 020a 	mov.w	r2, #10
 80137d6:	4639      	mov	r1, r7
 80137d8:	4648      	mov	r0, r9
 80137da:	d107      	bne.n	80137ec <_dtoa_r+0xadc>
 80137dc:	f000 f914 	bl	8013a08 <__multadd>
 80137e0:	4607      	mov	r7, r0
 80137e2:	4605      	mov	r5, r0
 80137e4:	9b00      	ldr	r3, [sp, #0]
 80137e6:	3301      	adds	r3, #1
 80137e8:	9300      	str	r3, [sp, #0]
 80137ea:	e777      	b.n	80136dc <_dtoa_r+0x9cc>
 80137ec:	f000 f90c 	bl	8013a08 <__multadd>
 80137f0:	4629      	mov	r1, r5
 80137f2:	4607      	mov	r7, r0
 80137f4:	2300      	movs	r3, #0
 80137f6:	220a      	movs	r2, #10
 80137f8:	4648      	mov	r0, r9
 80137fa:	f000 f905 	bl	8013a08 <__multadd>
 80137fe:	4605      	mov	r5, r0
 8013800:	e7f0      	b.n	80137e4 <_dtoa_r+0xad4>
 8013802:	f1bb 0f00 	cmp.w	fp, #0
 8013806:	bfcc      	ite	gt
 8013808:	465e      	movgt	r6, fp
 801380a:	2601      	movle	r6, #1
 801380c:	4456      	add	r6, sl
 801380e:	2700      	movs	r7, #0
 8013810:	9902      	ldr	r1, [sp, #8]
 8013812:	9300      	str	r3, [sp, #0]
 8013814:	2201      	movs	r2, #1
 8013816:	4648      	mov	r0, r9
 8013818:	f000 fae4 	bl	8013de4 <__lshift>
 801381c:	4621      	mov	r1, r4
 801381e:	9002      	str	r0, [sp, #8]
 8013820:	f000 fb4c 	bl	8013ebc <__mcmp>
 8013824:	2800      	cmp	r0, #0
 8013826:	dcb4      	bgt.n	8013792 <_dtoa_r+0xa82>
 8013828:	d102      	bne.n	8013830 <_dtoa_r+0xb20>
 801382a:	9b00      	ldr	r3, [sp, #0]
 801382c:	07db      	lsls	r3, r3, #31
 801382e:	d4b0      	bmi.n	8013792 <_dtoa_r+0xa82>
 8013830:	4633      	mov	r3, r6
 8013832:	461e      	mov	r6, r3
 8013834:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013838:	2a30      	cmp	r2, #48	@ 0x30
 801383a:	d0fa      	beq.n	8013832 <_dtoa_r+0xb22>
 801383c:	e4b5      	b.n	80131aa <_dtoa_r+0x49a>
 801383e:	459a      	cmp	sl, r3
 8013840:	d1a8      	bne.n	8013794 <_dtoa_r+0xa84>
 8013842:	2331      	movs	r3, #49	@ 0x31
 8013844:	f108 0801 	add.w	r8, r8, #1
 8013848:	f88a 3000 	strb.w	r3, [sl]
 801384c:	e4ad      	b.n	80131aa <_dtoa_r+0x49a>
 801384e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013850:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80138ac <_dtoa_r+0xb9c>
 8013854:	b11b      	cbz	r3, 801385e <_dtoa_r+0xb4e>
 8013856:	f10a 0308 	add.w	r3, sl, #8
 801385a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801385c:	6013      	str	r3, [r2, #0]
 801385e:	4650      	mov	r0, sl
 8013860:	b017      	add	sp, #92	@ 0x5c
 8013862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013866:	9b07      	ldr	r3, [sp, #28]
 8013868:	2b01      	cmp	r3, #1
 801386a:	f77f ae2e 	ble.w	80134ca <_dtoa_r+0x7ba>
 801386e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013870:	9308      	str	r3, [sp, #32]
 8013872:	2001      	movs	r0, #1
 8013874:	e64d      	b.n	8013512 <_dtoa_r+0x802>
 8013876:	f1bb 0f00 	cmp.w	fp, #0
 801387a:	f77f aed9 	ble.w	8013630 <_dtoa_r+0x920>
 801387e:	4656      	mov	r6, sl
 8013880:	9802      	ldr	r0, [sp, #8]
 8013882:	4621      	mov	r1, r4
 8013884:	f7ff f9bc 	bl	8012c00 <quorem>
 8013888:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801388c:	f806 3b01 	strb.w	r3, [r6], #1
 8013890:	eba6 020a 	sub.w	r2, r6, sl
 8013894:	4593      	cmp	fp, r2
 8013896:	ddb4      	ble.n	8013802 <_dtoa_r+0xaf2>
 8013898:	9902      	ldr	r1, [sp, #8]
 801389a:	2300      	movs	r3, #0
 801389c:	220a      	movs	r2, #10
 801389e:	4648      	mov	r0, r9
 80138a0:	f000 f8b2 	bl	8013a08 <__multadd>
 80138a4:	9002      	str	r0, [sp, #8]
 80138a6:	e7eb      	b.n	8013880 <_dtoa_r+0xb70>
 80138a8:	0801744d 	.word	0x0801744d
 80138ac:	080173d1 	.word	0x080173d1

080138b0 <_free_r>:
 80138b0:	b538      	push	{r3, r4, r5, lr}
 80138b2:	4605      	mov	r5, r0
 80138b4:	2900      	cmp	r1, #0
 80138b6:	d041      	beq.n	801393c <_free_r+0x8c>
 80138b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80138bc:	1f0c      	subs	r4, r1, #4
 80138be:	2b00      	cmp	r3, #0
 80138c0:	bfb8      	it	lt
 80138c2:	18e4      	addlt	r4, r4, r3
 80138c4:	f7fe f854 	bl	8011970 <__malloc_lock>
 80138c8:	4a1d      	ldr	r2, [pc, #116]	@ (8013940 <_free_r+0x90>)
 80138ca:	6813      	ldr	r3, [r2, #0]
 80138cc:	b933      	cbnz	r3, 80138dc <_free_r+0x2c>
 80138ce:	6063      	str	r3, [r4, #4]
 80138d0:	6014      	str	r4, [r2, #0]
 80138d2:	4628      	mov	r0, r5
 80138d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80138d8:	f7fe b850 	b.w	801197c <__malloc_unlock>
 80138dc:	42a3      	cmp	r3, r4
 80138de:	d908      	bls.n	80138f2 <_free_r+0x42>
 80138e0:	6820      	ldr	r0, [r4, #0]
 80138e2:	1821      	adds	r1, r4, r0
 80138e4:	428b      	cmp	r3, r1
 80138e6:	bf01      	itttt	eq
 80138e8:	6819      	ldreq	r1, [r3, #0]
 80138ea:	685b      	ldreq	r3, [r3, #4]
 80138ec:	1809      	addeq	r1, r1, r0
 80138ee:	6021      	streq	r1, [r4, #0]
 80138f0:	e7ed      	b.n	80138ce <_free_r+0x1e>
 80138f2:	461a      	mov	r2, r3
 80138f4:	685b      	ldr	r3, [r3, #4]
 80138f6:	b10b      	cbz	r3, 80138fc <_free_r+0x4c>
 80138f8:	42a3      	cmp	r3, r4
 80138fa:	d9fa      	bls.n	80138f2 <_free_r+0x42>
 80138fc:	6811      	ldr	r1, [r2, #0]
 80138fe:	1850      	adds	r0, r2, r1
 8013900:	42a0      	cmp	r0, r4
 8013902:	d10b      	bne.n	801391c <_free_r+0x6c>
 8013904:	6820      	ldr	r0, [r4, #0]
 8013906:	4401      	add	r1, r0
 8013908:	1850      	adds	r0, r2, r1
 801390a:	4283      	cmp	r3, r0
 801390c:	6011      	str	r1, [r2, #0]
 801390e:	d1e0      	bne.n	80138d2 <_free_r+0x22>
 8013910:	6818      	ldr	r0, [r3, #0]
 8013912:	685b      	ldr	r3, [r3, #4]
 8013914:	6053      	str	r3, [r2, #4]
 8013916:	4408      	add	r0, r1
 8013918:	6010      	str	r0, [r2, #0]
 801391a:	e7da      	b.n	80138d2 <_free_r+0x22>
 801391c:	d902      	bls.n	8013924 <_free_r+0x74>
 801391e:	230c      	movs	r3, #12
 8013920:	602b      	str	r3, [r5, #0]
 8013922:	e7d6      	b.n	80138d2 <_free_r+0x22>
 8013924:	6820      	ldr	r0, [r4, #0]
 8013926:	1821      	adds	r1, r4, r0
 8013928:	428b      	cmp	r3, r1
 801392a:	bf04      	itt	eq
 801392c:	6819      	ldreq	r1, [r3, #0]
 801392e:	685b      	ldreq	r3, [r3, #4]
 8013930:	6063      	str	r3, [r4, #4]
 8013932:	bf04      	itt	eq
 8013934:	1809      	addeq	r1, r1, r0
 8013936:	6021      	streq	r1, [r4, #0]
 8013938:	6054      	str	r4, [r2, #4]
 801393a:	e7ca      	b.n	80138d2 <_free_r+0x22>
 801393c:	bd38      	pop	{r3, r4, r5, pc}
 801393e:	bf00      	nop
 8013940:	20000bc8 	.word	0x20000bc8

08013944 <_Balloc>:
 8013944:	b570      	push	{r4, r5, r6, lr}
 8013946:	69c6      	ldr	r6, [r0, #28]
 8013948:	4604      	mov	r4, r0
 801394a:	460d      	mov	r5, r1
 801394c:	b976      	cbnz	r6, 801396c <_Balloc+0x28>
 801394e:	2010      	movs	r0, #16
 8013950:	f7fd ff5c 	bl	801180c <malloc>
 8013954:	4602      	mov	r2, r0
 8013956:	61e0      	str	r0, [r4, #28]
 8013958:	b920      	cbnz	r0, 8013964 <_Balloc+0x20>
 801395a:	4b18      	ldr	r3, [pc, #96]	@ (80139bc <_Balloc+0x78>)
 801395c:	4818      	ldr	r0, [pc, #96]	@ (80139c0 <_Balloc+0x7c>)
 801395e:	216b      	movs	r1, #107	@ 0x6b
 8013960:	f001 ff52 	bl	8015808 <__assert_func>
 8013964:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013968:	6006      	str	r6, [r0, #0]
 801396a:	60c6      	str	r6, [r0, #12]
 801396c:	69e6      	ldr	r6, [r4, #28]
 801396e:	68f3      	ldr	r3, [r6, #12]
 8013970:	b183      	cbz	r3, 8013994 <_Balloc+0x50>
 8013972:	69e3      	ldr	r3, [r4, #28]
 8013974:	68db      	ldr	r3, [r3, #12]
 8013976:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801397a:	b9b8      	cbnz	r0, 80139ac <_Balloc+0x68>
 801397c:	2101      	movs	r1, #1
 801397e:	fa01 f605 	lsl.w	r6, r1, r5
 8013982:	1d72      	adds	r2, r6, #5
 8013984:	0092      	lsls	r2, r2, #2
 8013986:	4620      	mov	r0, r4
 8013988:	f7fd ff1a 	bl	80117c0 <_calloc_r>
 801398c:	b160      	cbz	r0, 80139a8 <_Balloc+0x64>
 801398e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013992:	e00e      	b.n	80139b2 <_Balloc+0x6e>
 8013994:	2221      	movs	r2, #33	@ 0x21
 8013996:	2104      	movs	r1, #4
 8013998:	4620      	mov	r0, r4
 801399a:	f7fd ff11 	bl	80117c0 <_calloc_r>
 801399e:	69e3      	ldr	r3, [r4, #28]
 80139a0:	60f0      	str	r0, [r6, #12]
 80139a2:	68db      	ldr	r3, [r3, #12]
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d1e4      	bne.n	8013972 <_Balloc+0x2e>
 80139a8:	2000      	movs	r0, #0
 80139aa:	bd70      	pop	{r4, r5, r6, pc}
 80139ac:	6802      	ldr	r2, [r0, #0]
 80139ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80139b2:	2300      	movs	r3, #0
 80139b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80139b8:	e7f7      	b.n	80139aa <_Balloc+0x66>
 80139ba:	bf00      	nop
 80139bc:	080173de 	.word	0x080173de
 80139c0:	0801745e 	.word	0x0801745e

080139c4 <_Bfree>:
 80139c4:	b570      	push	{r4, r5, r6, lr}
 80139c6:	69c6      	ldr	r6, [r0, #28]
 80139c8:	4605      	mov	r5, r0
 80139ca:	460c      	mov	r4, r1
 80139cc:	b976      	cbnz	r6, 80139ec <_Bfree+0x28>
 80139ce:	2010      	movs	r0, #16
 80139d0:	f7fd ff1c 	bl	801180c <malloc>
 80139d4:	4602      	mov	r2, r0
 80139d6:	61e8      	str	r0, [r5, #28]
 80139d8:	b920      	cbnz	r0, 80139e4 <_Bfree+0x20>
 80139da:	4b09      	ldr	r3, [pc, #36]	@ (8013a00 <_Bfree+0x3c>)
 80139dc:	4809      	ldr	r0, [pc, #36]	@ (8013a04 <_Bfree+0x40>)
 80139de:	218f      	movs	r1, #143	@ 0x8f
 80139e0:	f001 ff12 	bl	8015808 <__assert_func>
 80139e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80139e8:	6006      	str	r6, [r0, #0]
 80139ea:	60c6      	str	r6, [r0, #12]
 80139ec:	b13c      	cbz	r4, 80139fe <_Bfree+0x3a>
 80139ee:	69eb      	ldr	r3, [r5, #28]
 80139f0:	6862      	ldr	r2, [r4, #4]
 80139f2:	68db      	ldr	r3, [r3, #12]
 80139f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80139f8:	6021      	str	r1, [r4, #0]
 80139fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80139fe:	bd70      	pop	{r4, r5, r6, pc}
 8013a00:	080173de 	.word	0x080173de
 8013a04:	0801745e 	.word	0x0801745e

08013a08 <__multadd>:
 8013a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a0c:	690d      	ldr	r5, [r1, #16]
 8013a0e:	4607      	mov	r7, r0
 8013a10:	460c      	mov	r4, r1
 8013a12:	461e      	mov	r6, r3
 8013a14:	f101 0c14 	add.w	ip, r1, #20
 8013a18:	2000      	movs	r0, #0
 8013a1a:	f8dc 3000 	ldr.w	r3, [ip]
 8013a1e:	b299      	uxth	r1, r3
 8013a20:	fb02 6101 	mla	r1, r2, r1, r6
 8013a24:	0c1e      	lsrs	r6, r3, #16
 8013a26:	0c0b      	lsrs	r3, r1, #16
 8013a28:	fb02 3306 	mla	r3, r2, r6, r3
 8013a2c:	b289      	uxth	r1, r1
 8013a2e:	3001      	adds	r0, #1
 8013a30:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013a34:	4285      	cmp	r5, r0
 8013a36:	f84c 1b04 	str.w	r1, [ip], #4
 8013a3a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013a3e:	dcec      	bgt.n	8013a1a <__multadd+0x12>
 8013a40:	b30e      	cbz	r6, 8013a86 <__multadd+0x7e>
 8013a42:	68a3      	ldr	r3, [r4, #8]
 8013a44:	42ab      	cmp	r3, r5
 8013a46:	dc19      	bgt.n	8013a7c <__multadd+0x74>
 8013a48:	6861      	ldr	r1, [r4, #4]
 8013a4a:	4638      	mov	r0, r7
 8013a4c:	3101      	adds	r1, #1
 8013a4e:	f7ff ff79 	bl	8013944 <_Balloc>
 8013a52:	4680      	mov	r8, r0
 8013a54:	b928      	cbnz	r0, 8013a62 <__multadd+0x5a>
 8013a56:	4602      	mov	r2, r0
 8013a58:	4b0c      	ldr	r3, [pc, #48]	@ (8013a8c <__multadd+0x84>)
 8013a5a:	480d      	ldr	r0, [pc, #52]	@ (8013a90 <__multadd+0x88>)
 8013a5c:	21ba      	movs	r1, #186	@ 0xba
 8013a5e:	f001 fed3 	bl	8015808 <__assert_func>
 8013a62:	6922      	ldr	r2, [r4, #16]
 8013a64:	3202      	adds	r2, #2
 8013a66:	f104 010c 	add.w	r1, r4, #12
 8013a6a:	0092      	lsls	r2, r2, #2
 8013a6c:	300c      	adds	r0, #12
 8013a6e:	f7ff f8b2 	bl	8012bd6 <memcpy>
 8013a72:	4621      	mov	r1, r4
 8013a74:	4638      	mov	r0, r7
 8013a76:	f7ff ffa5 	bl	80139c4 <_Bfree>
 8013a7a:	4644      	mov	r4, r8
 8013a7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013a80:	3501      	adds	r5, #1
 8013a82:	615e      	str	r6, [r3, #20]
 8013a84:	6125      	str	r5, [r4, #16]
 8013a86:	4620      	mov	r0, r4
 8013a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a8c:	0801744d 	.word	0x0801744d
 8013a90:	0801745e 	.word	0x0801745e

08013a94 <__s2b>:
 8013a94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a98:	460c      	mov	r4, r1
 8013a9a:	4615      	mov	r5, r2
 8013a9c:	461f      	mov	r7, r3
 8013a9e:	2209      	movs	r2, #9
 8013aa0:	3308      	adds	r3, #8
 8013aa2:	4606      	mov	r6, r0
 8013aa4:	fb93 f3f2 	sdiv	r3, r3, r2
 8013aa8:	2100      	movs	r1, #0
 8013aaa:	2201      	movs	r2, #1
 8013aac:	429a      	cmp	r2, r3
 8013aae:	db09      	blt.n	8013ac4 <__s2b+0x30>
 8013ab0:	4630      	mov	r0, r6
 8013ab2:	f7ff ff47 	bl	8013944 <_Balloc>
 8013ab6:	b940      	cbnz	r0, 8013aca <__s2b+0x36>
 8013ab8:	4602      	mov	r2, r0
 8013aba:	4b19      	ldr	r3, [pc, #100]	@ (8013b20 <__s2b+0x8c>)
 8013abc:	4819      	ldr	r0, [pc, #100]	@ (8013b24 <__s2b+0x90>)
 8013abe:	21d3      	movs	r1, #211	@ 0xd3
 8013ac0:	f001 fea2 	bl	8015808 <__assert_func>
 8013ac4:	0052      	lsls	r2, r2, #1
 8013ac6:	3101      	adds	r1, #1
 8013ac8:	e7f0      	b.n	8013aac <__s2b+0x18>
 8013aca:	9b08      	ldr	r3, [sp, #32]
 8013acc:	6143      	str	r3, [r0, #20]
 8013ace:	2d09      	cmp	r5, #9
 8013ad0:	f04f 0301 	mov.w	r3, #1
 8013ad4:	6103      	str	r3, [r0, #16]
 8013ad6:	dd16      	ble.n	8013b06 <__s2b+0x72>
 8013ad8:	f104 0909 	add.w	r9, r4, #9
 8013adc:	46c8      	mov	r8, r9
 8013ade:	442c      	add	r4, r5
 8013ae0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013ae4:	4601      	mov	r1, r0
 8013ae6:	3b30      	subs	r3, #48	@ 0x30
 8013ae8:	220a      	movs	r2, #10
 8013aea:	4630      	mov	r0, r6
 8013aec:	f7ff ff8c 	bl	8013a08 <__multadd>
 8013af0:	45a0      	cmp	r8, r4
 8013af2:	d1f5      	bne.n	8013ae0 <__s2b+0x4c>
 8013af4:	f1a5 0408 	sub.w	r4, r5, #8
 8013af8:	444c      	add	r4, r9
 8013afa:	1b2d      	subs	r5, r5, r4
 8013afc:	1963      	adds	r3, r4, r5
 8013afe:	42bb      	cmp	r3, r7
 8013b00:	db04      	blt.n	8013b0c <__s2b+0x78>
 8013b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b06:	340a      	adds	r4, #10
 8013b08:	2509      	movs	r5, #9
 8013b0a:	e7f6      	b.n	8013afa <__s2b+0x66>
 8013b0c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013b10:	4601      	mov	r1, r0
 8013b12:	3b30      	subs	r3, #48	@ 0x30
 8013b14:	220a      	movs	r2, #10
 8013b16:	4630      	mov	r0, r6
 8013b18:	f7ff ff76 	bl	8013a08 <__multadd>
 8013b1c:	e7ee      	b.n	8013afc <__s2b+0x68>
 8013b1e:	bf00      	nop
 8013b20:	0801744d 	.word	0x0801744d
 8013b24:	0801745e 	.word	0x0801745e

08013b28 <__hi0bits>:
 8013b28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	bf36      	itet	cc
 8013b30:	0403      	lslcc	r3, r0, #16
 8013b32:	2000      	movcs	r0, #0
 8013b34:	2010      	movcc	r0, #16
 8013b36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013b3a:	bf3c      	itt	cc
 8013b3c:	021b      	lslcc	r3, r3, #8
 8013b3e:	3008      	addcc	r0, #8
 8013b40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013b44:	bf3c      	itt	cc
 8013b46:	011b      	lslcc	r3, r3, #4
 8013b48:	3004      	addcc	r0, #4
 8013b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013b4e:	bf3c      	itt	cc
 8013b50:	009b      	lslcc	r3, r3, #2
 8013b52:	3002      	addcc	r0, #2
 8013b54:	2b00      	cmp	r3, #0
 8013b56:	db05      	blt.n	8013b64 <__hi0bits+0x3c>
 8013b58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013b5c:	f100 0001 	add.w	r0, r0, #1
 8013b60:	bf08      	it	eq
 8013b62:	2020      	moveq	r0, #32
 8013b64:	4770      	bx	lr

08013b66 <__lo0bits>:
 8013b66:	6803      	ldr	r3, [r0, #0]
 8013b68:	4602      	mov	r2, r0
 8013b6a:	f013 0007 	ands.w	r0, r3, #7
 8013b6e:	d00b      	beq.n	8013b88 <__lo0bits+0x22>
 8013b70:	07d9      	lsls	r1, r3, #31
 8013b72:	d421      	bmi.n	8013bb8 <__lo0bits+0x52>
 8013b74:	0798      	lsls	r0, r3, #30
 8013b76:	bf49      	itett	mi
 8013b78:	085b      	lsrmi	r3, r3, #1
 8013b7a:	089b      	lsrpl	r3, r3, #2
 8013b7c:	2001      	movmi	r0, #1
 8013b7e:	6013      	strmi	r3, [r2, #0]
 8013b80:	bf5c      	itt	pl
 8013b82:	6013      	strpl	r3, [r2, #0]
 8013b84:	2002      	movpl	r0, #2
 8013b86:	4770      	bx	lr
 8013b88:	b299      	uxth	r1, r3
 8013b8a:	b909      	cbnz	r1, 8013b90 <__lo0bits+0x2a>
 8013b8c:	0c1b      	lsrs	r3, r3, #16
 8013b8e:	2010      	movs	r0, #16
 8013b90:	b2d9      	uxtb	r1, r3
 8013b92:	b909      	cbnz	r1, 8013b98 <__lo0bits+0x32>
 8013b94:	3008      	adds	r0, #8
 8013b96:	0a1b      	lsrs	r3, r3, #8
 8013b98:	0719      	lsls	r1, r3, #28
 8013b9a:	bf04      	itt	eq
 8013b9c:	091b      	lsreq	r3, r3, #4
 8013b9e:	3004      	addeq	r0, #4
 8013ba0:	0799      	lsls	r1, r3, #30
 8013ba2:	bf04      	itt	eq
 8013ba4:	089b      	lsreq	r3, r3, #2
 8013ba6:	3002      	addeq	r0, #2
 8013ba8:	07d9      	lsls	r1, r3, #31
 8013baa:	d403      	bmi.n	8013bb4 <__lo0bits+0x4e>
 8013bac:	085b      	lsrs	r3, r3, #1
 8013bae:	f100 0001 	add.w	r0, r0, #1
 8013bb2:	d003      	beq.n	8013bbc <__lo0bits+0x56>
 8013bb4:	6013      	str	r3, [r2, #0]
 8013bb6:	4770      	bx	lr
 8013bb8:	2000      	movs	r0, #0
 8013bba:	4770      	bx	lr
 8013bbc:	2020      	movs	r0, #32
 8013bbe:	4770      	bx	lr

08013bc0 <__i2b>:
 8013bc0:	b510      	push	{r4, lr}
 8013bc2:	460c      	mov	r4, r1
 8013bc4:	2101      	movs	r1, #1
 8013bc6:	f7ff febd 	bl	8013944 <_Balloc>
 8013bca:	4602      	mov	r2, r0
 8013bcc:	b928      	cbnz	r0, 8013bda <__i2b+0x1a>
 8013bce:	4b05      	ldr	r3, [pc, #20]	@ (8013be4 <__i2b+0x24>)
 8013bd0:	4805      	ldr	r0, [pc, #20]	@ (8013be8 <__i2b+0x28>)
 8013bd2:	f240 1145 	movw	r1, #325	@ 0x145
 8013bd6:	f001 fe17 	bl	8015808 <__assert_func>
 8013bda:	2301      	movs	r3, #1
 8013bdc:	6144      	str	r4, [r0, #20]
 8013bde:	6103      	str	r3, [r0, #16]
 8013be0:	bd10      	pop	{r4, pc}
 8013be2:	bf00      	nop
 8013be4:	0801744d 	.word	0x0801744d
 8013be8:	0801745e 	.word	0x0801745e

08013bec <__multiply>:
 8013bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bf0:	4617      	mov	r7, r2
 8013bf2:	690a      	ldr	r2, [r1, #16]
 8013bf4:	693b      	ldr	r3, [r7, #16]
 8013bf6:	429a      	cmp	r2, r3
 8013bf8:	bfa8      	it	ge
 8013bfa:	463b      	movge	r3, r7
 8013bfc:	4689      	mov	r9, r1
 8013bfe:	bfa4      	itt	ge
 8013c00:	460f      	movge	r7, r1
 8013c02:	4699      	movge	r9, r3
 8013c04:	693d      	ldr	r5, [r7, #16]
 8013c06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013c0a:	68bb      	ldr	r3, [r7, #8]
 8013c0c:	6879      	ldr	r1, [r7, #4]
 8013c0e:	eb05 060a 	add.w	r6, r5, sl
 8013c12:	42b3      	cmp	r3, r6
 8013c14:	b085      	sub	sp, #20
 8013c16:	bfb8      	it	lt
 8013c18:	3101      	addlt	r1, #1
 8013c1a:	f7ff fe93 	bl	8013944 <_Balloc>
 8013c1e:	b930      	cbnz	r0, 8013c2e <__multiply+0x42>
 8013c20:	4602      	mov	r2, r0
 8013c22:	4b41      	ldr	r3, [pc, #260]	@ (8013d28 <__multiply+0x13c>)
 8013c24:	4841      	ldr	r0, [pc, #260]	@ (8013d2c <__multiply+0x140>)
 8013c26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013c2a:	f001 fded 	bl	8015808 <__assert_func>
 8013c2e:	f100 0414 	add.w	r4, r0, #20
 8013c32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013c36:	4623      	mov	r3, r4
 8013c38:	2200      	movs	r2, #0
 8013c3a:	4573      	cmp	r3, lr
 8013c3c:	d320      	bcc.n	8013c80 <__multiply+0x94>
 8013c3e:	f107 0814 	add.w	r8, r7, #20
 8013c42:	f109 0114 	add.w	r1, r9, #20
 8013c46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013c4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013c4e:	9302      	str	r3, [sp, #8]
 8013c50:	1beb      	subs	r3, r5, r7
 8013c52:	3b15      	subs	r3, #21
 8013c54:	f023 0303 	bic.w	r3, r3, #3
 8013c58:	3304      	adds	r3, #4
 8013c5a:	3715      	adds	r7, #21
 8013c5c:	42bd      	cmp	r5, r7
 8013c5e:	bf38      	it	cc
 8013c60:	2304      	movcc	r3, #4
 8013c62:	9301      	str	r3, [sp, #4]
 8013c64:	9b02      	ldr	r3, [sp, #8]
 8013c66:	9103      	str	r1, [sp, #12]
 8013c68:	428b      	cmp	r3, r1
 8013c6a:	d80c      	bhi.n	8013c86 <__multiply+0x9a>
 8013c6c:	2e00      	cmp	r6, #0
 8013c6e:	dd03      	ble.n	8013c78 <__multiply+0x8c>
 8013c70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d055      	beq.n	8013d24 <__multiply+0x138>
 8013c78:	6106      	str	r6, [r0, #16]
 8013c7a:	b005      	add	sp, #20
 8013c7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c80:	f843 2b04 	str.w	r2, [r3], #4
 8013c84:	e7d9      	b.n	8013c3a <__multiply+0x4e>
 8013c86:	f8b1 a000 	ldrh.w	sl, [r1]
 8013c8a:	f1ba 0f00 	cmp.w	sl, #0
 8013c8e:	d01f      	beq.n	8013cd0 <__multiply+0xe4>
 8013c90:	46c4      	mov	ip, r8
 8013c92:	46a1      	mov	r9, r4
 8013c94:	2700      	movs	r7, #0
 8013c96:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013c9a:	f8d9 3000 	ldr.w	r3, [r9]
 8013c9e:	fa1f fb82 	uxth.w	fp, r2
 8013ca2:	b29b      	uxth	r3, r3
 8013ca4:	fb0a 330b 	mla	r3, sl, fp, r3
 8013ca8:	443b      	add	r3, r7
 8013caa:	f8d9 7000 	ldr.w	r7, [r9]
 8013cae:	0c12      	lsrs	r2, r2, #16
 8013cb0:	0c3f      	lsrs	r7, r7, #16
 8013cb2:	fb0a 7202 	mla	r2, sl, r2, r7
 8013cb6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013cba:	b29b      	uxth	r3, r3
 8013cbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013cc0:	4565      	cmp	r5, ip
 8013cc2:	f849 3b04 	str.w	r3, [r9], #4
 8013cc6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013cca:	d8e4      	bhi.n	8013c96 <__multiply+0xaa>
 8013ccc:	9b01      	ldr	r3, [sp, #4]
 8013cce:	50e7      	str	r7, [r4, r3]
 8013cd0:	9b03      	ldr	r3, [sp, #12]
 8013cd2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013cd6:	3104      	adds	r1, #4
 8013cd8:	f1b9 0f00 	cmp.w	r9, #0
 8013cdc:	d020      	beq.n	8013d20 <__multiply+0x134>
 8013cde:	6823      	ldr	r3, [r4, #0]
 8013ce0:	4647      	mov	r7, r8
 8013ce2:	46a4      	mov	ip, r4
 8013ce4:	f04f 0a00 	mov.w	sl, #0
 8013ce8:	f8b7 b000 	ldrh.w	fp, [r7]
 8013cec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013cf0:	fb09 220b 	mla	r2, r9, fp, r2
 8013cf4:	4452      	add	r2, sl
 8013cf6:	b29b      	uxth	r3, r3
 8013cf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013cfc:	f84c 3b04 	str.w	r3, [ip], #4
 8013d00:	f857 3b04 	ldr.w	r3, [r7], #4
 8013d04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d08:	f8bc 3000 	ldrh.w	r3, [ip]
 8013d0c:	fb09 330a 	mla	r3, r9, sl, r3
 8013d10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013d14:	42bd      	cmp	r5, r7
 8013d16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d1a:	d8e5      	bhi.n	8013ce8 <__multiply+0xfc>
 8013d1c:	9a01      	ldr	r2, [sp, #4]
 8013d1e:	50a3      	str	r3, [r4, r2]
 8013d20:	3404      	adds	r4, #4
 8013d22:	e79f      	b.n	8013c64 <__multiply+0x78>
 8013d24:	3e01      	subs	r6, #1
 8013d26:	e7a1      	b.n	8013c6c <__multiply+0x80>
 8013d28:	0801744d 	.word	0x0801744d
 8013d2c:	0801745e 	.word	0x0801745e

08013d30 <__pow5mult>:
 8013d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d34:	4615      	mov	r5, r2
 8013d36:	f012 0203 	ands.w	r2, r2, #3
 8013d3a:	4607      	mov	r7, r0
 8013d3c:	460e      	mov	r6, r1
 8013d3e:	d007      	beq.n	8013d50 <__pow5mult+0x20>
 8013d40:	4c25      	ldr	r4, [pc, #148]	@ (8013dd8 <__pow5mult+0xa8>)
 8013d42:	3a01      	subs	r2, #1
 8013d44:	2300      	movs	r3, #0
 8013d46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013d4a:	f7ff fe5d 	bl	8013a08 <__multadd>
 8013d4e:	4606      	mov	r6, r0
 8013d50:	10ad      	asrs	r5, r5, #2
 8013d52:	d03d      	beq.n	8013dd0 <__pow5mult+0xa0>
 8013d54:	69fc      	ldr	r4, [r7, #28]
 8013d56:	b97c      	cbnz	r4, 8013d78 <__pow5mult+0x48>
 8013d58:	2010      	movs	r0, #16
 8013d5a:	f7fd fd57 	bl	801180c <malloc>
 8013d5e:	4602      	mov	r2, r0
 8013d60:	61f8      	str	r0, [r7, #28]
 8013d62:	b928      	cbnz	r0, 8013d70 <__pow5mult+0x40>
 8013d64:	4b1d      	ldr	r3, [pc, #116]	@ (8013ddc <__pow5mult+0xac>)
 8013d66:	481e      	ldr	r0, [pc, #120]	@ (8013de0 <__pow5mult+0xb0>)
 8013d68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013d6c:	f001 fd4c 	bl	8015808 <__assert_func>
 8013d70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013d74:	6004      	str	r4, [r0, #0]
 8013d76:	60c4      	str	r4, [r0, #12]
 8013d78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013d7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013d80:	b94c      	cbnz	r4, 8013d96 <__pow5mult+0x66>
 8013d82:	f240 2171 	movw	r1, #625	@ 0x271
 8013d86:	4638      	mov	r0, r7
 8013d88:	f7ff ff1a 	bl	8013bc0 <__i2b>
 8013d8c:	2300      	movs	r3, #0
 8013d8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013d92:	4604      	mov	r4, r0
 8013d94:	6003      	str	r3, [r0, #0]
 8013d96:	f04f 0900 	mov.w	r9, #0
 8013d9a:	07eb      	lsls	r3, r5, #31
 8013d9c:	d50a      	bpl.n	8013db4 <__pow5mult+0x84>
 8013d9e:	4631      	mov	r1, r6
 8013da0:	4622      	mov	r2, r4
 8013da2:	4638      	mov	r0, r7
 8013da4:	f7ff ff22 	bl	8013bec <__multiply>
 8013da8:	4631      	mov	r1, r6
 8013daa:	4680      	mov	r8, r0
 8013dac:	4638      	mov	r0, r7
 8013dae:	f7ff fe09 	bl	80139c4 <_Bfree>
 8013db2:	4646      	mov	r6, r8
 8013db4:	106d      	asrs	r5, r5, #1
 8013db6:	d00b      	beq.n	8013dd0 <__pow5mult+0xa0>
 8013db8:	6820      	ldr	r0, [r4, #0]
 8013dba:	b938      	cbnz	r0, 8013dcc <__pow5mult+0x9c>
 8013dbc:	4622      	mov	r2, r4
 8013dbe:	4621      	mov	r1, r4
 8013dc0:	4638      	mov	r0, r7
 8013dc2:	f7ff ff13 	bl	8013bec <__multiply>
 8013dc6:	6020      	str	r0, [r4, #0]
 8013dc8:	f8c0 9000 	str.w	r9, [r0]
 8013dcc:	4604      	mov	r4, r0
 8013dce:	e7e4      	b.n	8013d9a <__pow5mult+0x6a>
 8013dd0:	4630      	mov	r0, r6
 8013dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013dd6:	bf00      	nop
 8013dd8:	08017570 	.word	0x08017570
 8013ddc:	080173de 	.word	0x080173de
 8013de0:	0801745e 	.word	0x0801745e

08013de4 <__lshift>:
 8013de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013de8:	460c      	mov	r4, r1
 8013dea:	6849      	ldr	r1, [r1, #4]
 8013dec:	6923      	ldr	r3, [r4, #16]
 8013dee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013df2:	68a3      	ldr	r3, [r4, #8]
 8013df4:	4607      	mov	r7, r0
 8013df6:	4691      	mov	r9, r2
 8013df8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013dfc:	f108 0601 	add.w	r6, r8, #1
 8013e00:	42b3      	cmp	r3, r6
 8013e02:	db0b      	blt.n	8013e1c <__lshift+0x38>
 8013e04:	4638      	mov	r0, r7
 8013e06:	f7ff fd9d 	bl	8013944 <_Balloc>
 8013e0a:	4605      	mov	r5, r0
 8013e0c:	b948      	cbnz	r0, 8013e22 <__lshift+0x3e>
 8013e0e:	4602      	mov	r2, r0
 8013e10:	4b28      	ldr	r3, [pc, #160]	@ (8013eb4 <__lshift+0xd0>)
 8013e12:	4829      	ldr	r0, [pc, #164]	@ (8013eb8 <__lshift+0xd4>)
 8013e14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013e18:	f001 fcf6 	bl	8015808 <__assert_func>
 8013e1c:	3101      	adds	r1, #1
 8013e1e:	005b      	lsls	r3, r3, #1
 8013e20:	e7ee      	b.n	8013e00 <__lshift+0x1c>
 8013e22:	2300      	movs	r3, #0
 8013e24:	f100 0114 	add.w	r1, r0, #20
 8013e28:	f100 0210 	add.w	r2, r0, #16
 8013e2c:	4618      	mov	r0, r3
 8013e2e:	4553      	cmp	r3, sl
 8013e30:	db33      	blt.n	8013e9a <__lshift+0xb6>
 8013e32:	6920      	ldr	r0, [r4, #16]
 8013e34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013e38:	f104 0314 	add.w	r3, r4, #20
 8013e3c:	f019 091f 	ands.w	r9, r9, #31
 8013e40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013e44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013e48:	d02b      	beq.n	8013ea2 <__lshift+0xbe>
 8013e4a:	f1c9 0e20 	rsb	lr, r9, #32
 8013e4e:	468a      	mov	sl, r1
 8013e50:	2200      	movs	r2, #0
 8013e52:	6818      	ldr	r0, [r3, #0]
 8013e54:	fa00 f009 	lsl.w	r0, r0, r9
 8013e58:	4310      	orrs	r0, r2
 8013e5a:	f84a 0b04 	str.w	r0, [sl], #4
 8013e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e62:	459c      	cmp	ip, r3
 8013e64:	fa22 f20e 	lsr.w	r2, r2, lr
 8013e68:	d8f3      	bhi.n	8013e52 <__lshift+0x6e>
 8013e6a:	ebac 0304 	sub.w	r3, ip, r4
 8013e6e:	3b15      	subs	r3, #21
 8013e70:	f023 0303 	bic.w	r3, r3, #3
 8013e74:	3304      	adds	r3, #4
 8013e76:	f104 0015 	add.w	r0, r4, #21
 8013e7a:	4560      	cmp	r0, ip
 8013e7c:	bf88      	it	hi
 8013e7e:	2304      	movhi	r3, #4
 8013e80:	50ca      	str	r2, [r1, r3]
 8013e82:	b10a      	cbz	r2, 8013e88 <__lshift+0xa4>
 8013e84:	f108 0602 	add.w	r6, r8, #2
 8013e88:	3e01      	subs	r6, #1
 8013e8a:	4638      	mov	r0, r7
 8013e8c:	612e      	str	r6, [r5, #16]
 8013e8e:	4621      	mov	r1, r4
 8013e90:	f7ff fd98 	bl	80139c4 <_Bfree>
 8013e94:	4628      	mov	r0, r5
 8013e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8013e9e:	3301      	adds	r3, #1
 8013ea0:	e7c5      	b.n	8013e2e <__lshift+0x4a>
 8013ea2:	3904      	subs	r1, #4
 8013ea4:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ea8:	f841 2f04 	str.w	r2, [r1, #4]!
 8013eac:	459c      	cmp	ip, r3
 8013eae:	d8f9      	bhi.n	8013ea4 <__lshift+0xc0>
 8013eb0:	e7ea      	b.n	8013e88 <__lshift+0xa4>
 8013eb2:	bf00      	nop
 8013eb4:	0801744d 	.word	0x0801744d
 8013eb8:	0801745e 	.word	0x0801745e

08013ebc <__mcmp>:
 8013ebc:	690a      	ldr	r2, [r1, #16]
 8013ebe:	4603      	mov	r3, r0
 8013ec0:	6900      	ldr	r0, [r0, #16]
 8013ec2:	1a80      	subs	r0, r0, r2
 8013ec4:	b530      	push	{r4, r5, lr}
 8013ec6:	d10e      	bne.n	8013ee6 <__mcmp+0x2a>
 8013ec8:	3314      	adds	r3, #20
 8013eca:	3114      	adds	r1, #20
 8013ecc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013ed0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013ed4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013ed8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013edc:	4295      	cmp	r5, r2
 8013ede:	d003      	beq.n	8013ee8 <__mcmp+0x2c>
 8013ee0:	d205      	bcs.n	8013eee <__mcmp+0x32>
 8013ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8013ee6:	bd30      	pop	{r4, r5, pc}
 8013ee8:	42a3      	cmp	r3, r4
 8013eea:	d3f3      	bcc.n	8013ed4 <__mcmp+0x18>
 8013eec:	e7fb      	b.n	8013ee6 <__mcmp+0x2a>
 8013eee:	2001      	movs	r0, #1
 8013ef0:	e7f9      	b.n	8013ee6 <__mcmp+0x2a>
	...

08013ef4 <__mdiff>:
 8013ef4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ef8:	4689      	mov	r9, r1
 8013efa:	4606      	mov	r6, r0
 8013efc:	4611      	mov	r1, r2
 8013efe:	4648      	mov	r0, r9
 8013f00:	4614      	mov	r4, r2
 8013f02:	f7ff ffdb 	bl	8013ebc <__mcmp>
 8013f06:	1e05      	subs	r5, r0, #0
 8013f08:	d112      	bne.n	8013f30 <__mdiff+0x3c>
 8013f0a:	4629      	mov	r1, r5
 8013f0c:	4630      	mov	r0, r6
 8013f0e:	f7ff fd19 	bl	8013944 <_Balloc>
 8013f12:	4602      	mov	r2, r0
 8013f14:	b928      	cbnz	r0, 8013f22 <__mdiff+0x2e>
 8013f16:	4b3f      	ldr	r3, [pc, #252]	@ (8014014 <__mdiff+0x120>)
 8013f18:	f240 2137 	movw	r1, #567	@ 0x237
 8013f1c:	483e      	ldr	r0, [pc, #248]	@ (8014018 <__mdiff+0x124>)
 8013f1e:	f001 fc73 	bl	8015808 <__assert_func>
 8013f22:	2301      	movs	r3, #1
 8013f24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013f28:	4610      	mov	r0, r2
 8013f2a:	b003      	add	sp, #12
 8013f2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f30:	bfbc      	itt	lt
 8013f32:	464b      	movlt	r3, r9
 8013f34:	46a1      	movlt	r9, r4
 8013f36:	4630      	mov	r0, r6
 8013f38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013f3c:	bfba      	itte	lt
 8013f3e:	461c      	movlt	r4, r3
 8013f40:	2501      	movlt	r5, #1
 8013f42:	2500      	movge	r5, #0
 8013f44:	f7ff fcfe 	bl	8013944 <_Balloc>
 8013f48:	4602      	mov	r2, r0
 8013f4a:	b918      	cbnz	r0, 8013f54 <__mdiff+0x60>
 8013f4c:	4b31      	ldr	r3, [pc, #196]	@ (8014014 <__mdiff+0x120>)
 8013f4e:	f240 2145 	movw	r1, #581	@ 0x245
 8013f52:	e7e3      	b.n	8013f1c <__mdiff+0x28>
 8013f54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013f58:	6926      	ldr	r6, [r4, #16]
 8013f5a:	60c5      	str	r5, [r0, #12]
 8013f5c:	f109 0310 	add.w	r3, r9, #16
 8013f60:	f109 0514 	add.w	r5, r9, #20
 8013f64:	f104 0e14 	add.w	lr, r4, #20
 8013f68:	f100 0b14 	add.w	fp, r0, #20
 8013f6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013f70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013f74:	9301      	str	r3, [sp, #4]
 8013f76:	46d9      	mov	r9, fp
 8013f78:	f04f 0c00 	mov.w	ip, #0
 8013f7c:	9b01      	ldr	r3, [sp, #4]
 8013f7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013f82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013f86:	9301      	str	r3, [sp, #4]
 8013f88:	fa1f f38a 	uxth.w	r3, sl
 8013f8c:	4619      	mov	r1, r3
 8013f8e:	b283      	uxth	r3, r0
 8013f90:	1acb      	subs	r3, r1, r3
 8013f92:	0c00      	lsrs	r0, r0, #16
 8013f94:	4463      	add	r3, ip
 8013f96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013f9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013f9e:	b29b      	uxth	r3, r3
 8013fa0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013fa4:	4576      	cmp	r6, lr
 8013fa6:	f849 3b04 	str.w	r3, [r9], #4
 8013faa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013fae:	d8e5      	bhi.n	8013f7c <__mdiff+0x88>
 8013fb0:	1b33      	subs	r3, r6, r4
 8013fb2:	3b15      	subs	r3, #21
 8013fb4:	f023 0303 	bic.w	r3, r3, #3
 8013fb8:	3415      	adds	r4, #21
 8013fba:	3304      	adds	r3, #4
 8013fbc:	42a6      	cmp	r6, r4
 8013fbe:	bf38      	it	cc
 8013fc0:	2304      	movcc	r3, #4
 8013fc2:	441d      	add	r5, r3
 8013fc4:	445b      	add	r3, fp
 8013fc6:	461e      	mov	r6, r3
 8013fc8:	462c      	mov	r4, r5
 8013fca:	4544      	cmp	r4, r8
 8013fcc:	d30e      	bcc.n	8013fec <__mdiff+0xf8>
 8013fce:	f108 0103 	add.w	r1, r8, #3
 8013fd2:	1b49      	subs	r1, r1, r5
 8013fd4:	f021 0103 	bic.w	r1, r1, #3
 8013fd8:	3d03      	subs	r5, #3
 8013fda:	45a8      	cmp	r8, r5
 8013fdc:	bf38      	it	cc
 8013fde:	2100      	movcc	r1, #0
 8013fe0:	440b      	add	r3, r1
 8013fe2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013fe6:	b191      	cbz	r1, 801400e <__mdiff+0x11a>
 8013fe8:	6117      	str	r7, [r2, #16]
 8013fea:	e79d      	b.n	8013f28 <__mdiff+0x34>
 8013fec:	f854 1b04 	ldr.w	r1, [r4], #4
 8013ff0:	46e6      	mov	lr, ip
 8013ff2:	0c08      	lsrs	r0, r1, #16
 8013ff4:	fa1c fc81 	uxtah	ip, ip, r1
 8013ff8:	4471      	add	r1, lr
 8013ffa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013ffe:	b289      	uxth	r1, r1
 8014000:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014004:	f846 1b04 	str.w	r1, [r6], #4
 8014008:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801400c:	e7dd      	b.n	8013fca <__mdiff+0xd6>
 801400e:	3f01      	subs	r7, #1
 8014010:	e7e7      	b.n	8013fe2 <__mdiff+0xee>
 8014012:	bf00      	nop
 8014014:	0801744d 	.word	0x0801744d
 8014018:	0801745e 	.word	0x0801745e

0801401c <__ulp>:
 801401c:	b082      	sub	sp, #8
 801401e:	ed8d 0b00 	vstr	d0, [sp]
 8014022:	9a01      	ldr	r2, [sp, #4]
 8014024:	4b0f      	ldr	r3, [pc, #60]	@ (8014064 <__ulp+0x48>)
 8014026:	4013      	ands	r3, r2
 8014028:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801402c:	2b00      	cmp	r3, #0
 801402e:	dc08      	bgt.n	8014042 <__ulp+0x26>
 8014030:	425b      	negs	r3, r3
 8014032:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014036:	ea4f 5223 	mov.w	r2, r3, asr #20
 801403a:	da04      	bge.n	8014046 <__ulp+0x2a>
 801403c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014040:	4113      	asrs	r3, r2
 8014042:	2200      	movs	r2, #0
 8014044:	e008      	b.n	8014058 <__ulp+0x3c>
 8014046:	f1a2 0314 	sub.w	r3, r2, #20
 801404a:	2b1e      	cmp	r3, #30
 801404c:	bfda      	itte	le
 801404e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014052:	40da      	lsrle	r2, r3
 8014054:	2201      	movgt	r2, #1
 8014056:	2300      	movs	r3, #0
 8014058:	4619      	mov	r1, r3
 801405a:	4610      	mov	r0, r2
 801405c:	ec41 0b10 	vmov	d0, r0, r1
 8014060:	b002      	add	sp, #8
 8014062:	4770      	bx	lr
 8014064:	7ff00000 	.word	0x7ff00000

08014068 <__b2d>:
 8014068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801406c:	6906      	ldr	r6, [r0, #16]
 801406e:	f100 0814 	add.w	r8, r0, #20
 8014072:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014076:	1f37      	subs	r7, r6, #4
 8014078:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801407c:	4610      	mov	r0, r2
 801407e:	f7ff fd53 	bl	8013b28 <__hi0bits>
 8014082:	f1c0 0320 	rsb	r3, r0, #32
 8014086:	280a      	cmp	r0, #10
 8014088:	600b      	str	r3, [r1, #0]
 801408a:	491b      	ldr	r1, [pc, #108]	@ (80140f8 <__b2d+0x90>)
 801408c:	dc15      	bgt.n	80140ba <__b2d+0x52>
 801408e:	f1c0 0c0b 	rsb	ip, r0, #11
 8014092:	fa22 f30c 	lsr.w	r3, r2, ip
 8014096:	45b8      	cmp	r8, r7
 8014098:	ea43 0501 	orr.w	r5, r3, r1
 801409c:	bf34      	ite	cc
 801409e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80140a2:	2300      	movcs	r3, #0
 80140a4:	3015      	adds	r0, #21
 80140a6:	fa02 f000 	lsl.w	r0, r2, r0
 80140aa:	fa23 f30c 	lsr.w	r3, r3, ip
 80140ae:	4303      	orrs	r3, r0
 80140b0:	461c      	mov	r4, r3
 80140b2:	ec45 4b10 	vmov	d0, r4, r5
 80140b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80140ba:	45b8      	cmp	r8, r7
 80140bc:	bf3a      	itte	cc
 80140be:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80140c2:	f1a6 0708 	subcc.w	r7, r6, #8
 80140c6:	2300      	movcs	r3, #0
 80140c8:	380b      	subs	r0, #11
 80140ca:	d012      	beq.n	80140f2 <__b2d+0x8a>
 80140cc:	f1c0 0120 	rsb	r1, r0, #32
 80140d0:	fa23 f401 	lsr.w	r4, r3, r1
 80140d4:	4082      	lsls	r2, r0
 80140d6:	4322      	orrs	r2, r4
 80140d8:	4547      	cmp	r7, r8
 80140da:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80140de:	bf8c      	ite	hi
 80140e0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80140e4:	2200      	movls	r2, #0
 80140e6:	4083      	lsls	r3, r0
 80140e8:	40ca      	lsrs	r2, r1
 80140ea:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80140ee:	4313      	orrs	r3, r2
 80140f0:	e7de      	b.n	80140b0 <__b2d+0x48>
 80140f2:	ea42 0501 	orr.w	r5, r2, r1
 80140f6:	e7db      	b.n	80140b0 <__b2d+0x48>
 80140f8:	3ff00000 	.word	0x3ff00000

080140fc <__d2b>:
 80140fc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014100:	460f      	mov	r7, r1
 8014102:	2101      	movs	r1, #1
 8014104:	ec59 8b10 	vmov	r8, r9, d0
 8014108:	4616      	mov	r6, r2
 801410a:	f7ff fc1b 	bl	8013944 <_Balloc>
 801410e:	4604      	mov	r4, r0
 8014110:	b930      	cbnz	r0, 8014120 <__d2b+0x24>
 8014112:	4602      	mov	r2, r0
 8014114:	4b23      	ldr	r3, [pc, #140]	@ (80141a4 <__d2b+0xa8>)
 8014116:	4824      	ldr	r0, [pc, #144]	@ (80141a8 <__d2b+0xac>)
 8014118:	f240 310f 	movw	r1, #783	@ 0x30f
 801411c:	f001 fb74 	bl	8015808 <__assert_func>
 8014120:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014124:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014128:	b10d      	cbz	r5, 801412e <__d2b+0x32>
 801412a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801412e:	9301      	str	r3, [sp, #4]
 8014130:	f1b8 0300 	subs.w	r3, r8, #0
 8014134:	d023      	beq.n	801417e <__d2b+0x82>
 8014136:	4668      	mov	r0, sp
 8014138:	9300      	str	r3, [sp, #0]
 801413a:	f7ff fd14 	bl	8013b66 <__lo0bits>
 801413e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014142:	b1d0      	cbz	r0, 801417a <__d2b+0x7e>
 8014144:	f1c0 0320 	rsb	r3, r0, #32
 8014148:	fa02 f303 	lsl.w	r3, r2, r3
 801414c:	430b      	orrs	r3, r1
 801414e:	40c2      	lsrs	r2, r0
 8014150:	6163      	str	r3, [r4, #20]
 8014152:	9201      	str	r2, [sp, #4]
 8014154:	9b01      	ldr	r3, [sp, #4]
 8014156:	61a3      	str	r3, [r4, #24]
 8014158:	2b00      	cmp	r3, #0
 801415a:	bf0c      	ite	eq
 801415c:	2201      	moveq	r2, #1
 801415e:	2202      	movne	r2, #2
 8014160:	6122      	str	r2, [r4, #16]
 8014162:	b1a5      	cbz	r5, 801418e <__d2b+0x92>
 8014164:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014168:	4405      	add	r5, r0
 801416a:	603d      	str	r5, [r7, #0]
 801416c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014170:	6030      	str	r0, [r6, #0]
 8014172:	4620      	mov	r0, r4
 8014174:	b003      	add	sp, #12
 8014176:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801417a:	6161      	str	r1, [r4, #20]
 801417c:	e7ea      	b.n	8014154 <__d2b+0x58>
 801417e:	a801      	add	r0, sp, #4
 8014180:	f7ff fcf1 	bl	8013b66 <__lo0bits>
 8014184:	9b01      	ldr	r3, [sp, #4]
 8014186:	6163      	str	r3, [r4, #20]
 8014188:	3020      	adds	r0, #32
 801418a:	2201      	movs	r2, #1
 801418c:	e7e8      	b.n	8014160 <__d2b+0x64>
 801418e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014192:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014196:	6038      	str	r0, [r7, #0]
 8014198:	6918      	ldr	r0, [r3, #16]
 801419a:	f7ff fcc5 	bl	8013b28 <__hi0bits>
 801419e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80141a2:	e7e5      	b.n	8014170 <__d2b+0x74>
 80141a4:	0801744d 	.word	0x0801744d
 80141a8:	0801745e 	.word	0x0801745e

080141ac <__ratio>:
 80141ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141b0:	b085      	sub	sp, #20
 80141b2:	e9cd 1000 	strd	r1, r0, [sp]
 80141b6:	a902      	add	r1, sp, #8
 80141b8:	f7ff ff56 	bl	8014068 <__b2d>
 80141bc:	9800      	ldr	r0, [sp, #0]
 80141be:	a903      	add	r1, sp, #12
 80141c0:	ec55 4b10 	vmov	r4, r5, d0
 80141c4:	f7ff ff50 	bl	8014068 <__b2d>
 80141c8:	9b01      	ldr	r3, [sp, #4]
 80141ca:	6919      	ldr	r1, [r3, #16]
 80141cc:	9b00      	ldr	r3, [sp, #0]
 80141ce:	691b      	ldr	r3, [r3, #16]
 80141d0:	1ac9      	subs	r1, r1, r3
 80141d2:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80141d6:	1a9b      	subs	r3, r3, r2
 80141d8:	ec5b ab10 	vmov	sl, fp, d0
 80141dc:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80141e0:	2b00      	cmp	r3, #0
 80141e2:	bfce      	itee	gt
 80141e4:	462a      	movgt	r2, r5
 80141e6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80141ea:	465a      	movle	r2, fp
 80141ec:	462f      	mov	r7, r5
 80141ee:	46d9      	mov	r9, fp
 80141f0:	bfcc      	ite	gt
 80141f2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80141f6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80141fa:	464b      	mov	r3, r9
 80141fc:	4652      	mov	r2, sl
 80141fe:	4620      	mov	r0, r4
 8014200:	4639      	mov	r1, r7
 8014202:	f7ec fb2b 	bl	800085c <__aeabi_ddiv>
 8014206:	ec41 0b10 	vmov	d0, r0, r1
 801420a:	b005      	add	sp, #20
 801420c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014210 <__copybits>:
 8014210:	3901      	subs	r1, #1
 8014212:	b570      	push	{r4, r5, r6, lr}
 8014214:	1149      	asrs	r1, r1, #5
 8014216:	6914      	ldr	r4, [r2, #16]
 8014218:	3101      	adds	r1, #1
 801421a:	f102 0314 	add.w	r3, r2, #20
 801421e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014222:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014226:	1f05      	subs	r5, r0, #4
 8014228:	42a3      	cmp	r3, r4
 801422a:	d30c      	bcc.n	8014246 <__copybits+0x36>
 801422c:	1aa3      	subs	r3, r4, r2
 801422e:	3b11      	subs	r3, #17
 8014230:	f023 0303 	bic.w	r3, r3, #3
 8014234:	3211      	adds	r2, #17
 8014236:	42a2      	cmp	r2, r4
 8014238:	bf88      	it	hi
 801423a:	2300      	movhi	r3, #0
 801423c:	4418      	add	r0, r3
 801423e:	2300      	movs	r3, #0
 8014240:	4288      	cmp	r0, r1
 8014242:	d305      	bcc.n	8014250 <__copybits+0x40>
 8014244:	bd70      	pop	{r4, r5, r6, pc}
 8014246:	f853 6b04 	ldr.w	r6, [r3], #4
 801424a:	f845 6f04 	str.w	r6, [r5, #4]!
 801424e:	e7eb      	b.n	8014228 <__copybits+0x18>
 8014250:	f840 3b04 	str.w	r3, [r0], #4
 8014254:	e7f4      	b.n	8014240 <__copybits+0x30>

08014256 <__any_on>:
 8014256:	f100 0214 	add.w	r2, r0, #20
 801425a:	6900      	ldr	r0, [r0, #16]
 801425c:	114b      	asrs	r3, r1, #5
 801425e:	4298      	cmp	r0, r3
 8014260:	b510      	push	{r4, lr}
 8014262:	db11      	blt.n	8014288 <__any_on+0x32>
 8014264:	dd0a      	ble.n	801427c <__any_on+0x26>
 8014266:	f011 011f 	ands.w	r1, r1, #31
 801426a:	d007      	beq.n	801427c <__any_on+0x26>
 801426c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014270:	fa24 f001 	lsr.w	r0, r4, r1
 8014274:	fa00 f101 	lsl.w	r1, r0, r1
 8014278:	428c      	cmp	r4, r1
 801427a:	d10b      	bne.n	8014294 <__any_on+0x3e>
 801427c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014280:	4293      	cmp	r3, r2
 8014282:	d803      	bhi.n	801428c <__any_on+0x36>
 8014284:	2000      	movs	r0, #0
 8014286:	bd10      	pop	{r4, pc}
 8014288:	4603      	mov	r3, r0
 801428a:	e7f7      	b.n	801427c <__any_on+0x26>
 801428c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014290:	2900      	cmp	r1, #0
 8014292:	d0f5      	beq.n	8014280 <__any_on+0x2a>
 8014294:	2001      	movs	r0, #1
 8014296:	e7f6      	b.n	8014286 <__any_on+0x30>

08014298 <sulp>:
 8014298:	b570      	push	{r4, r5, r6, lr}
 801429a:	4604      	mov	r4, r0
 801429c:	460d      	mov	r5, r1
 801429e:	ec45 4b10 	vmov	d0, r4, r5
 80142a2:	4616      	mov	r6, r2
 80142a4:	f7ff feba 	bl	801401c <__ulp>
 80142a8:	ec51 0b10 	vmov	r0, r1, d0
 80142ac:	b17e      	cbz	r6, 80142ce <sulp+0x36>
 80142ae:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80142b2:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	dd09      	ble.n	80142ce <sulp+0x36>
 80142ba:	051b      	lsls	r3, r3, #20
 80142bc:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80142c0:	2400      	movs	r4, #0
 80142c2:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80142c6:	4622      	mov	r2, r4
 80142c8:	462b      	mov	r3, r5
 80142ca:	f7ec f99d 	bl	8000608 <__aeabi_dmul>
 80142ce:	ec41 0b10 	vmov	d0, r0, r1
 80142d2:	bd70      	pop	{r4, r5, r6, pc}
 80142d4:	0000      	movs	r0, r0
	...

080142d8 <_strtod_l>:
 80142d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142dc:	b09f      	sub	sp, #124	@ 0x7c
 80142de:	460c      	mov	r4, r1
 80142e0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80142e2:	2200      	movs	r2, #0
 80142e4:	921a      	str	r2, [sp, #104]	@ 0x68
 80142e6:	9005      	str	r0, [sp, #20]
 80142e8:	f04f 0a00 	mov.w	sl, #0
 80142ec:	f04f 0b00 	mov.w	fp, #0
 80142f0:	460a      	mov	r2, r1
 80142f2:	9219      	str	r2, [sp, #100]	@ 0x64
 80142f4:	7811      	ldrb	r1, [r2, #0]
 80142f6:	292b      	cmp	r1, #43	@ 0x2b
 80142f8:	d04a      	beq.n	8014390 <_strtod_l+0xb8>
 80142fa:	d838      	bhi.n	801436e <_strtod_l+0x96>
 80142fc:	290d      	cmp	r1, #13
 80142fe:	d832      	bhi.n	8014366 <_strtod_l+0x8e>
 8014300:	2908      	cmp	r1, #8
 8014302:	d832      	bhi.n	801436a <_strtod_l+0x92>
 8014304:	2900      	cmp	r1, #0
 8014306:	d03b      	beq.n	8014380 <_strtod_l+0xa8>
 8014308:	2200      	movs	r2, #0
 801430a:	920e      	str	r2, [sp, #56]	@ 0x38
 801430c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801430e:	782a      	ldrb	r2, [r5, #0]
 8014310:	2a30      	cmp	r2, #48	@ 0x30
 8014312:	f040 80b2 	bne.w	801447a <_strtod_l+0x1a2>
 8014316:	786a      	ldrb	r2, [r5, #1]
 8014318:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801431c:	2a58      	cmp	r2, #88	@ 0x58
 801431e:	d16e      	bne.n	80143fe <_strtod_l+0x126>
 8014320:	9302      	str	r3, [sp, #8]
 8014322:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014324:	9301      	str	r3, [sp, #4]
 8014326:	ab1a      	add	r3, sp, #104	@ 0x68
 8014328:	9300      	str	r3, [sp, #0]
 801432a:	4a8f      	ldr	r2, [pc, #572]	@ (8014568 <_strtod_l+0x290>)
 801432c:	9805      	ldr	r0, [sp, #20]
 801432e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8014330:	a919      	add	r1, sp, #100	@ 0x64
 8014332:	f001 faef 	bl	8015914 <__gethex>
 8014336:	f010 060f 	ands.w	r6, r0, #15
 801433a:	4604      	mov	r4, r0
 801433c:	d005      	beq.n	801434a <_strtod_l+0x72>
 801433e:	2e06      	cmp	r6, #6
 8014340:	d128      	bne.n	8014394 <_strtod_l+0xbc>
 8014342:	3501      	adds	r5, #1
 8014344:	2300      	movs	r3, #0
 8014346:	9519      	str	r5, [sp, #100]	@ 0x64
 8014348:	930e      	str	r3, [sp, #56]	@ 0x38
 801434a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801434c:	2b00      	cmp	r3, #0
 801434e:	f040 858e 	bne.w	8014e6e <_strtod_l+0xb96>
 8014352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014354:	b1cb      	cbz	r3, 801438a <_strtod_l+0xb2>
 8014356:	4652      	mov	r2, sl
 8014358:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801435c:	ec43 2b10 	vmov	d0, r2, r3
 8014360:	b01f      	add	sp, #124	@ 0x7c
 8014362:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014366:	2920      	cmp	r1, #32
 8014368:	d1ce      	bne.n	8014308 <_strtod_l+0x30>
 801436a:	3201      	adds	r2, #1
 801436c:	e7c1      	b.n	80142f2 <_strtod_l+0x1a>
 801436e:	292d      	cmp	r1, #45	@ 0x2d
 8014370:	d1ca      	bne.n	8014308 <_strtod_l+0x30>
 8014372:	2101      	movs	r1, #1
 8014374:	910e      	str	r1, [sp, #56]	@ 0x38
 8014376:	1c51      	adds	r1, r2, #1
 8014378:	9119      	str	r1, [sp, #100]	@ 0x64
 801437a:	7852      	ldrb	r2, [r2, #1]
 801437c:	2a00      	cmp	r2, #0
 801437e:	d1c5      	bne.n	801430c <_strtod_l+0x34>
 8014380:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014382:	9419      	str	r4, [sp, #100]	@ 0x64
 8014384:	2b00      	cmp	r3, #0
 8014386:	f040 8570 	bne.w	8014e6a <_strtod_l+0xb92>
 801438a:	4652      	mov	r2, sl
 801438c:	465b      	mov	r3, fp
 801438e:	e7e5      	b.n	801435c <_strtod_l+0x84>
 8014390:	2100      	movs	r1, #0
 8014392:	e7ef      	b.n	8014374 <_strtod_l+0x9c>
 8014394:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8014396:	b13a      	cbz	r2, 80143a8 <_strtod_l+0xd0>
 8014398:	2135      	movs	r1, #53	@ 0x35
 801439a:	a81c      	add	r0, sp, #112	@ 0x70
 801439c:	f7ff ff38 	bl	8014210 <__copybits>
 80143a0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80143a2:	9805      	ldr	r0, [sp, #20]
 80143a4:	f7ff fb0e 	bl	80139c4 <_Bfree>
 80143a8:	3e01      	subs	r6, #1
 80143aa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80143ac:	2e04      	cmp	r6, #4
 80143ae:	d806      	bhi.n	80143be <_strtod_l+0xe6>
 80143b0:	e8df f006 	tbb	[pc, r6]
 80143b4:	201d0314 	.word	0x201d0314
 80143b8:	14          	.byte	0x14
 80143b9:	00          	.byte	0x00
 80143ba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80143be:	05e1      	lsls	r1, r4, #23
 80143c0:	bf48      	it	mi
 80143c2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80143c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80143ca:	0d1b      	lsrs	r3, r3, #20
 80143cc:	051b      	lsls	r3, r3, #20
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d1bb      	bne.n	801434a <_strtod_l+0x72>
 80143d2:	f7fe fbd3 	bl	8012b7c <__errno>
 80143d6:	2322      	movs	r3, #34	@ 0x22
 80143d8:	6003      	str	r3, [r0, #0]
 80143da:	e7b6      	b.n	801434a <_strtod_l+0x72>
 80143dc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80143e0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80143e4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80143e8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80143ec:	e7e7      	b.n	80143be <_strtod_l+0xe6>
 80143ee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014570 <_strtod_l+0x298>
 80143f2:	e7e4      	b.n	80143be <_strtod_l+0xe6>
 80143f4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80143f8:	f04f 3aff 	mov.w	sl, #4294967295
 80143fc:	e7df      	b.n	80143be <_strtod_l+0xe6>
 80143fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014400:	1c5a      	adds	r2, r3, #1
 8014402:	9219      	str	r2, [sp, #100]	@ 0x64
 8014404:	785b      	ldrb	r3, [r3, #1]
 8014406:	2b30      	cmp	r3, #48	@ 0x30
 8014408:	d0f9      	beq.n	80143fe <_strtod_l+0x126>
 801440a:	2b00      	cmp	r3, #0
 801440c:	d09d      	beq.n	801434a <_strtod_l+0x72>
 801440e:	2301      	movs	r3, #1
 8014410:	2700      	movs	r7, #0
 8014412:	9308      	str	r3, [sp, #32]
 8014414:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014416:	930c      	str	r3, [sp, #48]	@ 0x30
 8014418:	970b      	str	r7, [sp, #44]	@ 0x2c
 801441a:	46b9      	mov	r9, r7
 801441c:	220a      	movs	r2, #10
 801441e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8014420:	7805      	ldrb	r5, [r0, #0]
 8014422:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8014426:	b2d9      	uxtb	r1, r3
 8014428:	2909      	cmp	r1, #9
 801442a:	d928      	bls.n	801447e <_strtod_l+0x1a6>
 801442c:	494f      	ldr	r1, [pc, #316]	@ (801456c <_strtod_l+0x294>)
 801442e:	2201      	movs	r2, #1
 8014430:	f001 f9ae 	bl	8015790 <strncmp>
 8014434:	2800      	cmp	r0, #0
 8014436:	d032      	beq.n	801449e <_strtod_l+0x1c6>
 8014438:	2000      	movs	r0, #0
 801443a:	462a      	mov	r2, r5
 801443c:	900a      	str	r0, [sp, #40]	@ 0x28
 801443e:	464d      	mov	r5, r9
 8014440:	4603      	mov	r3, r0
 8014442:	2a65      	cmp	r2, #101	@ 0x65
 8014444:	d001      	beq.n	801444a <_strtod_l+0x172>
 8014446:	2a45      	cmp	r2, #69	@ 0x45
 8014448:	d114      	bne.n	8014474 <_strtod_l+0x19c>
 801444a:	b91d      	cbnz	r5, 8014454 <_strtod_l+0x17c>
 801444c:	9a08      	ldr	r2, [sp, #32]
 801444e:	4302      	orrs	r2, r0
 8014450:	d096      	beq.n	8014380 <_strtod_l+0xa8>
 8014452:	2500      	movs	r5, #0
 8014454:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8014456:	1c62      	adds	r2, r4, #1
 8014458:	9219      	str	r2, [sp, #100]	@ 0x64
 801445a:	7862      	ldrb	r2, [r4, #1]
 801445c:	2a2b      	cmp	r2, #43	@ 0x2b
 801445e:	d07a      	beq.n	8014556 <_strtod_l+0x27e>
 8014460:	2a2d      	cmp	r2, #45	@ 0x2d
 8014462:	d07e      	beq.n	8014562 <_strtod_l+0x28a>
 8014464:	f04f 0c00 	mov.w	ip, #0
 8014468:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801446c:	2909      	cmp	r1, #9
 801446e:	f240 8085 	bls.w	801457c <_strtod_l+0x2a4>
 8014472:	9419      	str	r4, [sp, #100]	@ 0x64
 8014474:	f04f 0800 	mov.w	r8, #0
 8014478:	e0a5      	b.n	80145c6 <_strtod_l+0x2ee>
 801447a:	2300      	movs	r3, #0
 801447c:	e7c8      	b.n	8014410 <_strtod_l+0x138>
 801447e:	f1b9 0f08 	cmp.w	r9, #8
 8014482:	bfd8      	it	le
 8014484:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8014486:	f100 0001 	add.w	r0, r0, #1
 801448a:	bfda      	itte	le
 801448c:	fb02 3301 	mlale	r3, r2, r1, r3
 8014490:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8014492:	fb02 3707 	mlagt	r7, r2, r7, r3
 8014496:	f109 0901 	add.w	r9, r9, #1
 801449a:	9019      	str	r0, [sp, #100]	@ 0x64
 801449c:	e7bf      	b.n	801441e <_strtod_l+0x146>
 801449e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80144a0:	1c5a      	adds	r2, r3, #1
 80144a2:	9219      	str	r2, [sp, #100]	@ 0x64
 80144a4:	785a      	ldrb	r2, [r3, #1]
 80144a6:	f1b9 0f00 	cmp.w	r9, #0
 80144aa:	d03b      	beq.n	8014524 <_strtod_l+0x24c>
 80144ac:	900a      	str	r0, [sp, #40]	@ 0x28
 80144ae:	464d      	mov	r5, r9
 80144b0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80144b4:	2b09      	cmp	r3, #9
 80144b6:	d912      	bls.n	80144de <_strtod_l+0x206>
 80144b8:	2301      	movs	r3, #1
 80144ba:	e7c2      	b.n	8014442 <_strtod_l+0x16a>
 80144bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80144be:	1c5a      	adds	r2, r3, #1
 80144c0:	9219      	str	r2, [sp, #100]	@ 0x64
 80144c2:	785a      	ldrb	r2, [r3, #1]
 80144c4:	3001      	adds	r0, #1
 80144c6:	2a30      	cmp	r2, #48	@ 0x30
 80144c8:	d0f8      	beq.n	80144bc <_strtod_l+0x1e4>
 80144ca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80144ce:	2b08      	cmp	r3, #8
 80144d0:	f200 84d2 	bhi.w	8014e78 <_strtod_l+0xba0>
 80144d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80144d6:	900a      	str	r0, [sp, #40]	@ 0x28
 80144d8:	2000      	movs	r0, #0
 80144da:	930c      	str	r3, [sp, #48]	@ 0x30
 80144dc:	4605      	mov	r5, r0
 80144de:	3a30      	subs	r2, #48	@ 0x30
 80144e0:	f100 0301 	add.w	r3, r0, #1
 80144e4:	d018      	beq.n	8014518 <_strtod_l+0x240>
 80144e6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80144e8:	4419      	add	r1, r3
 80144ea:	910a      	str	r1, [sp, #40]	@ 0x28
 80144ec:	462e      	mov	r6, r5
 80144ee:	f04f 0e0a 	mov.w	lr, #10
 80144f2:	1c71      	adds	r1, r6, #1
 80144f4:	eba1 0c05 	sub.w	ip, r1, r5
 80144f8:	4563      	cmp	r3, ip
 80144fa:	dc15      	bgt.n	8014528 <_strtod_l+0x250>
 80144fc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8014500:	182b      	adds	r3, r5, r0
 8014502:	2b08      	cmp	r3, #8
 8014504:	f105 0501 	add.w	r5, r5, #1
 8014508:	4405      	add	r5, r0
 801450a:	dc1a      	bgt.n	8014542 <_strtod_l+0x26a>
 801450c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801450e:	230a      	movs	r3, #10
 8014510:	fb03 2301 	mla	r3, r3, r1, r2
 8014514:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014516:	2300      	movs	r3, #0
 8014518:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801451a:	1c51      	adds	r1, r2, #1
 801451c:	9119      	str	r1, [sp, #100]	@ 0x64
 801451e:	7852      	ldrb	r2, [r2, #1]
 8014520:	4618      	mov	r0, r3
 8014522:	e7c5      	b.n	80144b0 <_strtod_l+0x1d8>
 8014524:	4648      	mov	r0, r9
 8014526:	e7ce      	b.n	80144c6 <_strtod_l+0x1ee>
 8014528:	2e08      	cmp	r6, #8
 801452a:	dc05      	bgt.n	8014538 <_strtod_l+0x260>
 801452c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801452e:	fb0e f606 	mul.w	r6, lr, r6
 8014532:	960b      	str	r6, [sp, #44]	@ 0x2c
 8014534:	460e      	mov	r6, r1
 8014536:	e7dc      	b.n	80144f2 <_strtod_l+0x21a>
 8014538:	2910      	cmp	r1, #16
 801453a:	bfd8      	it	le
 801453c:	fb0e f707 	mulle.w	r7, lr, r7
 8014540:	e7f8      	b.n	8014534 <_strtod_l+0x25c>
 8014542:	2b0f      	cmp	r3, #15
 8014544:	bfdc      	itt	le
 8014546:	230a      	movle	r3, #10
 8014548:	fb03 2707 	mlale	r7, r3, r7, r2
 801454c:	e7e3      	b.n	8014516 <_strtod_l+0x23e>
 801454e:	2300      	movs	r3, #0
 8014550:	930a      	str	r3, [sp, #40]	@ 0x28
 8014552:	2301      	movs	r3, #1
 8014554:	e77a      	b.n	801444c <_strtod_l+0x174>
 8014556:	f04f 0c00 	mov.w	ip, #0
 801455a:	1ca2      	adds	r2, r4, #2
 801455c:	9219      	str	r2, [sp, #100]	@ 0x64
 801455e:	78a2      	ldrb	r2, [r4, #2]
 8014560:	e782      	b.n	8014468 <_strtod_l+0x190>
 8014562:	f04f 0c01 	mov.w	ip, #1
 8014566:	e7f8      	b.n	801455a <_strtod_l+0x282>
 8014568:	08017684 	.word	0x08017684
 801456c:	080174b7 	.word	0x080174b7
 8014570:	7ff00000 	.word	0x7ff00000
 8014574:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014576:	1c51      	adds	r1, r2, #1
 8014578:	9119      	str	r1, [sp, #100]	@ 0x64
 801457a:	7852      	ldrb	r2, [r2, #1]
 801457c:	2a30      	cmp	r2, #48	@ 0x30
 801457e:	d0f9      	beq.n	8014574 <_strtod_l+0x29c>
 8014580:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8014584:	2908      	cmp	r1, #8
 8014586:	f63f af75 	bhi.w	8014474 <_strtod_l+0x19c>
 801458a:	3a30      	subs	r2, #48	@ 0x30
 801458c:	9209      	str	r2, [sp, #36]	@ 0x24
 801458e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014590:	920f      	str	r2, [sp, #60]	@ 0x3c
 8014592:	f04f 080a 	mov.w	r8, #10
 8014596:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8014598:	1c56      	adds	r6, r2, #1
 801459a:	9619      	str	r6, [sp, #100]	@ 0x64
 801459c:	7852      	ldrb	r2, [r2, #1]
 801459e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80145a2:	f1be 0f09 	cmp.w	lr, #9
 80145a6:	d939      	bls.n	801461c <_strtod_l+0x344>
 80145a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80145aa:	1a76      	subs	r6, r6, r1
 80145ac:	2e08      	cmp	r6, #8
 80145ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80145b2:	dc03      	bgt.n	80145bc <_strtod_l+0x2e4>
 80145b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80145b6:	4588      	cmp	r8, r1
 80145b8:	bfa8      	it	ge
 80145ba:	4688      	movge	r8, r1
 80145bc:	f1bc 0f00 	cmp.w	ip, #0
 80145c0:	d001      	beq.n	80145c6 <_strtod_l+0x2ee>
 80145c2:	f1c8 0800 	rsb	r8, r8, #0
 80145c6:	2d00      	cmp	r5, #0
 80145c8:	d14e      	bne.n	8014668 <_strtod_l+0x390>
 80145ca:	9908      	ldr	r1, [sp, #32]
 80145cc:	4308      	orrs	r0, r1
 80145ce:	f47f aebc 	bne.w	801434a <_strtod_l+0x72>
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	f47f aed4 	bne.w	8014380 <_strtod_l+0xa8>
 80145d8:	2a69      	cmp	r2, #105	@ 0x69
 80145da:	d028      	beq.n	801462e <_strtod_l+0x356>
 80145dc:	dc25      	bgt.n	801462a <_strtod_l+0x352>
 80145de:	2a49      	cmp	r2, #73	@ 0x49
 80145e0:	d025      	beq.n	801462e <_strtod_l+0x356>
 80145e2:	2a4e      	cmp	r2, #78	@ 0x4e
 80145e4:	f47f aecc 	bne.w	8014380 <_strtod_l+0xa8>
 80145e8:	499a      	ldr	r1, [pc, #616]	@ (8014854 <_strtod_l+0x57c>)
 80145ea:	a819      	add	r0, sp, #100	@ 0x64
 80145ec:	f001 fbb4 	bl	8015d58 <__match>
 80145f0:	2800      	cmp	r0, #0
 80145f2:	f43f aec5 	beq.w	8014380 <_strtod_l+0xa8>
 80145f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80145f8:	781b      	ldrb	r3, [r3, #0]
 80145fa:	2b28      	cmp	r3, #40	@ 0x28
 80145fc:	d12e      	bne.n	801465c <_strtod_l+0x384>
 80145fe:	4996      	ldr	r1, [pc, #600]	@ (8014858 <_strtod_l+0x580>)
 8014600:	aa1c      	add	r2, sp, #112	@ 0x70
 8014602:	a819      	add	r0, sp, #100	@ 0x64
 8014604:	f001 fbbc 	bl	8015d80 <__hexnan>
 8014608:	2805      	cmp	r0, #5
 801460a:	d127      	bne.n	801465c <_strtod_l+0x384>
 801460c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801460e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8014612:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8014616:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801461a:	e696      	b.n	801434a <_strtod_l+0x72>
 801461c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801461e:	fb08 2101 	mla	r1, r8, r1, r2
 8014622:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8014626:	9209      	str	r2, [sp, #36]	@ 0x24
 8014628:	e7b5      	b.n	8014596 <_strtod_l+0x2be>
 801462a:	2a6e      	cmp	r2, #110	@ 0x6e
 801462c:	e7da      	b.n	80145e4 <_strtod_l+0x30c>
 801462e:	498b      	ldr	r1, [pc, #556]	@ (801485c <_strtod_l+0x584>)
 8014630:	a819      	add	r0, sp, #100	@ 0x64
 8014632:	f001 fb91 	bl	8015d58 <__match>
 8014636:	2800      	cmp	r0, #0
 8014638:	f43f aea2 	beq.w	8014380 <_strtod_l+0xa8>
 801463c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801463e:	4988      	ldr	r1, [pc, #544]	@ (8014860 <_strtod_l+0x588>)
 8014640:	3b01      	subs	r3, #1
 8014642:	a819      	add	r0, sp, #100	@ 0x64
 8014644:	9319      	str	r3, [sp, #100]	@ 0x64
 8014646:	f001 fb87 	bl	8015d58 <__match>
 801464a:	b910      	cbnz	r0, 8014652 <_strtod_l+0x37a>
 801464c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801464e:	3301      	adds	r3, #1
 8014650:	9319      	str	r3, [sp, #100]	@ 0x64
 8014652:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8014870 <_strtod_l+0x598>
 8014656:	f04f 0a00 	mov.w	sl, #0
 801465a:	e676      	b.n	801434a <_strtod_l+0x72>
 801465c:	4881      	ldr	r0, [pc, #516]	@ (8014864 <_strtod_l+0x58c>)
 801465e:	f001 f8cb 	bl	80157f8 <nan>
 8014662:	ec5b ab10 	vmov	sl, fp, d0
 8014666:	e670      	b.n	801434a <_strtod_l+0x72>
 8014668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801466a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801466c:	eba8 0303 	sub.w	r3, r8, r3
 8014670:	f1b9 0f00 	cmp.w	r9, #0
 8014674:	bf08      	it	eq
 8014676:	46a9      	moveq	r9, r5
 8014678:	2d10      	cmp	r5, #16
 801467a:	9309      	str	r3, [sp, #36]	@ 0x24
 801467c:	462c      	mov	r4, r5
 801467e:	bfa8      	it	ge
 8014680:	2410      	movge	r4, #16
 8014682:	f7eb ff47 	bl	8000514 <__aeabi_ui2d>
 8014686:	2d09      	cmp	r5, #9
 8014688:	4682      	mov	sl, r0
 801468a:	468b      	mov	fp, r1
 801468c:	dc13      	bgt.n	80146b6 <_strtod_l+0x3de>
 801468e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014690:	2b00      	cmp	r3, #0
 8014692:	f43f ae5a 	beq.w	801434a <_strtod_l+0x72>
 8014696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014698:	dd78      	ble.n	801478c <_strtod_l+0x4b4>
 801469a:	2b16      	cmp	r3, #22
 801469c:	dc5f      	bgt.n	801475e <_strtod_l+0x486>
 801469e:	4972      	ldr	r1, [pc, #456]	@ (8014868 <_strtod_l+0x590>)
 80146a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80146a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80146a8:	4652      	mov	r2, sl
 80146aa:	465b      	mov	r3, fp
 80146ac:	f7eb ffac 	bl	8000608 <__aeabi_dmul>
 80146b0:	4682      	mov	sl, r0
 80146b2:	468b      	mov	fp, r1
 80146b4:	e649      	b.n	801434a <_strtod_l+0x72>
 80146b6:	4b6c      	ldr	r3, [pc, #432]	@ (8014868 <_strtod_l+0x590>)
 80146b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80146bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80146c0:	f7eb ffa2 	bl	8000608 <__aeabi_dmul>
 80146c4:	4682      	mov	sl, r0
 80146c6:	4638      	mov	r0, r7
 80146c8:	468b      	mov	fp, r1
 80146ca:	f7eb ff23 	bl	8000514 <__aeabi_ui2d>
 80146ce:	4602      	mov	r2, r0
 80146d0:	460b      	mov	r3, r1
 80146d2:	4650      	mov	r0, sl
 80146d4:	4659      	mov	r1, fp
 80146d6:	f7eb fde1 	bl	800029c <__adddf3>
 80146da:	2d0f      	cmp	r5, #15
 80146dc:	4682      	mov	sl, r0
 80146de:	468b      	mov	fp, r1
 80146e0:	ddd5      	ble.n	801468e <_strtod_l+0x3b6>
 80146e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80146e4:	1b2c      	subs	r4, r5, r4
 80146e6:	441c      	add	r4, r3
 80146e8:	2c00      	cmp	r4, #0
 80146ea:	f340 8093 	ble.w	8014814 <_strtod_l+0x53c>
 80146ee:	f014 030f 	ands.w	r3, r4, #15
 80146f2:	d00a      	beq.n	801470a <_strtod_l+0x432>
 80146f4:	495c      	ldr	r1, [pc, #368]	@ (8014868 <_strtod_l+0x590>)
 80146f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80146fa:	4652      	mov	r2, sl
 80146fc:	465b      	mov	r3, fp
 80146fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014702:	f7eb ff81 	bl	8000608 <__aeabi_dmul>
 8014706:	4682      	mov	sl, r0
 8014708:	468b      	mov	fp, r1
 801470a:	f034 040f 	bics.w	r4, r4, #15
 801470e:	d073      	beq.n	80147f8 <_strtod_l+0x520>
 8014710:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8014714:	dd49      	ble.n	80147aa <_strtod_l+0x4d2>
 8014716:	2400      	movs	r4, #0
 8014718:	46a0      	mov	r8, r4
 801471a:	940b      	str	r4, [sp, #44]	@ 0x2c
 801471c:	46a1      	mov	r9, r4
 801471e:	9a05      	ldr	r2, [sp, #20]
 8014720:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8014870 <_strtod_l+0x598>
 8014724:	2322      	movs	r3, #34	@ 0x22
 8014726:	6013      	str	r3, [r2, #0]
 8014728:	f04f 0a00 	mov.w	sl, #0
 801472c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801472e:	2b00      	cmp	r3, #0
 8014730:	f43f ae0b 	beq.w	801434a <_strtod_l+0x72>
 8014734:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014736:	9805      	ldr	r0, [sp, #20]
 8014738:	f7ff f944 	bl	80139c4 <_Bfree>
 801473c:	9805      	ldr	r0, [sp, #20]
 801473e:	4649      	mov	r1, r9
 8014740:	f7ff f940 	bl	80139c4 <_Bfree>
 8014744:	9805      	ldr	r0, [sp, #20]
 8014746:	4641      	mov	r1, r8
 8014748:	f7ff f93c 	bl	80139c4 <_Bfree>
 801474c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801474e:	9805      	ldr	r0, [sp, #20]
 8014750:	f7ff f938 	bl	80139c4 <_Bfree>
 8014754:	9805      	ldr	r0, [sp, #20]
 8014756:	4621      	mov	r1, r4
 8014758:	f7ff f934 	bl	80139c4 <_Bfree>
 801475c:	e5f5      	b.n	801434a <_strtod_l+0x72>
 801475e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014760:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8014764:	4293      	cmp	r3, r2
 8014766:	dbbc      	blt.n	80146e2 <_strtod_l+0x40a>
 8014768:	4c3f      	ldr	r4, [pc, #252]	@ (8014868 <_strtod_l+0x590>)
 801476a:	f1c5 050f 	rsb	r5, r5, #15
 801476e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8014772:	4652      	mov	r2, sl
 8014774:	465b      	mov	r3, fp
 8014776:	e9d1 0100 	ldrd	r0, r1, [r1]
 801477a:	f7eb ff45 	bl	8000608 <__aeabi_dmul>
 801477e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014780:	1b5d      	subs	r5, r3, r5
 8014782:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8014786:	e9d4 2300 	ldrd	r2, r3, [r4]
 801478a:	e78f      	b.n	80146ac <_strtod_l+0x3d4>
 801478c:	3316      	adds	r3, #22
 801478e:	dba8      	blt.n	80146e2 <_strtod_l+0x40a>
 8014790:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014792:	eba3 0808 	sub.w	r8, r3, r8
 8014796:	4b34      	ldr	r3, [pc, #208]	@ (8014868 <_strtod_l+0x590>)
 8014798:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801479c:	e9d8 2300 	ldrd	r2, r3, [r8]
 80147a0:	4650      	mov	r0, sl
 80147a2:	4659      	mov	r1, fp
 80147a4:	f7ec f85a 	bl	800085c <__aeabi_ddiv>
 80147a8:	e782      	b.n	80146b0 <_strtod_l+0x3d8>
 80147aa:	2300      	movs	r3, #0
 80147ac:	4f2f      	ldr	r7, [pc, #188]	@ (801486c <_strtod_l+0x594>)
 80147ae:	1124      	asrs	r4, r4, #4
 80147b0:	4650      	mov	r0, sl
 80147b2:	4659      	mov	r1, fp
 80147b4:	461e      	mov	r6, r3
 80147b6:	2c01      	cmp	r4, #1
 80147b8:	dc21      	bgt.n	80147fe <_strtod_l+0x526>
 80147ba:	b10b      	cbz	r3, 80147c0 <_strtod_l+0x4e8>
 80147bc:	4682      	mov	sl, r0
 80147be:	468b      	mov	fp, r1
 80147c0:	492a      	ldr	r1, [pc, #168]	@ (801486c <_strtod_l+0x594>)
 80147c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80147c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80147ca:	4652      	mov	r2, sl
 80147cc:	465b      	mov	r3, fp
 80147ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80147d2:	f7eb ff19 	bl	8000608 <__aeabi_dmul>
 80147d6:	4b26      	ldr	r3, [pc, #152]	@ (8014870 <_strtod_l+0x598>)
 80147d8:	460a      	mov	r2, r1
 80147da:	400b      	ands	r3, r1
 80147dc:	4925      	ldr	r1, [pc, #148]	@ (8014874 <_strtod_l+0x59c>)
 80147de:	428b      	cmp	r3, r1
 80147e0:	4682      	mov	sl, r0
 80147e2:	d898      	bhi.n	8014716 <_strtod_l+0x43e>
 80147e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80147e8:	428b      	cmp	r3, r1
 80147ea:	bf86      	itte	hi
 80147ec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8014878 <_strtod_l+0x5a0>
 80147f0:	f04f 3aff 	movhi.w	sl, #4294967295
 80147f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80147f8:	2300      	movs	r3, #0
 80147fa:	9308      	str	r3, [sp, #32]
 80147fc:	e076      	b.n	80148ec <_strtod_l+0x614>
 80147fe:	07e2      	lsls	r2, r4, #31
 8014800:	d504      	bpl.n	801480c <_strtod_l+0x534>
 8014802:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014806:	f7eb feff 	bl	8000608 <__aeabi_dmul>
 801480a:	2301      	movs	r3, #1
 801480c:	3601      	adds	r6, #1
 801480e:	1064      	asrs	r4, r4, #1
 8014810:	3708      	adds	r7, #8
 8014812:	e7d0      	b.n	80147b6 <_strtod_l+0x4de>
 8014814:	d0f0      	beq.n	80147f8 <_strtod_l+0x520>
 8014816:	4264      	negs	r4, r4
 8014818:	f014 020f 	ands.w	r2, r4, #15
 801481c:	d00a      	beq.n	8014834 <_strtod_l+0x55c>
 801481e:	4b12      	ldr	r3, [pc, #72]	@ (8014868 <_strtod_l+0x590>)
 8014820:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014824:	4650      	mov	r0, sl
 8014826:	4659      	mov	r1, fp
 8014828:	e9d3 2300 	ldrd	r2, r3, [r3]
 801482c:	f7ec f816 	bl	800085c <__aeabi_ddiv>
 8014830:	4682      	mov	sl, r0
 8014832:	468b      	mov	fp, r1
 8014834:	1124      	asrs	r4, r4, #4
 8014836:	d0df      	beq.n	80147f8 <_strtod_l+0x520>
 8014838:	2c1f      	cmp	r4, #31
 801483a:	dd1f      	ble.n	801487c <_strtod_l+0x5a4>
 801483c:	2400      	movs	r4, #0
 801483e:	46a0      	mov	r8, r4
 8014840:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014842:	46a1      	mov	r9, r4
 8014844:	9a05      	ldr	r2, [sp, #20]
 8014846:	2322      	movs	r3, #34	@ 0x22
 8014848:	f04f 0a00 	mov.w	sl, #0
 801484c:	f04f 0b00 	mov.w	fp, #0
 8014850:	6013      	str	r3, [r2, #0]
 8014852:	e76b      	b.n	801472c <_strtod_l+0x454>
 8014854:	080173a5 	.word	0x080173a5
 8014858:	08017670 	.word	0x08017670
 801485c:	0801739d 	.word	0x0801739d
 8014860:	080173d4 	.word	0x080173d4
 8014864:	0801750d 	.word	0x0801750d
 8014868:	080175a8 	.word	0x080175a8
 801486c:	08017580 	.word	0x08017580
 8014870:	7ff00000 	.word	0x7ff00000
 8014874:	7ca00000 	.word	0x7ca00000
 8014878:	7fefffff 	.word	0x7fefffff
 801487c:	f014 0310 	ands.w	r3, r4, #16
 8014880:	bf18      	it	ne
 8014882:	236a      	movne	r3, #106	@ 0x6a
 8014884:	4ea9      	ldr	r6, [pc, #676]	@ (8014b2c <_strtod_l+0x854>)
 8014886:	9308      	str	r3, [sp, #32]
 8014888:	4650      	mov	r0, sl
 801488a:	4659      	mov	r1, fp
 801488c:	2300      	movs	r3, #0
 801488e:	07e7      	lsls	r7, r4, #31
 8014890:	d504      	bpl.n	801489c <_strtod_l+0x5c4>
 8014892:	e9d6 2300 	ldrd	r2, r3, [r6]
 8014896:	f7eb feb7 	bl	8000608 <__aeabi_dmul>
 801489a:	2301      	movs	r3, #1
 801489c:	1064      	asrs	r4, r4, #1
 801489e:	f106 0608 	add.w	r6, r6, #8
 80148a2:	d1f4      	bne.n	801488e <_strtod_l+0x5b6>
 80148a4:	b10b      	cbz	r3, 80148aa <_strtod_l+0x5d2>
 80148a6:	4682      	mov	sl, r0
 80148a8:	468b      	mov	fp, r1
 80148aa:	9b08      	ldr	r3, [sp, #32]
 80148ac:	b1b3      	cbz	r3, 80148dc <_strtod_l+0x604>
 80148ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80148b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	4659      	mov	r1, fp
 80148ba:	dd0f      	ble.n	80148dc <_strtod_l+0x604>
 80148bc:	2b1f      	cmp	r3, #31
 80148be:	dd56      	ble.n	801496e <_strtod_l+0x696>
 80148c0:	2b34      	cmp	r3, #52	@ 0x34
 80148c2:	bfde      	ittt	le
 80148c4:	f04f 33ff 	movle.w	r3, #4294967295
 80148c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80148cc:	4093      	lslle	r3, r2
 80148ce:	f04f 0a00 	mov.w	sl, #0
 80148d2:	bfcc      	ite	gt
 80148d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80148d8:	ea03 0b01 	andle.w	fp, r3, r1
 80148dc:	2200      	movs	r2, #0
 80148de:	2300      	movs	r3, #0
 80148e0:	4650      	mov	r0, sl
 80148e2:	4659      	mov	r1, fp
 80148e4:	f7ec f8f8 	bl	8000ad8 <__aeabi_dcmpeq>
 80148e8:	2800      	cmp	r0, #0
 80148ea:	d1a7      	bne.n	801483c <_strtod_l+0x564>
 80148ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80148ee:	9300      	str	r3, [sp, #0]
 80148f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80148f2:	9805      	ldr	r0, [sp, #20]
 80148f4:	462b      	mov	r3, r5
 80148f6:	464a      	mov	r2, r9
 80148f8:	f7ff f8cc 	bl	8013a94 <__s2b>
 80148fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80148fe:	2800      	cmp	r0, #0
 8014900:	f43f af09 	beq.w	8014716 <_strtod_l+0x43e>
 8014904:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014906:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014908:	2a00      	cmp	r2, #0
 801490a:	eba3 0308 	sub.w	r3, r3, r8
 801490e:	bfa8      	it	ge
 8014910:	2300      	movge	r3, #0
 8014912:	9312      	str	r3, [sp, #72]	@ 0x48
 8014914:	2400      	movs	r4, #0
 8014916:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801491a:	9316      	str	r3, [sp, #88]	@ 0x58
 801491c:	46a0      	mov	r8, r4
 801491e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014920:	9805      	ldr	r0, [sp, #20]
 8014922:	6859      	ldr	r1, [r3, #4]
 8014924:	f7ff f80e 	bl	8013944 <_Balloc>
 8014928:	4681      	mov	r9, r0
 801492a:	2800      	cmp	r0, #0
 801492c:	f43f aef7 	beq.w	801471e <_strtod_l+0x446>
 8014930:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014932:	691a      	ldr	r2, [r3, #16]
 8014934:	3202      	adds	r2, #2
 8014936:	f103 010c 	add.w	r1, r3, #12
 801493a:	0092      	lsls	r2, r2, #2
 801493c:	300c      	adds	r0, #12
 801493e:	f7fe f94a 	bl	8012bd6 <memcpy>
 8014942:	ec4b ab10 	vmov	d0, sl, fp
 8014946:	9805      	ldr	r0, [sp, #20]
 8014948:	aa1c      	add	r2, sp, #112	@ 0x70
 801494a:	a91b      	add	r1, sp, #108	@ 0x6c
 801494c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8014950:	f7ff fbd4 	bl	80140fc <__d2b>
 8014954:	901a      	str	r0, [sp, #104]	@ 0x68
 8014956:	2800      	cmp	r0, #0
 8014958:	f43f aee1 	beq.w	801471e <_strtod_l+0x446>
 801495c:	9805      	ldr	r0, [sp, #20]
 801495e:	2101      	movs	r1, #1
 8014960:	f7ff f92e 	bl	8013bc0 <__i2b>
 8014964:	4680      	mov	r8, r0
 8014966:	b948      	cbnz	r0, 801497c <_strtod_l+0x6a4>
 8014968:	f04f 0800 	mov.w	r8, #0
 801496c:	e6d7      	b.n	801471e <_strtod_l+0x446>
 801496e:	f04f 32ff 	mov.w	r2, #4294967295
 8014972:	fa02 f303 	lsl.w	r3, r2, r3
 8014976:	ea03 0a0a 	and.w	sl, r3, sl
 801497a:	e7af      	b.n	80148dc <_strtod_l+0x604>
 801497c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801497e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8014980:	2d00      	cmp	r5, #0
 8014982:	bfab      	itete	ge
 8014984:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8014986:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8014988:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801498a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801498c:	bfac      	ite	ge
 801498e:	18ef      	addge	r7, r5, r3
 8014990:	1b5e      	sublt	r6, r3, r5
 8014992:	9b08      	ldr	r3, [sp, #32]
 8014994:	1aed      	subs	r5, r5, r3
 8014996:	4415      	add	r5, r2
 8014998:	4b65      	ldr	r3, [pc, #404]	@ (8014b30 <_strtod_l+0x858>)
 801499a:	3d01      	subs	r5, #1
 801499c:	429d      	cmp	r5, r3
 801499e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80149a2:	da50      	bge.n	8014a46 <_strtod_l+0x76e>
 80149a4:	1b5b      	subs	r3, r3, r5
 80149a6:	2b1f      	cmp	r3, #31
 80149a8:	eba2 0203 	sub.w	r2, r2, r3
 80149ac:	f04f 0101 	mov.w	r1, #1
 80149b0:	dc3d      	bgt.n	8014a2e <_strtod_l+0x756>
 80149b2:	fa01 f303 	lsl.w	r3, r1, r3
 80149b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80149b8:	2300      	movs	r3, #0
 80149ba:	9310      	str	r3, [sp, #64]	@ 0x40
 80149bc:	18bd      	adds	r5, r7, r2
 80149be:	9b08      	ldr	r3, [sp, #32]
 80149c0:	42af      	cmp	r7, r5
 80149c2:	4416      	add	r6, r2
 80149c4:	441e      	add	r6, r3
 80149c6:	463b      	mov	r3, r7
 80149c8:	bfa8      	it	ge
 80149ca:	462b      	movge	r3, r5
 80149cc:	42b3      	cmp	r3, r6
 80149ce:	bfa8      	it	ge
 80149d0:	4633      	movge	r3, r6
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	bfc2      	ittt	gt
 80149d6:	1aed      	subgt	r5, r5, r3
 80149d8:	1af6      	subgt	r6, r6, r3
 80149da:	1aff      	subgt	r7, r7, r3
 80149dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80149de:	2b00      	cmp	r3, #0
 80149e0:	dd16      	ble.n	8014a10 <_strtod_l+0x738>
 80149e2:	4641      	mov	r1, r8
 80149e4:	9805      	ldr	r0, [sp, #20]
 80149e6:	461a      	mov	r2, r3
 80149e8:	f7ff f9a2 	bl	8013d30 <__pow5mult>
 80149ec:	4680      	mov	r8, r0
 80149ee:	2800      	cmp	r0, #0
 80149f0:	d0ba      	beq.n	8014968 <_strtod_l+0x690>
 80149f2:	4601      	mov	r1, r0
 80149f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80149f6:	9805      	ldr	r0, [sp, #20]
 80149f8:	f7ff f8f8 	bl	8013bec <__multiply>
 80149fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80149fe:	2800      	cmp	r0, #0
 8014a00:	f43f ae8d 	beq.w	801471e <_strtod_l+0x446>
 8014a04:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a06:	9805      	ldr	r0, [sp, #20]
 8014a08:	f7fe ffdc 	bl	80139c4 <_Bfree>
 8014a0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014a0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014a10:	2d00      	cmp	r5, #0
 8014a12:	dc1d      	bgt.n	8014a50 <_strtod_l+0x778>
 8014a14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	dd23      	ble.n	8014a62 <_strtod_l+0x78a>
 8014a1a:	4649      	mov	r1, r9
 8014a1c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8014a1e:	9805      	ldr	r0, [sp, #20]
 8014a20:	f7ff f986 	bl	8013d30 <__pow5mult>
 8014a24:	4681      	mov	r9, r0
 8014a26:	b9e0      	cbnz	r0, 8014a62 <_strtod_l+0x78a>
 8014a28:	f04f 0900 	mov.w	r9, #0
 8014a2c:	e677      	b.n	801471e <_strtod_l+0x446>
 8014a2e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8014a32:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8014a36:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8014a3a:	35e2      	adds	r5, #226	@ 0xe2
 8014a3c:	fa01 f305 	lsl.w	r3, r1, r5
 8014a40:	9310      	str	r3, [sp, #64]	@ 0x40
 8014a42:	9113      	str	r1, [sp, #76]	@ 0x4c
 8014a44:	e7ba      	b.n	80149bc <_strtod_l+0x6e4>
 8014a46:	2300      	movs	r3, #0
 8014a48:	9310      	str	r3, [sp, #64]	@ 0x40
 8014a4a:	2301      	movs	r3, #1
 8014a4c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014a4e:	e7b5      	b.n	80149bc <_strtod_l+0x6e4>
 8014a50:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a52:	9805      	ldr	r0, [sp, #20]
 8014a54:	462a      	mov	r2, r5
 8014a56:	f7ff f9c5 	bl	8013de4 <__lshift>
 8014a5a:	901a      	str	r0, [sp, #104]	@ 0x68
 8014a5c:	2800      	cmp	r0, #0
 8014a5e:	d1d9      	bne.n	8014a14 <_strtod_l+0x73c>
 8014a60:	e65d      	b.n	801471e <_strtod_l+0x446>
 8014a62:	2e00      	cmp	r6, #0
 8014a64:	dd07      	ble.n	8014a76 <_strtod_l+0x79e>
 8014a66:	4649      	mov	r1, r9
 8014a68:	9805      	ldr	r0, [sp, #20]
 8014a6a:	4632      	mov	r2, r6
 8014a6c:	f7ff f9ba 	bl	8013de4 <__lshift>
 8014a70:	4681      	mov	r9, r0
 8014a72:	2800      	cmp	r0, #0
 8014a74:	d0d8      	beq.n	8014a28 <_strtod_l+0x750>
 8014a76:	2f00      	cmp	r7, #0
 8014a78:	dd08      	ble.n	8014a8c <_strtod_l+0x7b4>
 8014a7a:	4641      	mov	r1, r8
 8014a7c:	9805      	ldr	r0, [sp, #20]
 8014a7e:	463a      	mov	r2, r7
 8014a80:	f7ff f9b0 	bl	8013de4 <__lshift>
 8014a84:	4680      	mov	r8, r0
 8014a86:	2800      	cmp	r0, #0
 8014a88:	f43f ae49 	beq.w	801471e <_strtod_l+0x446>
 8014a8c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014a8e:	9805      	ldr	r0, [sp, #20]
 8014a90:	464a      	mov	r2, r9
 8014a92:	f7ff fa2f 	bl	8013ef4 <__mdiff>
 8014a96:	4604      	mov	r4, r0
 8014a98:	2800      	cmp	r0, #0
 8014a9a:	f43f ae40 	beq.w	801471e <_strtod_l+0x446>
 8014a9e:	68c3      	ldr	r3, [r0, #12]
 8014aa0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014aa2:	2300      	movs	r3, #0
 8014aa4:	60c3      	str	r3, [r0, #12]
 8014aa6:	4641      	mov	r1, r8
 8014aa8:	f7ff fa08 	bl	8013ebc <__mcmp>
 8014aac:	2800      	cmp	r0, #0
 8014aae:	da45      	bge.n	8014b3c <_strtod_l+0x864>
 8014ab0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014ab2:	ea53 030a 	orrs.w	r3, r3, sl
 8014ab6:	d16b      	bne.n	8014b90 <_strtod_l+0x8b8>
 8014ab8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d167      	bne.n	8014b90 <_strtod_l+0x8b8>
 8014ac0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014ac4:	0d1b      	lsrs	r3, r3, #20
 8014ac6:	051b      	lsls	r3, r3, #20
 8014ac8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014acc:	d960      	bls.n	8014b90 <_strtod_l+0x8b8>
 8014ace:	6963      	ldr	r3, [r4, #20]
 8014ad0:	b913      	cbnz	r3, 8014ad8 <_strtod_l+0x800>
 8014ad2:	6923      	ldr	r3, [r4, #16]
 8014ad4:	2b01      	cmp	r3, #1
 8014ad6:	dd5b      	ble.n	8014b90 <_strtod_l+0x8b8>
 8014ad8:	4621      	mov	r1, r4
 8014ada:	2201      	movs	r2, #1
 8014adc:	9805      	ldr	r0, [sp, #20]
 8014ade:	f7ff f981 	bl	8013de4 <__lshift>
 8014ae2:	4641      	mov	r1, r8
 8014ae4:	4604      	mov	r4, r0
 8014ae6:	f7ff f9e9 	bl	8013ebc <__mcmp>
 8014aea:	2800      	cmp	r0, #0
 8014aec:	dd50      	ble.n	8014b90 <_strtod_l+0x8b8>
 8014aee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014af2:	9a08      	ldr	r2, [sp, #32]
 8014af4:	0d1b      	lsrs	r3, r3, #20
 8014af6:	051b      	lsls	r3, r3, #20
 8014af8:	2a00      	cmp	r2, #0
 8014afa:	d06a      	beq.n	8014bd2 <_strtod_l+0x8fa>
 8014afc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014b00:	d867      	bhi.n	8014bd2 <_strtod_l+0x8fa>
 8014b02:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014b06:	f67f ae9d 	bls.w	8014844 <_strtod_l+0x56c>
 8014b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8014b34 <_strtod_l+0x85c>)
 8014b0c:	4650      	mov	r0, sl
 8014b0e:	4659      	mov	r1, fp
 8014b10:	2200      	movs	r2, #0
 8014b12:	f7eb fd79 	bl	8000608 <__aeabi_dmul>
 8014b16:	4b08      	ldr	r3, [pc, #32]	@ (8014b38 <_strtod_l+0x860>)
 8014b18:	400b      	ands	r3, r1
 8014b1a:	4682      	mov	sl, r0
 8014b1c:	468b      	mov	fp, r1
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	f47f ae08 	bne.w	8014734 <_strtod_l+0x45c>
 8014b24:	9a05      	ldr	r2, [sp, #20]
 8014b26:	2322      	movs	r3, #34	@ 0x22
 8014b28:	6013      	str	r3, [r2, #0]
 8014b2a:	e603      	b.n	8014734 <_strtod_l+0x45c>
 8014b2c:	08017698 	.word	0x08017698
 8014b30:	fffffc02 	.word	0xfffffc02
 8014b34:	39500000 	.word	0x39500000
 8014b38:	7ff00000 	.word	0x7ff00000
 8014b3c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8014b40:	d165      	bne.n	8014c0e <_strtod_l+0x936>
 8014b42:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014b44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014b48:	b35a      	cbz	r2, 8014ba2 <_strtod_l+0x8ca>
 8014b4a:	4a9f      	ldr	r2, [pc, #636]	@ (8014dc8 <_strtod_l+0xaf0>)
 8014b4c:	4293      	cmp	r3, r2
 8014b4e:	d12b      	bne.n	8014ba8 <_strtod_l+0x8d0>
 8014b50:	9b08      	ldr	r3, [sp, #32]
 8014b52:	4651      	mov	r1, sl
 8014b54:	b303      	cbz	r3, 8014b98 <_strtod_l+0x8c0>
 8014b56:	4b9d      	ldr	r3, [pc, #628]	@ (8014dcc <_strtod_l+0xaf4>)
 8014b58:	465a      	mov	r2, fp
 8014b5a:	4013      	ands	r3, r2
 8014b5c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014b60:	f04f 32ff 	mov.w	r2, #4294967295
 8014b64:	d81b      	bhi.n	8014b9e <_strtod_l+0x8c6>
 8014b66:	0d1b      	lsrs	r3, r3, #20
 8014b68:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8014b70:	4299      	cmp	r1, r3
 8014b72:	d119      	bne.n	8014ba8 <_strtod_l+0x8d0>
 8014b74:	4b96      	ldr	r3, [pc, #600]	@ (8014dd0 <_strtod_l+0xaf8>)
 8014b76:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014b78:	429a      	cmp	r2, r3
 8014b7a:	d102      	bne.n	8014b82 <_strtod_l+0x8aa>
 8014b7c:	3101      	adds	r1, #1
 8014b7e:	f43f adce 	beq.w	801471e <_strtod_l+0x446>
 8014b82:	4b92      	ldr	r3, [pc, #584]	@ (8014dcc <_strtod_l+0xaf4>)
 8014b84:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014b86:	401a      	ands	r2, r3
 8014b88:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8014b8c:	f04f 0a00 	mov.w	sl, #0
 8014b90:	9b08      	ldr	r3, [sp, #32]
 8014b92:	2b00      	cmp	r3, #0
 8014b94:	d1b9      	bne.n	8014b0a <_strtod_l+0x832>
 8014b96:	e5cd      	b.n	8014734 <_strtod_l+0x45c>
 8014b98:	f04f 33ff 	mov.w	r3, #4294967295
 8014b9c:	e7e8      	b.n	8014b70 <_strtod_l+0x898>
 8014b9e:	4613      	mov	r3, r2
 8014ba0:	e7e6      	b.n	8014b70 <_strtod_l+0x898>
 8014ba2:	ea53 030a 	orrs.w	r3, r3, sl
 8014ba6:	d0a2      	beq.n	8014aee <_strtod_l+0x816>
 8014ba8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014baa:	b1db      	cbz	r3, 8014be4 <_strtod_l+0x90c>
 8014bac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014bae:	4213      	tst	r3, r2
 8014bb0:	d0ee      	beq.n	8014b90 <_strtod_l+0x8b8>
 8014bb2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014bb4:	9a08      	ldr	r2, [sp, #32]
 8014bb6:	4650      	mov	r0, sl
 8014bb8:	4659      	mov	r1, fp
 8014bba:	b1bb      	cbz	r3, 8014bec <_strtod_l+0x914>
 8014bbc:	f7ff fb6c 	bl	8014298 <sulp>
 8014bc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014bc4:	ec53 2b10 	vmov	r2, r3, d0
 8014bc8:	f7eb fb68 	bl	800029c <__adddf3>
 8014bcc:	4682      	mov	sl, r0
 8014bce:	468b      	mov	fp, r1
 8014bd0:	e7de      	b.n	8014b90 <_strtod_l+0x8b8>
 8014bd2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014bd6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014bda:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014bde:	f04f 3aff 	mov.w	sl, #4294967295
 8014be2:	e7d5      	b.n	8014b90 <_strtod_l+0x8b8>
 8014be4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014be6:	ea13 0f0a 	tst.w	r3, sl
 8014bea:	e7e1      	b.n	8014bb0 <_strtod_l+0x8d8>
 8014bec:	f7ff fb54 	bl	8014298 <sulp>
 8014bf0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014bf4:	ec53 2b10 	vmov	r2, r3, d0
 8014bf8:	f7eb fb4e 	bl	8000298 <__aeabi_dsub>
 8014bfc:	2200      	movs	r2, #0
 8014bfe:	2300      	movs	r3, #0
 8014c00:	4682      	mov	sl, r0
 8014c02:	468b      	mov	fp, r1
 8014c04:	f7eb ff68 	bl	8000ad8 <__aeabi_dcmpeq>
 8014c08:	2800      	cmp	r0, #0
 8014c0a:	d0c1      	beq.n	8014b90 <_strtod_l+0x8b8>
 8014c0c:	e61a      	b.n	8014844 <_strtod_l+0x56c>
 8014c0e:	4641      	mov	r1, r8
 8014c10:	4620      	mov	r0, r4
 8014c12:	f7ff facb 	bl	80141ac <__ratio>
 8014c16:	ec57 6b10 	vmov	r6, r7, d0
 8014c1a:	2200      	movs	r2, #0
 8014c1c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014c20:	4630      	mov	r0, r6
 8014c22:	4639      	mov	r1, r7
 8014c24:	f7eb ff6c 	bl	8000b00 <__aeabi_dcmple>
 8014c28:	2800      	cmp	r0, #0
 8014c2a:	d06f      	beq.n	8014d0c <_strtod_l+0xa34>
 8014c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d17a      	bne.n	8014d28 <_strtod_l+0xa50>
 8014c32:	f1ba 0f00 	cmp.w	sl, #0
 8014c36:	d158      	bne.n	8014cea <_strtod_l+0xa12>
 8014c38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c3a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d15a      	bne.n	8014cf8 <_strtod_l+0xa20>
 8014c42:	4b64      	ldr	r3, [pc, #400]	@ (8014dd4 <_strtod_l+0xafc>)
 8014c44:	2200      	movs	r2, #0
 8014c46:	4630      	mov	r0, r6
 8014c48:	4639      	mov	r1, r7
 8014c4a:	f7eb ff4f 	bl	8000aec <__aeabi_dcmplt>
 8014c4e:	2800      	cmp	r0, #0
 8014c50:	d159      	bne.n	8014d06 <_strtod_l+0xa2e>
 8014c52:	4630      	mov	r0, r6
 8014c54:	4639      	mov	r1, r7
 8014c56:	4b60      	ldr	r3, [pc, #384]	@ (8014dd8 <_strtod_l+0xb00>)
 8014c58:	2200      	movs	r2, #0
 8014c5a:	f7eb fcd5 	bl	8000608 <__aeabi_dmul>
 8014c5e:	4606      	mov	r6, r0
 8014c60:	460f      	mov	r7, r1
 8014c62:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8014c66:	9606      	str	r6, [sp, #24]
 8014c68:	9307      	str	r3, [sp, #28]
 8014c6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014c6e:	4d57      	ldr	r5, [pc, #348]	@ (8014dcc <_strtod_l+0xaf4>)
 8014c70:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014c74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c76:	401d      	ands	r5, r3
 8014c78:	4b58      	ldr	r3, [pc, #352]	@ (8014ddc <_strtod_l+0xb04>)
 8014c7a:	429d      	cmp	r5, r3
 8014c7c:	f040 80b2 	bne.w	8014de4 <_strtod_l+0xb0c>
 8014c80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014c82:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8014c86:	ec4b ab10 	vmov	d0, sl, fp
 8014c8a:	f7ff f9c7 	bl	801401c <__ulp>
 8014c8e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014c92:	ec51 0b10 	vmov	r0, r1, d0
 8014c96:	f7eb fcb7 	bl	8000608 <__aeabi_dmul>
 8014c9a:	4652      	mov	r2, sl
 8014c9c:	465b      	mov	r3, fp
 8014c9e:	f7eb fafd 	bl	800029c <__adddf3>
 8014ca2:	460b      	mov	r3, r1
 8014ca4:	4949      	ldr	r1, [pc, #292]	@ (8014dcc <_strtod_l+0xaf4>)
 8014ca6:	4a4e      	ldr	r2, [pc, #312]	@ (8014de0 <_strtod_l+0xb08>)
 8014ca8:	4019      	ands	r1, r3
 8014caa:	4291      	cmp	r1, r2
 8014cac:	4682      	mov	sl, r0
 8014cae:	d942      	bls.n	8014d36 <_strtod_l+0xa5e>
 8014cb0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014cb2:	4b47      	ldr	r3, [pc, #284]	@ (8014dd0 <_strtod_l+0xaf8>)
 8014cb4:	429a      	cmp	r2, r3
 8014cb6:	d103      	bne.n	8014cc0 <_strtod_l+0x9e8>
 8014cb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014cba:	3301      	adds	r3, #1
 8014cbc:	f43f ad2f 	beq.w	801471e <_strtod_l+0x446>
 8014cc0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8014dd0 <_strtod_l+0xaf8>
 8014cc4:	f04f 3aff 	mov.w	sl, #4294967295
 8014cc8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014cca:	9805      	ldr	r0, [sp, #20]
 8014ccc:	f7fe fe7a 	bl	80139c4 <_Bfree>
 8014cd0:	9805      	ldr	r0, [sp, #20]
 8014cd2:	4649      	mov	r1, r9
 8014cd4:	f7fe fe76 	bl	80139c4 <_Bfree>
 8014cd8:	9805      	ldr	r0, [sp, #20]
 8014cda:	4641      	mov	r1, r8
 8014cdc:	f7fe fe72 	bl	80139c4 <_Bfree>
 8014ce0:	9805      	ldr	r0, [sp, #20]
 8014ce2:	4621      	mov	r1, r4
 8014ce4:	f7fe fe6e 	bl	80139c4 <_Bfree>
 8014ce8:	e619      	b.n	801491e <_strtod_l+0x646>
 8014cea:	f1ba 0f01 	cmp.w	sl, #1
 8014cee:	d103      	bne.n	8014cf8 <_strtod_l+0xa20>
 8014cf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	f43f ada6 	beq.w	8014844 <_strtod_l+0x56c>
 8014cf8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8014da8 <_strtod_l+0xad0>
 8014cfc:	4f35      	ldr	r7, [pc, #212]	@ (8014dd4 <_strtod_l+0xafc>)
 8014cfe:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014d02:	2600      	movs	r6, #0
 8014d04:	e7b1      	b.n	8014c6a <_strtod_l+0x992>
 8014d06:	4f34      	ldr	r7, [pc, #208]	@ (8014dd8 <_strtod_l+0xb00>)
 8014d08:	2600      	movs	r6, #0
 8014d0a:	e7aa      	b.n	8014c62 <_strtod_l+0x98a>
 8014d0c:	4b32      	ldr	r3, [pc, #200]	@ (8014dd8 <_strtod_l+0xb00>)
 8014d0e:	4630      	mov	r0, r6
 8014d10:	4639      	mov	r1, r7
 8014d12:	2200      	movs	r2, #0
 8014d14:	f7eb fc78 	bl	8000608 <__aeabi_dmul>
 8014d18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014d1a:	4606      	mov	r6, r0
 8014d1c:	460f      	mov	r7, r1
 8014d1e:	2b00      	cmp	r3, #0
 8014d20:	d09f      	beq.n	8014c62 <_strtod_l+0x98a>
 8014d22:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8014d26:	e7a0      	b.n	8014c6a <_strtod_l+0x992>
 8014d28:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8014db0 <_strtod_l+0xad8>
 8014d2c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014d30:	ec57 6b17 	vmov	r6, r7, d7
 8014d34:	e799      	b.n	8014c6a <_strtod_l+0x992>
 8014d36:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014d3a:	9b08      	ldr	r3, [sp, #32]
 8014d3c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d1c1      	bne.n	8014cc8 <_strtod_l+0x9f0>
 8014d44:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014d48:	0d1b      	lsrs	r3, r3, #20
 8014d4a:	051b      	lsls	r3, r3, #20
 8014d4c:	429d      	cmp	r5, r3
 8014d4e:	d1bb      	bne.n	8014cc8 <_strtod_l+0x9f0>
 8014d50:	4630      	mov	r0, r6
 8014d52:	4639      	mov	r1, r7
 8014d54:	f7eb ffb8 	bl	8000cc8 <__aeabi_d2lz>
 8014d58:	f7eb fc28 	bl	80005ac <__aeabi_l2d>
 8014d5c:	4602      	mov	r2, r0
 8014d5e:	460b      	mov	r3, r1
 8014d60:	4630      	mov	r0, r6
 8014d62:	4639      	mov	r1, r7
 8014d64:	f7eb fa98 	bl	8000298 <__aeabi_dsub>
 8014d68:	460b      	mov	r3, r1
 8014d6a:	4602      	mov	r2, r0
 8014d6c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014d70:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8014d74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014d76:	ea46 060a 	orr.w	r6, r6, sl
 8014d7a:	431e      	orrs	r6, r3
 8014d7c:	d06f      	beq.n	8014e5e <_strtod_l+0xb86>
 8014d7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8014db8 <_strtod_l+0xae0>)
 8014d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d84:	f7eb feb2 	bl	8000aec <__aeabi_dcmplt>
 8014d88:	2800      	cmp	r0, #0
 8014d8a:	f47f acd3 	bne.w	8014734 <_strtod_l+0x45c>
 8014d8e:	a30c      	add	r3, pc, #48	@ (adr r3, 8014dc0 <_strtod_l+0xae8>)
 8014d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014d98:	f7eb fec6 	bl	8000b28 <__aeabi_dcmpgt>
 8014d9c:	2800      	cmp	r0, #0
 8014d9e:	d093      	beq.n	8014cc8 <_strtod_l+0x9f0>
 8014da0:	e4c8      	b.n	8014734 <_strtod_l+0x45c>
 8014da2:	bf00      	nop
 8014da4:	f3af 8000 	nop.w
 8014da8:	00000000 	.word	0x00000000
 8014dac:	bff00000 	.word	0xbff00000
 8014db0:	00000000 	.word	0x00000000
 8014db4:	3ff00000 	.word	0x3ff00000
 8014db8:	94a03595 	.word	0x94a03595
 8014dbc:	3fdfffff 	.word	0x3fdfffff
 8014dc0:	35afe535 	.word	0x35afe535
 8014dc4:	3fe00000 	.word	0x3fe00000
 8014dc8:	000fffff 	.word	0x000fffff
 8014dcc:	7ff00000 	.word	0x7ff00000
 8014dd0:	7fefffff 	.word	0x7fefffff
 8014dd4:	3ff00000 	.word	0x3ff00000
 8014dd8:	3fe00000 	.word	0x3fe00000
 8014ddc:	7fe00000 	.word	0x7fe00000
 8014de0:	7c9fffff 	.word	0x7c9fffff
 8014de4:	9b08      	ldr	r3, [sp, #32]
 8014de6:	b323      	cbz	r3, 8014e32 <_strtod_l+0xb5a>
 8014de8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8014dec:	d821      	bhi.n	8014e32 <_strtod_l+0xb5a>
 8014dee:	a328      	add	r3, pc, #160	@ (adr r3, 8014e90 <_strtod_l+0xbb8>)
 8014df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014df4:	4630      	mov	r0, r6
 8014df6:	4639      	mov	r1, r7
 8014df8:	f7eb fe82 	bl	8000b00 <__aeabi_dcmple>
 8014dfc:	b1a0      	cbz	r0, 8014e28 <_strtod_l+0xb50>
 8014dfe:	4639      	mov	r1, r7
 8014e00:	4630      	mov	r0, r6
 8014e02:	f7eb fed9 	bl	8000bb8 <__aeabi_d2uiz>
 8014e06:	2801      	cmp	r0, #1
 8014e08:	bf38      	it	cc
 8014e0a:	2001      	movcc	r0, #1
 8014e0c:	f7eb fb82 	bl	8000514 <__aeabi_ui2d>
 8014e10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e12:	4606      	mov	r6, r0
 8014e14:	460f      	mov	r7, r1
 8014e16:	b9fb      	cbnz	r3, 8014e58 <_strtod_l+0xb80>
 8014e18:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014e1c:	9014      	str	r0, [sp, #80]	@ 0x50
 8014e1e:	9315      	str	r3, [sp, #84]	@ 0x54
 8014e20:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8014e24:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014e28:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014e2a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8014e2e:	1b5b      	subs	r3, r3, r5
 8014e30:	9311      	str	r3, [sp, #68]	@ 0x44
 8014e32:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014e36:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8014e3a:	f7ff f8ef 	bl	801401c <__ulp>
 8014e3e:	4650      	mov	r0, sl
 8014e40:	ec53 2b10 	vmov	r2, r3, d0
 8014e44:	4659      	mov	r1, fp
 8014e46:	f7eb fbdf 	bl	8000608 <__aeabi_dmul>
 8014e4a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014e4e:	f7eb fa25 	bl	800029c <__adddf3>
 8014e52:	4682      	mov	sl, r0
 8014e54:	468b      	mov	fp, r1
 8014e56:	e770      	b.n	8014d3a <_strtod_l+0xa62>
 8014e58:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014e5c:	e7e0      	b.n	8014e20 <_strtod_l+0xb48>
 8014e5e:	a30e      	add	r3, pc, #56	@ (adr r3, 8014e98 <_strtod_l+0xbc0>)
 8014e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e64:	f7eb fe42 	bl	8000aec <__aeabi_dcmplt>
 8014e68:	e798      	b.n	8014d9c <_strtod_l+0xac4>
 8014e6a:	2300      	movs	r3, #0
 8014e6c:	930e      	str	r3, [sp, #56]	@ 0x38
 8014e6e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014e70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8014e72:	6013      	str	r3, [r2, #0]
 8014e74:	f7ff ba6d 	b.w	8014352 <_strtod_l+0x7a>
 8014e78:	2a65      	cmp	r2, #101	@ 0x65
 8014e7a:	f43f ab68 	beq.w	801454e <_strtod_l+0x276>
 8014e7e:	2a45      	cmp	r2, #69	@ 0x45
 8014e80:	f43f ab65 	beq.w	801454e <_strtod_l+0x276>
 8014e84:	2301      	movs	r3, #1
 8014e86:	f7ff bba0 	b.w	80145ca <_strtod_l+0x2f2>
 8014e8a:	bf00      	nop
 8014e8c:	f3af 8000 	nop.w
 8014e90:	ffc00000 	.word	0xffc00000
 8014e94:	41dfffff 	.word	0x41dfffff
 8014e98:	94a03595 	.word	0x94a03595
 8014e9c:	3fcfffff 	.word	0x3fcfffff

08014ea0 <_strtod_r>:
 8014ea0:	4b01      	ldr	r3, [pc, #4]	@ (8014ea8 <_strtod_r+0x8>)
 8014ea2:	f7ff ba19 	b.w	80142d8 <_strtod_l>
 8014ea6:	bf00      	nop
 8014ea8:	200000ac 	.word	0x200000ac

08014eac <_strtol_l.isra.0>:
 8014eac:	2b24      	cmp	r3, #36	@ 0x24
 8014eae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014eb2:	4686      	mov	lr, r0
 8014eb4:	4690      	mov	r8, r2
 8014eb6:	d801      	bhi.n	8014ebc <_strtol_l.isra.0+0x10>
 8014eb8:	2b01      	cmp	r3, #1
 8014eba:	d106      	bne.n	8014eca <_strtol_l.isra.0+0x1e>
 8014ebc:	f7fd fe5e 	bl	8012b7c <__errno>
 8014ec0:	2316      	movs	r3, #22
 8014ec2:	6003      	str	r3, [r0, #0]
 8014ec4:	2000      	movs	r0, #0
 8014ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014eca:	4834      	ldr	r0, [pc, #208]	@ (8014f9c <_strtol_l.isra.0+0xf0>)
 8014ecc:	460d      	mov	r5, r1
 8014ece:	462a      	mov	r2, r5
 8014ed0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014ed4:	5d06      	ldrb	r6, [r0, r4]
 8014ed6:	f016 0608 	ands.w	r6, r6, #8
 8014eda:	d1f8      	bne.n	8014ece <_strtol_l.isra.0+0x22>
 8014edc:	2c2d      	cmp	r4, #45	@ 0x2d
 8014ede:	d110      	bne.n	8014f02 <_strtol_l.isra.0+0x56>
 8014ee0:	782c      	ldrb	r4, [r5, #0]
 8014ee2:	2601      	movs	r6, #1
 8014ee4:	1c95      	adds	r5, r2, #2
 8014ee6:	f033 0210 	bics.w	r2, r3, #16
 8014eea:	d115      	bne.n	8014f18 <_strtol_l.isra.0+0x6c>
 8014eec:	2c30      	cmp	r4, #48	@ 0x30
 8014eee:	d10d      	bne.n	8014f0c <_strtol_l.isra.0+0x60>
 8014ef0:	782a      	ldrb	r2, [r5, #0]
 8014ef2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014ef6:	2a58      	cmp	r2, #88	@ 0x58
 8014ef8:	d108      	bne.n	8014f0c <_strtol_l.isra.0+0x60>
 8014efa:	786c      	ldrb	r4, [r5, #1]
 8014efc:	3502      	adds	r5, #2
 8014efe:	2310      	movs	r3, #16
 8014f00:	e00a      	b.n	8014f18 <_strtol_l.isra.0+0x6c>
 8014f02:	2c2b      	cmp	r4, #43	@ 0x2b
 8014f04:	bf04      	itt	eq
 8014f06:	782c      	ldrbeq	r4, [r5, #0]
 8014f08:	1c95      	addeq	r5, r2, #2
 8014f0a:	e7ec      	b.n	8014ee6 <_strtol_l.isra.0+0x3a>
 8014f0c:	2b00      	cmp	r3, #0
 8014f0e:	d1f6      	bne.n	8014efe <_strtol_l.isra.0+0x52>
 8014f10:	2c30      	cmp	r4, #48	@ 0x30
 8014f12:	bf14      	ite	ne
 8014f14:	230a      	movne	r3, #10
 8014f16:	2308      	moveq	r3, #8
 8014f18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014f1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014f20:	2200      	movs	r2, #0
 8014f22:	fbbc f9f3 	udiv	r9, ip, r3
 8014f26:	4610      	mov	r0, r2
 8014f28:	fb03 ca19 	mls	sl, r3, r9, ip
 8014f2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014f30:	2f09      	cmp	r7, #9
 8014f32:	d80f      	bhi.n	8014f54 <_strtol_l.isra.0+0xa8>
 8014f34:	463c      	mov	r4, r7
 8014f36:	42a3      	cmp	r3, r4
 8014f38:	dd1b      	ble.n	8014f72 <_strtol_l.isra.0+0xc6>
 8014f3a:	1c57      	adds	r7, r2, #1
 8014f3c:	d007      	beq.n	8014f4e <_strtol_l.isra.0+0xa2>
 8014f3e:	4581      	cmp	r9, r0
 8014f40:	d314      	bcc.n	8014f6c <_strtol_l.isra.0+0xc0>
 8014f42:	d101      	bne.n	8014f48 <_strtol_l.isra.0+0x9c>
 8014f44:	45a2      	cmp	sl, r4
 8014f46:	db11      	blt.n	8014f6c <_strtol_l.isra.0+0xc0>
 8014f48:	fb00 4003 	mla	r0, r0, r3, r4
 8014f4c:	2201      	movs	r2, #1
 8014f4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014f52:	e7eb      	b.n	8014f2c <_strtol_l.isra.0+0x80>
 8014f54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014f58:	2f19      	cmp	r7, #25
 8014f5a:	d801      	bhi.n	8014f60 <_strtol_l.isra.0+0xb4>
 8014f5c:	3c37      	subs	r4, #55	@ 0x37
 8014f5e:	e7ea      	b.n	8014f36 <_strtol_l.isra.0+0x8a>
 8014f60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014f64:	2f19      	cmp	r7, #25
 8014f66:	d804      	bhi.n	8014f72 <_strtol_l.isra.0+0xc6>
 8014f68:	3c57      	subs	r4, #87	@ 0x57
 8014f6a:	e7e4      	b.n	8014f36 <_strtol_l.isra.0+0x8a>
 8014f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8014f70:	e7ed      	b.n	8014f4e <_strtol_l.isra.0+0xa2>
 8014f72:	1c53      	adds	r3, r2, #1
 8014f74:	d108      	bne.n	8014f88 <_strtol_l.isra.0+0xdc>
 8014f76:	2322      	movs	r3, #34	@ 0x22
 8014f78:	f8ce 3000 	str.w	r3, [lr]
 8014f7c:	4660      	mov	r0, ip
 8014f7e:	f1b8 0f00 	cmp.w	r8, #0
 8014f82:	d0a0      	beq.n	8014ec6 <_strtol_l.isra.0+0x1a>
 8014f84:	1e69      	subs	r1, r5, #1
 8014f86:	e006      	b.n	8014f96 <_strtol_l.isra.0+0xea>
 8014f88:	b106      	cbz	r6, 8014f8c <_strtol_l.isra.0+0xe0>
 8014f8a:	4240      	negs	r0, r0
 8014f8c:	f1b8 0f00 	cmp.w	r8, #0
 8014f90:	d099      	beq.n	8014ec6 <_strtol_l.isra.0+0x1a>
 8014f92:	2a00      	cmp	r2, #0
 8014f94:	d1f6      	bne.n	8014f84 <_strtol_l.isra.0+0xd8>
 8014f96:	f8c8 1000 	str.w	r1, [r8]
 8014f9a:	e794      	b.n	8014ec6 <_strtol_l.isra.0+0x1a>
 8014f9c:	080176c1 	.word	0x080176c1

08014fa0 <_strtol_r>:
 8014fa0:	f7ff bf84 	b.w	8014eac <_strtol_l.isra.0>

08014fa4 <__ssputs_r>:
 8014fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014fa8:	688e      	ldr	r6, [r1, #8]
 8014faa:	461f      	mov	r7, r3
 8014fac:	42be      	cmp	r6, r7
 8014fae:	680b      	ldr	r3, [r1, #0]
 8014fb0:	4682      	mov	sl, r0
 8014fb2:	460c      	mov	r4, r1
 8014fb4:	4690      	mov	r8, r2
 8014fb6:	d82d      	bhi.n	8015014 <__ssputs_r+0x70>
 8014fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014fbc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014fc0:	d026      	beq.n	8015010 <__ssputs_r+0x6c>
 8014fc2:	6965      	ldr	r5, [r4, #20]
 8014fc4:	6909      	ldr	r1, [r1, #16]
 8014fc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014fca:	eba3 0901 	sub.w	r9, r3, r1
 8014fce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014fd2:	1c7b      	adds	r3, r7, #1
 8014fd4:	444b      	add	r3, r9
 8014fd6:	106d      	asrs	r5, r5, #1
 8014fd8:	429d      	cmp	r5, r3
 8014fda:	bf38      	it	cc
 8014fdc:	461d      	movcc	r5, r3
 8014fde:	0553      	lsls	r3, r2, #21
 8014fe0:	d527      	bpl.n	8015032 <__ssputs_r+0x8e>
 8014fe2:	4629      	mov	r1, r5
 8014fe4:	f7fc fc44 	bl	8011870 <_malloc_r>
 8014fe8:	4606      	mov	r6, r0
 8014fea:	b360      	cbz	r0, 8015046 <__ssputs_r+0xa2>
 8014fec:	6921      	ldr	r1, [r4, #16]
 8014fee:	464a      	mov	r2, r9
 8014ff0:	f7fd fdf1 	bl	8012bd6 <memcpy>
 8014ff4:	89a3      	ldrh	r3, [r4, #12]
 8014ff6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014ffe:	81a3      	strh	r3, [r4, #12]
 8015000:	6126      	str	r6, [r4, #16]
 8015002:	6165      	str	r5, [r4, #20]
 8015004:	444e      	add	r6, r9
 8015006:	eba5 0509 	sub.w	r5, r5, r9
 801500a:	6026      	str	r6, [r4, #0]
 801500c:	60a5      	str	r5, [r4, #8]
 801500e:	463e      	mov	r6, r7
 8015010:	42be      	cmp	r6, r7
 8015012:	d900      	bls.n	8015016 <__ssputs_r+0x72>
 8015014:	463e      	mov	r6, r7
 8015016:	6820      	ldr	r0, [r4, #0]
 8015018:	4632      	mov	r2, r6
 801501a:	4641      	mov	r1, r8
 801501c:	f000 fb9e 	bl	801575c <memmove>
 8015020:	68a3      	ldr	r3, [r4, #8]
 8015022:	1b9b      	subs	r3, r3, r6
 8015024:	60a3      	str	r3, [r4, #8]
 8015026:	6823      	ldr	r3, [r4, #0]
 8015028:	4433      	add	r3, r6
 801502a:	6023      	str	r3, [r4, #0]
 801502c:	2000      	movs	r0, #0
 801502e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015032:	462a      	mov	r2, r5
 8015034:	f000 ff51 	bl	8015eda <_realloc_r>
 8015038:	4606      	mov	r6, r0
 801503a:	2800      	cmp	r0, #0
 801503c:	d1e0      	bne.n	8015000 <__ssputs_r+0x5c>
 801503e:	6921      	ldr	r1, [r4, #16]
 8015040:	4650      	mov	r0, sl
 8015042:	f7fe fc35 	bl	80138b0 <_free_r>
 8015046:	230c      	movs	r3, #12
 8015048:	f8ca 3000 	str.w	r3, [sl]
 801504c:	89a3      	ldrh	r3, [r4, #12]
 801504e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015052:	81a3      	strh	r3, [r4, #12]
 8015054:	f04f 30ff 	mov.w	r0, #4294967295
 8015058:	e7e9      	b.n	801502e <__ssputs_r+0x8a>
	...

0801505c <_svfiprintf_r>:
 801505c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015060:	4698      	mov	r8, r3
 8015062:	898b      	ldrh	r3, [r1, #12]
 8015064:	061b      	lsls	r3, r3, #24
 8015066:	b09d      	sub	sp, #116	@ 0x74
 8015068:	4607      	mov	r7, r0
 801506a:	460d      	mov	r5, r1
 801506c:	4614      	mov	r4, r2
 801506e:	d510      	bpl.n	8015092 <_svfiprintf_r+0x36>
 8015070:	690b      	ldr	r3, [r1, #16]
 8015072:	b973      	cbnz	r3, 8015092 <_svfiprintf_r+0x36>
 8015074:	2140      	movs	r1, #64	@ 0x40
 8015076:	f7fc fbfb 	bl	8011870 <_malloc_r>
 801507a:	6028      	str	r0, [r5, #0]
 801507c:	6128      	str	r0, [r5, #16]
 801507e:	b930      	cbnz	r0, 801508e <_svfiprintf_r+0x32>
 8015080:	230c      	movs	r3, #12
 8015082:	603b      	str	r3, [r7, #0]
 8015084:	f04f 30ff 	mov.w	r0, #4294967295
 8015088:	b01d      	add	sp, #116	@ 0x74
 801508a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801508e:	2340      	movs	r3, #64	@ 0x40
 8015090:	616b      	str	r3, [r5, #20]
 8015092:	2300      	movs	r3, #0
 8015094:	9309      	str	r3, [sp, #36]	@ 0x24
 8015096:	2320      	movs	r3, #32
 8015098:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801509c:	f8cd 800c 	str.w	r8, [sp, #12]
 80150a0:	2330      	movs	r3, #48	@ 0x30
 80150a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015240 <_svfiprintf_r+0x1e4>
 80150a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80150aa:	f04f 0901 	mov.w	r9, #1
 80150ae:	4623      	mov	r3, r4
 80150b0:	469a      	mov	sl, r3
 80150b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80150b6:	b10a      	cbz	r2, 80150bc <_svfiprintf_r+0x60>
 80150b8:	2a25      	cmp	r2, #37	@ 0x25
 80150ba:	d1f9      	bne.n	80150b0 <_svfiprintf_r+0x54>
 80150bc:	ebba 0b04 	subs.w	fp, sl, r4
 80150c0:	d00b      	beq.n	80150da <_svfiprintf_r+0x7e>
 80150c2:	465b      	mov	r3, fp
 80150c4:	4622      	mov	r2, r4
 80150c6:	4629      	mov	r1, r5
 80150c8:	4638      	mov	r0, r7
 80150ca:	f7ff ff6b 	bl	8014fa4 <__ssputs_r>
 80150ce:	3001      	adds	r0, #1
 80150d0:	f000 80a7 	beq.w	8015222 <_svfiprintf_r+0x1c6>
 80150d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80150d6:	445a      	add	r2, fp
 80150d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80150da:	f89a 3000 	ldrb.w	r3, [sl]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	f000 809f 	beq.w	8015222 <_svfiprintf_r+0x1c6>
 80150e4:	2300      	movs	r3, #0
 80150e6:	f04f 32ff 	mov.w	r2, #4294967295
 80150ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80150ee:	f10a 0a01 	add.w	sl, sl, #1
 80150f2:	9304      	str	r3, [sp, #16]
 80150f4:	9307      	str	r3, [sp, #28]
 80150f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80150fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80150fc:	4654      	mov	r4, sl
 80150fe:	2205      	movs	r2, #5
 8015100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015104:	484e      	ldr	r0, [pc, #312]	@ (8015240 <_svfiprintf_r+0x1e4>)
 8015106:	f7eb f86b 	bl	80001e0 <memchr>
 801510a:	9a04      	ldr	r2, [sp, #16]
 801510c:	b9d8      	cbnz	r0, 8015146 <_svfiprintf_r+0xea>
 801510e:	06d0      	lsls	r0, r2, #27
 8015110:	bf44      	itt	mi
 8015112:	2320      	movmi	r3, #32
 8015114:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015118:	0711      	lsls	r1, r2, #28
 801511a:	bf44      	itt	mi
 801511c:	232b      	movmi	r3, #43	@ 0x2b
 801511e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015122:	f89a 3000 	ldrb.w	r3, [sl]
 8015126:	2b2a      	cmp	r3, #42	@ 0x2a
 8015128:	d015      	beq.n	8015156 <_svfiprintf_r+0xfa>
 801512a:	9a07      	ldr	r2, [sp, #28]
 801512c:	4654      	mov	r4, sl
 801512e:	2000      	movs	r0, #0
 8015130:	f04f 0c0a 	mov.w	ip, #10
 8015134:	4621      	mov	r1, r4
 8015136:	f811 3b01 	ldrb.w	r3, [r1], #1
 801513a:	3b30      	subs	r3, #48	@ 0x30
 801513c:	2b09      	cmp	r3, #9
 801513e:	d94b      	bls.n	80151d8 <_svfiprintf_r+0x17c>
 8015140:	b1b0      	cbz	r0, 8015170 <_svfiprintf_r+0x114>
 8015142:	9207      	str	r2, [sp, #28]
 8015144:	e014      	b.n	8015170 <_svfiprintf_r+0x114>
 8015146:	eba0 0308 	sub.w	r3, r0, r8
 801514a:	fa09 f303 	lsl.w	r3, r9, r3
 801514e:	4313      	orrs	r3, r2
 8015150:	9304      	str	r3, [sp, #16]
 8015152:	46a2      	mov	sl, r4
 8015154:	e7d2      	b.n	80150fc <_svfiprintf_r+0xa0>
 8015156:	9b03      	ldr	r3, [sp, #12]
 8015158:	1d19      	adds	r1, r3, #4
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	9103      	str	r1, [sp, #12]
 801515e:	2b00      	cmp	r3, #0
 8015160:	bfbb      	ittet	lt
 8015162:	425b      	neglt	r3, r3
 8015164:	f042 0202 	orrlt.w	r2, r2, #2
 8015168:	9307      	strge	r3, [sp, #28]
 801516a:	9307      	strlt	r3, [sp, #28]
 801516c:	bfb8      	it	lt
 801516e:	9204      	strlt	r2, [sp, #16]
 8015170:	7823      	ldrb	r3, [r4, #0]
 8015172:	2b2e      	cmp	r3, #46	@ 0x2e
 8015174:	d10a      	bne.n	801518c <_svfiprintf_r+0x130>
 8015176:	7863      	ldrb	r3, [r4, #1]
 8015178:	2b2a      	cmp	r3, #42	@ 0x2a
 801517a:	d132      	bne.n	80151e2 <_svfiprintf_r+0x186>
 801517c:	9b03      	ldr	r3, [sp, #12]
 801517e:	1d1a      	adds	r2, r3, #4
 8015180:	681b      	ldr	r3, [r3, #0]
 8015182:	9203      	str	r2, [sp, #12]
 8015184:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015188:	3402      	adds	r4, #2
 801518a:	9305      	str	r3, [sp, #20]
 801518c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015250 <_svfiprintf_r+0x1f4>
 8015190:	7821      	ldrb	r1, [r4, #0]
 8015192:	2203      	movs	r2, #3
 8015194:	4650      	mov	r0, sl
 8015196:	f7eb f823 	bl	80001e0 <memchr>
 801519a:	b138      	cbz	r0, 80151ac <_svfiprintf_r+0x150>
 801519c:	9b04      	ldr	r3, [sp, #16]
 801519e:	eba0 000a 	sub.w	r0, r0, sl
 80151a2:	2240      	movs	r2, #64	@ 0x40
 80151a4:	4082      	lsls	r2, r0
 80151a6:	4313      	orrs	r3, r2
 80151a8:	3401      	adds	r4, #1
 80151aa:	9304      	str	r3, [sp, #16]
 80151ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151b0:	4824      	ldr	r0, [pc, #144]	@ (8015244 <_svfiprintf_r+0x1e8>)
 80151b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80151b6:	2206      	movs	r2, #6
 80151b8:	f7eb f812 	bl	80001e0 <memchr>
 80151bc:	2800      	cmp	r0, #0
 80151be:	d036      	beq.n	801522e <_svfiprintf_r+0x1d2>
 80151c0:	4b21      	ldr	r3, [pc, #132]	@ (8015248 <_svfiprintf_r+0x1ec>)
 80151c2:	bb1b      	cbnz	r3, 801520c <_svfiprintf_r+0x1b0>
 80151c4:	9b03      	ldr	r3, [sp, #12]
 80151c6:	3307      	adds	r3, #7
 80151c8:	f023 0307 	bic.w	r3, r3, #7
 80151cc:	3308      	adds	r3, #8
 80151ce:	9303      	str	r3, [sp, #12]
 80151d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80151d2:	4433      	add	r3, r6
 80151d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80151d6:	e76a      	b.n	80150ae <_svfiprintf_r+0x52>
 80151d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80151dc:	460c      	mov	r4, r1
 80151de:	2001      	movs	r0, #1
 80151e0:	e7a8      	b.n	8015134 <_svfiprintf_r+0xd8>
 80151e2:	2300      	movs	r3, #0
 80151e4:	3401      	adds	r4, #1
 80151e6:	9305      	str	r3, [sp, #20]
 80151e8:	4619      	mov	r1, r3
 80151ea:	f04f 0c0a 	mov.w	ip, #10
 80151ee:	4620      	mov	r0, r4
 80151f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80151f4:	3a30      	subs	r2, #48	@ 0x30
 80151f6:	2a09      	cmp	r2, #9
 80151f8:	d903      	bls.n	8015202 <_svfiprintf_r+0x1a6>
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d0c6      	beq.n	801518c <_svfiprintf_r+0x130>
 80151fe:	9105      	str	r1, [sp, #20]
 8015200:	e7c4      	b.n	801518c <_svfiprintf_r+0x130>
 8015202:	fb0c 2101 	mla	r1, ip, r1, r2
 8015206:	4604      	mov	r4, r0
 8015208:	2301      	movs	r3, #1
 801520a:	e7f0      	b.n	80151ee <_svfiprintf_r+0x192>
 801520c:	ab03      	add	r3, sp, #12
 801520e:	9300      	str	r3, [sp, #0]
 8015210:	462a      	mov	r2, r5
 8015212:	4b0e      	ldr	r3, [pc, #56]	@ (801524c <_svfiprintf_r+0x1f0>)
 8015214:	a904      	add	r1, sp, #16
 8015216:	4638      	mov	r0, r7
 8015218:	f7fc fc56 	bl	8011ac8 <_printf_float>
 801521c:	1c42      	adds	r2, r0, #1
 801521e:	4606      	mov	r6, r0
 8015220:	d1d6      	bne.n	80151d0 <_svfiprintf_r+0x174>
 8015222:	89ab      	ldrh	r3, [r5, #12]
 8015224:	065b      	lsls	r3, r3, #25
 8015226:	f53f af2d 	bmi.w	8015084 <_svfiprintf_r+0x28>
 801522a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801522c:	e72c      	b.n	8015088 <_svfiprintf_r+0x2c>
 801522e:	ab03      	add	r3, sp, #12
 8015230:	9300      	str	r3, [sp, #0]
 8015232:	462a      	mov	r2, r5
 8015234:	4b05      	ldr	r3, [pc, #20]	@ (801524c <_svfiprintf_r+0x1f0>)
 8015236:	a904      	add	r1, sp, #16
 8015238:	4638      	mov	r0, r7
 801523a:	f7fc fedd 	bl	8011ff8 <_printf_i>
 801523e:	e7ed      	b.n	801521c <_svfiprintf_r+0x1c0>
 8015240:	080174b9 	.word	0x080174b9
 8015244:	080174c3 	.word	0x080174c3
 8015248:	08011ac9 	.word	0x08011ac9
 801524c:	08014fa5 	.word	0x08014fa5
 8015250:	080174bf 	.word	0x080174bf

08015254 <__sfputc_r>:
 8015254:	6893      	ldr	r3, [r2, #8]
 8015256:	3b01      	subs	r3, #1
 8015258:	2b00      	cmp	r3, #0
 801525a:	b410      	push	{r4}
 801525c:	6093      	str	r3, [r2, #8]
 801525e:	da08      	bge.n	8015272 <__sfputc_r+0x1e>
 8015260:	6994      	ldr	r4, [r2, #24]
 8015262:	42a3      	cmp	r3, r4
 8015264:	db01      	blt.n	801526a <__sfputc_r+0x16>
 8015266:	290a      	cmp	r1, #10
 8015268:	d103      	bne.n	8015272 <__sfputc_r+0x1e>
 801526a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801526e:	f7fd bb8e 	b.w	801298e <__swbuf_r>
 8015272:	6813      	ldr	r3, [r2, #0]
 8015274:	1c58      	adds	r0, r3, #1
 8015276:	6010      	str	r0, [r2, #0]
 8015278:	7019      	strb	r1, [r3, #0]
 801527a:	4608      	mov	r0, r1
 801527c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015280:	4770      	bx	lr

08015282 <__sfputs_r>:
 8015282:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015284:	4606      	mov	r6, r0
 8015286:	460f      	mov	r7, r1
 8015288:	4614      	mov	r4, r2
 801528a:	18d5      	adds	r5, r2, r3
 801528c:	42ac      	cmp	r4, r5
 801528e:	d101      	bne.n	8015294 <__sfputs_r+0x12>
 8015290:	2000      	movs	r0, #0
 8015292:	e007      	b.n	80152a4 <__sfputs_r+0x22>
 8015294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015298:	463a      	mov	r2, r7
 801529a:	4630      	mov	r0, r6
 801529c:	f7ff ffda 	bl	8015254 <__sfputc_r>
 80152a0:	1c43      	adds	r3, r0, #1
 80152a2:	d1f3      	bne.n	801528c <__sfputs_r+0xa>
 80152a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080152a8 <_vfiprintf_r>:
 80152a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152ac:	460d      	mov	r5, r1
 80152ae:	b09d      	sub	sp, #116	@ 0x74
 80152b0:	4614      	mov	r4, r2
 80152b2:	4698      	mov	r8, r3
 80152b4:	4606      	mov	r6, r0
 80152b6:	b118      	cbz	r0, 80152c0 <_vfiprintf_r+0x18>
 80152b8:	6a03      	ldr	r3, [r0, #32]
 80152ba:	b90b      	cbnz	r3, 80152c0 <_vfiprintf_r+0x18>
 80152bc:	f7fd fa54 	bl	8012768 <__sinit>
 80152c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152c2:	07d9      	lsls	r1, r3, #31
 80152c4:	d405      	bmi.n	80152d2 <_vfiprintf_r+0x2a>
 80152c6:	89ab      	ldrh	r3, [r5, #12]
 80152c8:	059a      	lsls	r2, r3, #22
 80152ca:	d402      	bmi.n	80152d2 <_vfiprintf_r+0x2a>
 80152cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80152ce:	f7fd fc80 	bl	8012bd2 <__retarget_lock_acquire_recursive>
 80152d2:	89ab      	ldrh	r3, [r5, #12]
 80152d4:	071b      	lsls	r3, r3, #28
 80152d6:	d501      	bpl.n	80152dc <_vfiprintf_r+0x34>
 80152d8:	692b      	ldr	r3, [r5, #16]
 80152da:	b99b      	cbnz	r3, 8015304 <_vfiprintf_r+0x5c>
 80152dc:	4629      	mov	r1, r5
 80152de:	4630      	mov	r0, r6
 80152e0:	f7fd fb94 	bl	8012a0c <__swsetup_r>
 80152e4:	b170      	cbz	r0, 8015304 <_vfiprintf_r+0x5c>
 80152e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152e8:	07dc      	lsls	r4, r3, #31
 80152ea:	d504      	bpl.n	80152f6 <_vfiprintf_r+0x4e>
 80152ec:	f04f 30ff 	mov.w	r0, #4294967295
 80152f0:	b01d      	add	sp, #116	@ 0x74
 80152f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152f6:	89ab      	ldrh	r3, [r5, #12]
 80152f8:	0598      	lsls	r0, r3, #22
 80152fa:	d4f7      	bmi.n	80152ec <_vfiprintf_r+0x44>
 80152fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80152fe:	f7fd fc69 	bl	8012bd4 <__retarget_lock_release_recursive>
 8015302:	e7f3      	b.n	80152ec <_vfiprintf_r+0x44>
 8015304:	2300      	movs	r3, #0
 8015306:	9309      	str	r3, [sp, #36]	@ 0x24
 8015308:	2320      	movs	r3, #32
 801530a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801530e:	f8cd 800c 	str.w	r8, [sp, #12]
 8015312:	2330      	movs	r3, #48	@ 0x30
 8015314:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80154c4 <_vfiprintf_r+0x21c>
 8015318:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801531c:	f04f 0901 	mov.w	r9, #1
 8015320:	4623      	mov	r3, r4
 8015322:	469a      	mov	sl, r3
 8015324:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015328:	b10a      	cbz	r2, 801532e <_vfiprintf_r+0x86>
 801532a:	2a25      	cmp	r2, #37	@ 0x25
 801532c:	d1f9      	bne.n	8015322 <_vfiprintf_r+0x7a>
 801532e:	ebba 0b04 	subs.w	fp, sl, r4
 8015332:	d00b      	beq.n	801534c <_vfiprintf_r+0xa4>
 8015334:	465b      	mov	r3, fp
 8015336:	4622      	mov	r2, r4
 8015338:	4629      	mov	r1, r5
 801533a:	4630      	mov	r0, r6
 801533c:	f7ff ffa1 	bl	8015282 <__sfputs_r>
 8015340:	3001      	adds	r0, #1
 8015342:	f000 80a7 	beq.w	8015494 <_vfiprintf_r+0x1ec>
 8015346:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015348:	445a      	add	r2, fp
 801534a:	9209      	str	r2, [sp, #36]	@ 0x24
 801534c:	f89a 3000 	ldrb.w	r3, [sl]
 8015350:	2b00      	cmp	r3, #0
 8015352:	f000 809f 	beq.w	8015494 <_vfiprintf_r+0x1ec>
 8015356:	2300      	movs	r3, #0
 8015358:	f04f 32ff 	mov.w	r2, #4294967295
 801535c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015360:	f10a 0a01 	add.w	sl, sl, #1
 8015364:	9304      	str	r3, [sp, #16]
 8015366:	9307      	str	r3, [sp, #28]
 8015368:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801536c:	931a      	str	r3, [sp, #104]	@ 0x68
 801536e:	4654      	mov	r4, sl
 8015370:	2205      	movs	r2, #5
 8015372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015376:	4853      	ldr	r0, [pc, #332]	@ (80154c4 <_vfiprintf_r+0x21c>)
 8015378:	f7ea ff32 	bl	80001e0 <memchr>
 801537c:	9a04      	ldr	r2, [sp, #16]
 801537e:	b9d8      	cbnz	r0, 80153b8 <_vfiprintf_r+0x110>
 8015380:	06d1      	lsls	r1, r2, #27
 8015382:	bf44      	itt	mi
 8015384:	2320      	movmi	r3, #32
 8015386:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801538a:	0713      	lsls	r3, r2, #28
 801538c:	bf44      	itt	mi
 801538e:	232b      	movmi	r3, #43	@ 0x2b
 8015390:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015394:	f89a 3000 	ldrb.w	r3, [sl]
 8015398:	2b2a      	cmp	r3, #42	@ 0x2a
 801539a:	d015      	beq.n	80153c8 <_vfiprintf_r+0x120>
 801539c:	9a07      	ldr	r2, [sp, #28]
 801539e:	4654      	mov	r4, sl
 80153a0:	2000      	movs	r0, #0
 80153a2:	f04f 0c0a 	mov.w	ip, #10
 80153a6:	4621      	mov	r1, r4
 80153a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80153ac:	3b30      	subs	r3, #48	@ 0x30
 80153ae:	2b09      	cmp	r3, #9
 80153b0:	d94b      	bls.n	801544a <_vfiprintf_r+0x1a2>
 80153b2:	b1b0      	cbz	r0, 80153e2 <_vfiprintf_r+0x13a>
 80153b4:	9207      	str	r2, [sp, #28]
 80153b6:	e014      	b.n	80153e2 <_vfiprintf_r+0x13a>
 80153b8:	eba0 0308 	sub.w	r3, r0, r8
 80153bc:	fa09 f303 	lsl.w	r3, r9, r3
 80153c0:	4313      	orrs	r3, r2
 80153c2:	9304      	str	r3, [sp, #16]
 80153c4:	46a2      	mov	sl, r4
 80153c6:	e7d2      	b.n	801536e <_vfiprintf_r+0xc6>
 80153c8:	9b03      	ldr	r3, [sp, #12]
 80153ca:	1d19      	adds	r1, r3, #4
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	9103      	str	r1, [sp, #12]
 80153d0:	2b00      	cmp	r3, #0
 80153d2:	bfbb      	ittet	lt
 80153d4:	425b      	neglt	r3, r3
 80153d6:	f042 0202 	orrlt.w	r2, r2, #2
 80153da:	9307      	strge	r3, [sp, #28]
 80153dc:	9307      	strlt	r3, [sp, #28]
 80153de:	bfb8      	it	lt
 80153e0:	9204      	strlt	r2, [sp, #16]
 80153e2:	7823      	ldrb	r3, [r4, #0]
 80153e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80153e6:	d10a      	bne.n	80153fe <_vfiprintf_r+0x156>
 80153e8:	7863      	ldrb	r3, [r4, #1]
 80153ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80153ec:	d132      	bne.n	8015454 <_vfiprintf_r+0x1ac>
 80153ee:	9b03      	ldr	r3, [sp, #12]
 80153f0:	1d1a      	adds	r2, r3, #4
 80153f2:	681b      	ldr	r3, [r3, #0]
 80153f4:	9203      	str	r2, [sp, #12]
 80153f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80153fa:	3402      	adds	r4, #2
 80153fc:	9305      	str	r3, [sp, #20]
 80153fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80154d4 <_vfiprintf_r+0x22c>
 8015402:	7821      	ldrb	r1, [r4, #0]
 8015404:	2203      	movs	r2, #3
 8015406:	4650      	mov	r0, sl
 8015408:	f7ea feea 	bl	80001e0 <memchr>
 801540c:	b138      	cbz	r0, 801541e <_vfiprintf_r+0x176>
 801540e:	9b04      	ldr	r3, [sp, #16]
 8015410:	eba0 000a 	sub.w	r0, r0, sl
 8015414:	2240      	movs	r2, #64	@ 0x40
 8015416:	4082      	lsls	r2, r0
 8015418:	4313      	orrs	r3, r2
 801541a:	3401      	adds	r4, #1
 801541c:	9304      	str	r3, [sp, #16]
 801541e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015422:	4829      	ldr	r0, [pc, #164]	@ (80154c8 <_vfiprintf_r+0x220>)
 8015424:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015428:	2206      	movs	r2, #6
 801542a:	f7ea fed9 	bl	80001e0 <memchr>
 801542e:	2800      	cmp	r0, #0
 8015430:	d03f      	beq.n	80154b2 <_vfiprintf_r+0x20a>
 8015432:	4b26      	ldr	r3, [pc, #152]	@ (80154cc <_vfiprintf_r+0x224>)
 8015434:	bb1b      	cbnz	r3, 801547e <_vfiprintf_r+0x1d6>
 8015436:	9b03      	ldr	r3, [sp, #12]
 8015438:	3307      	adds	r3, #7
 801543a:	f023 0307 	bic.w	r3, r3, #7
 801543e:	3308      	adds	r3, #8
 8015440:	9303      	str	r3, [sp, #12]
 8015442:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015444:	443b      	add	r3, r7
 8015446:	9309      	str	r3, [sp, #36]	@ 0x24
 8015448:	e76a      	b.n	8015320 <_vfiprintf_r+0x78>
 801544a:	fb0c 3202 	mla	r2, ip, r2, r3
 801544e:	460c      	mov	r4, r1
 8015450:	2001      	movs	r0, #1
 8015452:	e7a8      	b.n	80153a6 <_vfiprintf_r+0xfe>
 8015454:	2300      	movs	r3, #0
 8015456:	3401      	adds	r4, #1
 8015458:	9305      	str	r3, [sp, #20]
 801545a:	4619      	mov	r1, r3
 801545c:	f04f 0c0a 	mov.w	ip, #10
 8015460:	4620      	mov	r0, r4
 8015462:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015466:	3a30      	subs	r2, #48	@ 0x30
 8015468:	2a09      	cmp	r2, #9
 801546a:	d903      	bls.n	8015474 <_vfiprintf_r+0x1cc>
 801546c:	2b00      	cmp	r3, #0
 801546e:	d0c6      	beq.n	80153fe <_vfiprintf_r+0x156>
 8015470:	9105      	str	r1, [sp, #20]
 8015472:	e7c4      	b.n	80153fe <_vfiprintf_r+0x156>
 8015474:	fb0c 2101 	mla	r1, ip, r1, r2
 8015478:	4604      	mov	r4, r0
 801547a:	2301      	movs	r3, #1
 801547c:	e7f0      	b.n	8015460 <_vfiprintf_r+0x1b8>
 801547e:	ab03      	add	r3, sp, #12
 8015480:	9300      	str	r3, [sp, #0]
 8015482:	462a      	mov	r2, r5
 8015484:	4b12      	ldr	r3, [pc, #72]	@ (80154d0 <_vfiprintf_r+0x228>)
 8015486:	a904      	add	r1, sp, #16
 8015488:	4630      	mov	r0, r6
 801548a:	f7fc fb1d 	bl	8011ac8 <_printf_float>
 801548e:	4607      	mov	r7, r0
 8015490:	1c78      	adds	r0, r7, #1
 8015492:	d1d6      	bne.n	8015442 <_vfiprintf_r+0x19a>
 8015494:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015496:	07d9      	lsls	r1, r3, #31
 8015498:	d405      	bmi.n	80154a6 <_vfiprintf_r+0x1fe>
 801549a:	89ab      	ldrh	r3, [r5, #12]
 801549c:	059a      	lsls	r2, r3, #22
 801549e:	d402      	bmi.n	80154a6 <_vfiprintf_r+0x1fe>
 80154a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154a2:	f7fd fb97 	bl	8012bd4 <__retarget_lock_release_recursive>
 80154a6:	89ab      	ldrh	r3, [r5, #12]
 80154a8:	065b      	lsls	r3, r3, #25
 80154aa:	f53f af1f 	bmi.w	80152ec <_vfiprintf_r+0x44>
 80154ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80154b0:	e71e      	b.n	80152f0 <_vfiprintf_r+0x48>
 80154b2:	ab03      	add	r3, sp, #12
 80154b4:	9300      	str	r3, [sp, #0]
 80154b6:	462a      	mov	r2, r5
 80154b8:	4b05      	ldr	r3, [pc, #20]	@ (80154d0 <_vfiprintf_r+0x228>)
 80154ba:	a904      	add	r1, sp, #16
 80154bc:	4630      	mov	r0, r6
 80154be:	f7fc fd9b 	bl	8011ff8 <_printf_i>
 80154c2:	e7e4      	b.n	801548e <_vfiprintf_r+0x1e6>
 80154c4:	080174b9 	.word	0x080174b9
 80154c8:	080174c3 	.word	0x080174c3
 80154cc:	08011ac9 	.word	0x08011ac9
 80154d0:	08015283 	.word	0x08015283
 80154d4:	080174bf 	.word	0x080174bf

080154d8 <__sflush_r>:
 80154d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80154dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80154e0:	0716      	lsls	r6, r2, #28
 80154e2:	4605      	mov	r5, r0
 80154e4:	460c      	mov	r4, r1
 80154e6:	d454      	bmi.n	8015592 <__sflush_r+0xba>
 80154e8:	684b      	ldr	r3, [r1, #4]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	dc02      	bgt.n	80154f4 <__sflush_r+0x1c>
 80154ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	dd48      	ble.n	8015586 <__sflush_r+0xae>
 80154f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80154f6:	2e00      	cmp	r6, #0
 80154f8:	d045      	beq.n	8015586 <__sflush_r+0xae>
 80154fa:	2300      	movs	r3, #0
 80154fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015500:	682f      	ldr	r7, [r5, #0]
 8015502:	6a21      	ldr	r1, [r4, #32]
 8015504:	602b      	str	r3, [r5, #0]
 8015506:	d030      	beq.n	801556a <__sflush_r+0x92>
 8015508:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801550a:	89a3      	ldrh	r3, [r4, #12]
 801550c:	0759      	lsls	r1, r3, #29
 801550e:	d505      	bpl.n	801551c <__sflush_r+0x44>
 8015510:	6863      	ldr	r3, [r4, #4]
 8015512:	1ad2      	subs	r2, r2, r3
 8015514:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015516:	b10b      	cbz	r3, 801551c <__sflush_r+0x44>
 8015518:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801551a:	1ad2      	subs	r2, r2, r3
 801551c:	2300      	movs	r3, #0
 801551e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015520:	6a21      	ldr	r1, [r4, #32]
 8015522:	4628      	mov	r0, r5
 8015524:	47b0      	blx	r6
 8015526:	1c43      	adds	r3, r0, #1
 8015528:	89a3      	ldrh	r3, [r4, #12]
 801552a:	d106      	bne.n	801553a <__sflush_r+0x62>
 801552c:	6829      	ldr	r1, [r5, #0]
 801552e:	291d      	cmp	r1, #29
 8015530:	d82b      	bhi.n	801558a <__sflush_r+0xb2>
 8015532:	4a2a      	ldr	r2, [pc, #168]	@ (80155dc <__sflush_r+0x104>)
 8015534:	40ca      	lsrs	r2, r1
 8015536:	07d6      	lsls	r6, r2, #31
 8015538:	d527      	bpl.n	801558a <__sflush_r+0xb2>
 801553a:	2200      	movs	r2, #0
 801553c:	6062      	str	r2, [r4, #4]
 801553e:	04d9      	lsls	r1, r3, #19
 8015540:	6922      	ldr	r2, [r4, #16]
 8015542:	6022      	str	r2, [r4, #0]
 8015544:	d504      	bpl.n	8015550 <__sflush_r+0x78>
 8015546:	1c42      	adds	r2, r0, #1
 8015548:	d101      	bne.n	801554e <__sflush_r+0x76>
 801554a:	682b      	ldr	r3, [r5, #0]
 801554c:	b903      	cbnz	r3, 8015550 <__sflush_r+0x78>
 801554e:	6560      	str	r0, [r4, #84]	@ 0x54
 8015550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015552:	602f      	str	r7, [r5, #0]
 8015554:	b1b9      	cbz	r1, 8015586 <__sflush_r+0xae>
 8015556:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801555a:	4299      	cmp	r1, r3
 801555c:	d002      	beq.n	8015564 <__sflush_r+0x8c>
 801555e:	4628      	mov	r0, r5
 8015560:	f7fe f9a6 	bl	80138b0 <_free_r>
 8015564:	2300      	movs	r3, #0
 8015566:	6363      	str	r3, [r4, #52]	@ 0x34
 8015568:	e00d      	b.n	8015586 <__sflush_r+0xae>
 801556a:	2301      	movs	r3, #1
 801556c:	4628      	mov	r0, r5
 801556e:	47b0      	blx	r6
 8015570:	4602      	mov	r2, r0
 8015572:	1c50      	adds	r0, r2, #1
 8015574:	d1c9      	bne.n	801550a <__sflush_r+0x32>
 8015576:	682b      	ldr	r3, [r5, #0]
 8015578:	2b00      	cmp	r3, #0
 801557a:	d0c6      	beq.n	801550a <__sflush_r+0x32>
 801557c:	2b1d      	cmp	r3, #29
 801557e:	d001      	beq.n	8015584 <__sflush_r+0xac>
 8015580:	2b16      	cmp	r3, #22
 8015582:	d11e      	bne.n	80155c2 <__sflush_r+0xea>
 8015584:	602f      	str	r7, [r5, #0]
 8015586:	2000      	movs	r0, #0
 8015588:	e022      	b.n	80155d0 <__sflush_r+0xf8>
 801558a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801558e:	b21b      	sxth	r3, r3
 8015590:	e01b      	b.n	80155ca <__sflush_r+0xf2>
 8015592:	690f      	ldr	r7, [r1, #16]
 8015594:	2f00      	cmp	r7, #0
 8015596:	d0f6      	beq.n	8015586 <__sflush_r+0xae>
 8015598:	0793      	lsls	r3, r2, #30
 801559a:	680e      	ldr	r6, [r1, #0]
 801559c:	bf08      	it	eq
 801559e:	694b      	ldreq	r3, [r1, #20]
 80155a0:	600f      	str	r7, [r1, #0]
 80155a2:	bf18      	it	ne
 80155a4:	2300      	movne	r3, #0
 80155a6:	eba6 0807 	sub.w	r8, r6, r7
 80155aa:	608b      	str	r3, [r1, #8]
 80155ac:	f1b8 0f00 	cmp.w	r8, #0
 80155b0:	dde9      	ble.n	8015586 <__sflush_r+0xae>
 80155b2:	6a21      	ldr	r1, [r4, #32]
 80155b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80155b6:	4643      	mov	r3, r8
 80155b8:	463a      	mov	r2, r7
 80155ba:	4628      	mov	r0, r5
 80155bc:	47b0      	blx	r6
 80155be:	2800      	cmp	r0, #0
 80155c0:	dc08      	bgt.n	80155d4 <__sflush_r+0xfc>
 80155c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80155c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80155ca:	81a3      	strh	r3, [r4, #12]
 80155cc:	f04f 30ff 	mov.w	r0, #4294967295
 80155d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80155d4:	4407      	add	r7, r0
 80155d6:	eba8 0800 	sub.w	r8, r8, r0
 80155da:	e7e7      	b.n	80155ac <__sflush_r+0xd4>
 80155dc:	20400001 	.word	0x20400001

080155e0 <_fflush_r>:
 80155e0:	b538      	push	{r3, r4, r5, lr}
 80155e2:	690b      	ldr	r3, [r1, #16]
 80155e4:	4605      	mov	r5, r0
 80155e6:	460c      	mov	r4, r1
 80155e8:	b913      	cbnz	r3, 80155f0 <_fflush_r+0x10>
 80155ea:	2500      	movs	r5, #0
 80155ec:	4628      	mov	r0, r5
 80155ee:	bd38      	pop	{r3, r4, r5, pc}
 80155f0:	b118      	cbz	r0, 80155fa <_fflush_r+0x1a>
 80155f2:	6a03      	ldr	r3, [r0, #32]
 80155f4:	b90b      	cbnz	r3, 80155fa <_fflush_r+0x1a>
 80155f6:	f7fd f8b7 	bl	8012768 <__sinit>
 80155fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80155fe:	2b00      	cmp	r3, #0
 8015600:	d0f3      	beq.n	80155ea <_fflush_r+0xa>
 8015602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015604:	07d0      	lsls	r0, r2, #31
 8015606:	d404      	bmi.n	8015612 <_fflush_r+0x32>
 8015608:	0599      	lsls	r1, r3, #22
 801560a:	d402      	bmi.n	8015612 <_fflush_r+0x32>
 801560c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801560e:	f7fd fae0 	bl	8012bd2 <__retarget_lock_acquire_recursive>
 8015612:	4628      	mov	r0, r5
 8015614:	4621      	mov	r1, r4
 8015616:	f7ff ff5f 	bl	80154d8 <__sflush_r>
 801561a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801561c:	07da      	lsls	r2, r3, #31
 801561e:	4605      	mov	r5, r0
 8015620:	d4e4      	bmi.n	80155ec <_fflush_r+0xc>
 8015622:	89a3      	ldrh	r3, [r4, #12]
 8015624:	059b      	lsls	r3, r3, #22
 8015626:	d4e1      	bmi.n	80155ec <_fflush_r+0xc>
 8015628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801562a:	f7fd fad3 	bl	8012bd4 <__retarget_lock_release_recursive>
 801562e:	e7dd      	b.n	80155ec <_fflush_r+0xc>

08015630 <__swhatbuf_r>:
 8015630:	b570      	push	{r4, r5, r6, lr}
 8015632:	460c      	mov	r4, r1
 8015634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015638:	2900      	cmp	r1, #0
 801563a:	b096      	sub	sp, #88	@ 0x58
 801563c:	4615      	mov	r5, r2
 801563e:	461e      	mov	r6, r3
 8015640:	da0d      	bge.n	801565e <__swhatbuf_r+0x2e>
 8015642:	89a3      	ldrh	r3, [r4, #12]
 8015644:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015648:	f04f 0100 	mov.w	r1, #0
 801564c:	bf14      	ite	ne
 801564e:	2340      	movne	r3, #64	@ 0x40
 8015650:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015654:	2000      	movs	r0, #0
 8015656:	6031      	str	r1, [r6, #0]
 8015658:	602b      	str	r3, [r5, #0]
 801565a:	b016      	add	sp, #88	@ 0x58
 801565c:	bd70      	pop	{r4, r5, r6, pc}
 801565e:	466a      	mov	r2, sp
 8015660:	f000 f8a8 	bl	80157b4 <_fstat_r>
 8015664:	2800      	cmp	r0, #0
 8015666:	dbec      	blt.n	8015642 <__swhatbuf_r+0x12>
 8015668:	9901      	ldr	r1, [sp, #4]
 801566a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801566e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015672:	4259      	negs	r1, r3
 8015674:	4159      	adcs	r1, r3
 8015676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801567a:	e7eb      	b.n	8015654 <__swhatbuf_r+0x24>

0801567c <__smakebuf_r>:
 801567c:	898b      	ldrh	r3, [r1, #12]
 801567e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015680:	079d      	lsls	r5, r3, #30
 8015682:	4606      	mov	r6, r0
 8015684:	460c      	mov	r4, r1
 8015686:	d507      	bpl.n	8015698 <__smakebuf_r+0x1c>
 8015688:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801568c:	6023      	str	r3, [r4, #0]
 801568e:	6123      	str	r3, [r4, #16]
 8015690:	2301      	movs	r3, #1
 8015692:	6163      	str	r3, [r4, #20]
 8015694:	b003      	add	sp, #12
 8015696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015698:	ab01      	add	r3, sp, #4
 801569a:	466a      	mov	r2, sp
 801569c:	f7ff ffc8 	bl	8015630 <__swhatbuf_r>
 80156a0:	9f00      	ldr	r7, [sp, #0]
 80156a2:	4605      	mov	r5, r0
 80156a4:	4639      	mov	r1, r7
 80156a6:	4630      	mov	r0, r6
 80156a8:	f7fc f8e2 	bl	8011870 <_malloc_r>
 80156ac:	b948      	cbnz	r0, 80156c2 <__smakebuf_r+0x46>
 80156ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80156b2:	059a      	lsls	r2, r3, #22
 80156b4:	d4ee      	bmi.n	8015694 <__smakebuf_r+0x18>
 80156b6:	f023 0303 	bic.w	r3, r3, #3
 80156ba:	f043 0302 	orr.w	r3, r3, #2
 80156be:	81a3      	strh	r3, [r4, #12]
 80156c0:	e7e2      	b.n	8015688 <__smakebuf_r+0xc>
 80156c2:	89a3      	ldrh	r3, [r4, #12]
 80156c4:	6020      	str	r0, [r4, #0]
 80156c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80156ca:	81a3      	strh	r3, [r4, #12]
 80156cc:	9b01      	ldr	r3, [sp, #4]
 80156ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80156d2:	b15b      	cbz	r3, 80156ec <__smakebuf_r+0x70>
 80156d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80156d8:	4630      	mov	r0, r6
 80156da:	f000 f87d 	bl	80157d8 <_isatty_r>
 80156de:	b128      	cbz	r0, 80156ec <__smakebuf_r+0x70>
 80156e0:	89a3      	ldrh	r3, [r4, #12]
 80156e2:	f023 0303 	bic.w	r3, r3, #3
 80156e6:	f043 0301 	orr.w	r3, r3, #1
 80156ea:	81a3      	strh	r3, [r4, #12]
 80156ec:	89a3      	ldrh	r3, [r4, #12]
 80156ee:	431d      	orrs	r5, r3
 80156f0:	81a5      	strh	r5, [r4, #12]
 80156f2:	e7cf      	b.n	8015694 <__smakebuf_r+0x18>

080156f4 <_putc_r>:
 80156f4:	b570      	push	{r4, r5, r6, lr}
 80156f6:	460d      	mov	r5, r1
 80156f8:	4614      	mov	r4, r2
 80156fa:	4606      	mov	r6, r0
 80156fc:	b118      	cbz	r0, 8015706 <_putc_r+0x12>
 80156fe:	6a03      	ldr	r3, [r0, #32]
 8015700:	b90b      	cbnz	r3, 8015706 <_putc_r+0x12>
 8015702:	f7fd f831 	bl	8012768 <__sinit>
 8015706:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015708:	07d8      	lsls	r0, r3, #31
 801570a:	d405      	bmi.n	8015718 <_putc_r+0x24>
 801570c:	89a3      	ldrh	r3, [r4, #12]
 801570e:	0599      	lsls	r1, r3, #22
 8015710:	d402      	bmi.n	8015718 <_putc_r+0x24>
 8015712:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015714:	f7fd fa5d 	bl	8012bd2 <__retarget_lock_acquire_recursive>
 8015718:	68a3      	ldr	r3, [r4, #8]
 801571a:	3b01      	subs	r3, #1
 801571c:	2b00      	cmp	r3, #0
 801571e:	60a3      	str	r3, [r4, #8]
 8015720:	da05      	bge.n	801572e <_putc_r+0x3a>
 8015722:	69a2      	ldr	r2, [r4, #24]
 8015724:	4293      	cmp	r3, r2
 8015726:	db12      	blt.n	801574e <_putc_r+0x5a>
 8015728:	b2eb      	uxtb	r3, r5
 801572a:	2b0a      	cmp	r3, #10
 801572c:	d00f      	beq.n	801574e <_putc_r+0x5a>
 801572e:	6823      	ldr	r3, [r4, #0]
 8015730:	1c5a      	adds	r2, r3, #1
 8015732:	6022      	str	r2, [r4, #0]
 8015734:	701d      	strb	r5, [r3, #0]
 8015736:	b2ed      	uxtb	r5, r5
 8015738:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801573a:	07da      	lsls	r2, r3, #31
 801573c:	d405      	bmi.n	801574a <_putc_r+0x56>
 801573e:	89a3      	ldrh	r3, [r4, #12]
 8015740:	059b      	lsls	r3, r3, #22
 8015742:	d402      	bmi.n	801574a <_putc_r+0x56>
 8015744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015746:	f7fd fa45 	bl	8012bd4 <__retarget_lock_release_recursive>
 801574a:	4628      	mov	r0, r5
 801574c:	bd70      	pop	{r4, r5, r6, pc}
 801574e:	4629      	mov	r1, r5
 8015750:	4622      	mov	r2, r4
 8015752:	4630      	mov	r0, r6
 8015754:	f7fd f91b 	bl	801298e <__swbuf_r>
 8015758:	4605      	mov	r5, r0
 801575a:	e7ed      	b.n	8015738 <_putc_r+0x44>

0801575c <memmove>:
 801575c:	4288      	cmp	r0, r1
 801575e:	b510      	push	{r4, lr}
 8015760:	eb01 0402 	add.w	r4, r1, r2
 8015764:	d902      	bls.n	801576c <memmove+0x10>
 8015766:	4284      	cmp	r4, r0
 8015768:	4623      	mov	r3, r4
 801576a:	d807      	bhi.n	801577c <memmove+0x20>
 801576c:	1e43      	subs	r3, r0, #1
 801576e:	42a1      	cmp	r1, r4
 8015770:	d008      	beq.n	8015784 <memmove+0x28>
 8015772:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015776:	f803 2f01 	strb.w	r2, [r3, #1]!
 801577a:	e7f8      	b.n	801576e <memmove+0x12>
 801577c:	4402      	add	r2, r0
 801577e:	4601      	mov	r1, r0
 8015780:	428a      	cmp	r2, r1
 8015782:	d100      	bne.n	8015786 <memmove+0x2a>
 8015784:	bd10      	pop	{r4, pc}
 8015786:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801578a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801578e:	e7f7      	b.n	8015780 <memmove+0x24>

08015790 <strncmp>:
 8015790:	b510      	push	{r4, lr}
 8015792:	b16a      	cbz	r2, 80157b0 <strncmp+0x20>
 8015794:	3901      	subs	r1, #1
 8015796:	1884      	adds	r4, r0, r2
 8015798:	f810 2b01 	ldrb.w	r2, [r0], #1
 801579c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80157a0:	429a      	cmp	r2, r3
 80157a2:	d103      	bne.n	80157ac <strncmp+0x1c>
 80157a4:	42a0      	cmp	r0, r4
 80157a6:	d001      	beq.n	80157ac <strncmp+0x1c>
 80157a8:	2a00      	cmp	r2, #0
 80157aa:	d1f5      	bne.n	8015798 <strncmp+0x8>
 80157ac:	1ad0      	subs	r0, r2, r3
 80157ae:	bd10      	pop	{r4, pc}
 80157b0:	4610      	mov	r0, r2
 80157b2:	e7fc      	b.n	80157ae <strncmp+0x1e>

080157b4 <_fstat_r>:
 80157b4:	b538      	push	{r3, r4, r5, lr}
 80157b6:	4d07      	ldr	r5, [pc, #28]	@ (80157d4 <_fstat_r+0x20>)
 80157b8:	2300      	movs	r3, #0
 80157ba:	4604      	mov	r4, r0
 80157bc:	4608      	mov	r0, r1
 80157be:	4611      	mov	r1, r2
 80157c0:	602b      	str	r3, [r5, #0]
 80157c2:	f7f5 f8dd 	bl	800a980 <_fstat>
 80157c6:	1c43      	adds	r3, r0, #1
 80157c8:	d102      	bne.n	80157d0 <_fstat_r+0x1c>
 80157ca:	682b      	ldr	r3, [r5, #0]
 80157cc:	b103      	cbz	r3, 80157d0 <_fstat_r+0x1c>
 80157ce:	6023      	str	r3, [r4, #0]
 80157d0:	bd38      	pop	{r3, r4, r5, pc}
 80157d2:	bf00      	nop
 80157d4:	20000d08 	.word	0x20000d08

080157d8 <_isatty_r>:
 80157d8:	b538      	push	{r3, r4, r5, lr}
 80157da:	4d06      	ldr	r5, [pc, #24]	@ (80157f4 <_isatty_r+0x1c>)
 80157dc:	2300      	movs	r3, #0
 80157de:	4604      	mov	r4, r0
 80157e0:	4608      	mov	r0, r1
 80157e2:	602b      	str	r3, [r5, #0]
 80157e4:	f7f5 f8dc 	bl	800a9a0 <_isatty>
 80157e8:	1c43      	adds	r3, r0, #1
 80157ea:	d102      	bne.n	80157f2 <_isatty_r+0x1a>
 80157ec:	682b      	ldr	r3, [r5, #0]
 80157ee:	b103      	cbz	r3, 80157f2 <_isatty_r+0x1a>
 80157f0:	6023      	str	r3, [r4, #0]
 80157f2:	bd38      	pop	{r3, r4, r5, pc}
 80157f4:	20000d08 	.word	0x20000d08

080157f8 <nan>:
 80157f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015800 <nan+0x8>
 80157fc:	4770      	bx	lr
 80157fe:	bf00      	nop
 8015800:	00000000 	.word	0x00000000
 8015804:	7ff80000 	.word	0x7ff80000

08015808 <__assert_func>:
 8015808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801580a:	4614      	mov	r4, r2
 801580c:	461a      	mov	r2, r3
 801580e:	4b09      	ldr	r3, [pc, #36]	@ (8015834 <__assert_func+0x2c>)
 8015810:	681b      	ldr	r3, [r3, #0]
 8015812:	4605      	mov	r5, r0
 8015814:	68d8      	ldr	r0, [r3, #12]
 8015816:	b14c      	cbz	r4, 801582c <__assert_func+0x24>
 8015818:	4b07      	ldr	r3, [pc, #28]	@ (8015838 <__assert_func+0x30>)
 801581a:	9100      	str	r1, [sp, #0]
 801581c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015820:	4906      	ldr	r1, [pc, #24]	@ (801583c <__assert_func+0x34>)
 8015822:	462b      	mov	r3, r5
 8015824:	f000 fb94 	bl	8015f50 <fiprintf>
 8015828:	f000 fba4 	bl	8015f74 <abort>
 801582c:	4b04      	ldr	r3, [pc, #16]	@ (8015840 <__assert_func+0x38>)
 801582e:	461c      	mov	r4, r3
 8015830:	e7f3      	b.n	801581a <__assert_func+0x12>
 8015832:	bf00      	nop
 8015834:	2000005c 	.word	0x2000005c
 8015838:	080174d2 	.word	0x080174d2
 801583c:	080174df 	.word	0x080174df
 8015840:	0801750d 	.word	0x0801750d

08015844 <rshift>:
 8015844:	6903      	ldr	r3, [r0, #16]
 8015846:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801584a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801584e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015852:	f100 0414 	add.w	r4, r0, #20
 8015856:	dd45      	ble.n	80158e4 <rshift+0xa0>
 8015858:	f011 011f 	ands.w	r1, r1, #31
 801585c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015860:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015864:	d10c      	bne.n	8015880 <rshift+0x3c>
 8015866:	f100 0710 	add.w	r7, r0, #16
 801586a:	4629      	mov	r1, r5
 801586c:	42b1      	cmp	r1, r6
 801586e:	d334      	bcc.n	80158da <rshift+0x96>
 8015870:	1a9b      	subs	r3, r3, r2
 8015872:	009b      	lsls	r3, r3, #2
 8015874:	1eea      	subs	r2, r5, #3
 8015876:	4296      	cmp	r6, r2
 8015878:	bf38      	it	cc
 801587a:	2300      	movcc	r3, #0
 801587c:	4423      	add	r3, r4
 801587e:	e015      	b.n	80158ac <rshift+0x68>
 8015880:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015884:	f1c1 0820 	rsb	r8, r1, #32
 8015888:	40cf      	lsrs	r7, r1
 801588a:	f105 0e04 	add.w	lr, r5, #4
 801588e:	46a1      	mov	r9, r4
 8015890:	4576      	cmp	r6, lr
 8015892:	46f4      	mov	ip, lr
 8015894:	d815      	bhi.n	80158c2 <rshift+0x7e>
 8015896:	1a9a      	subs	r2, r3, r2
 8015898:	0092      	lsls	r2, r2, #2
 801589a:	3a04      	subs	r2, #4
 801589c:	3501      	adds	r5, #1
 801589e:	42ae      	cmp	r6, r5
 80158a0:	bf38      	it	cc
 80158a2:	2200      	movcc	r2, #0
 80158a4:	18a3      	adds	r3, r4, r2
 80158a6:	50a7      	str	r7, [r4, r2]
 80158a8:	b107      	cbz	r7, 80158ac <rshift+0x68>
 80158aa:	3304      	adds	r3, #4
 80158ac:	1b1a      	subs	r2, r3, r4
 80158ae:	42a3      	cmp	r3, r4
 80158b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80158b4:	bf08      	it	eq
 80158b6:	2300      	moveq	r3, #0
 80158b8:	6102      	str	r2, [r0, #16]
 80158ba:	bf08      	it	eq
 80158bc:	6143      	streq	r3, [r0, #20]
 80158be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80158c2:	f8dc c000 	ldr.w	ip, [ip]
 80158c6:	fa0c fc08 	lsl.w	ip, ip, r8
 80158ca:	ea4c 0707 	orr.w	r7, ip, r7
 80158ce:	f849 7b04 	str.w	r7, [r9], #4
 80158d2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80158d6:	40cf      	lsrs	r7, r1
 80158d8:	e7da      	b.n	8015890 <rshift+0x4c>
 80158da:	f851 cb04 	ldr.w	ip, [r1], #4
 80158de:	f847 cf04 	str.w	ip, [r7, #4]!
 80158e2:	e7c3      	b.n	801586c <rshift+0x28>
 80158e4:	4623      	mov	r3, r4
 80158e6:	e7e1      	b.n	80158ac <rshift+0x68>

080158e8 <__hexdig_fun>:
 80158e8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80158ec:	2b09      	cmp	r3, #9
 80158ee:	d802      	bhi.n	80158f6 <__hexdig_fun+0xe>
 80158f0:	3820      	subs	r0, #32
 80158f2:	b2c0      	uxtb	r0, r0
 80158f4:	4770      	bx	lr
 80158f6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80158fa:	2b05      	cmp	r3, #5
 80158fc:	d801      	bhi.n	8015902 <__hexdig_fun+0x1a>
 80158fe:	3847      	subs	r0, #71	@ 0x47
 8015900:	e7f7      	b.n	80158f2 <__hexdig_fun+0xa>
 8015902:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8015906:	2b05      	cmp	r3, #5
 8015908:	d801      	bhi.n	801590e <__hexdig_fun+0x26>
 801590a:	3827      	subs	r0, #39	@ 0x27
 801590c:	e7f1      	b.n	80158f2 <__hexdig_fun+0xa>
 801590e:	2000      	movs	r0, #0
 8015910:	4770      	bx	lr
	...

08015914 <__gethex>:
 8015914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015918:	b085      	sub	sp, #20
 801591a:	468a      	mov	sl, r1
 801591c:	9302      	str	r3, [sp, #8]
 801591e:	680b      	ldr	r3, [r1, #0]
 8015920:	9001      	str	r0, [sp, #4]
 8015922:	4690      	mov	r8, r2
 8015924:	1c9c      	adds	r4, r3, #2
 8015926:	46a1      	mov	r9, r4
 8015928:	f814 0b01 	ldrb.w	r0, [r4], #1
 801592c:	2830      	cmp	r0, #48	@ 0x30
 801592e:	d0fa      	beq.n	8015926 <__gethex+0x12>
 8015930:	eba9 0303 	sub.w	r3, r9, r3
 8015934:	f1a3 0b02 	sub.w	fp, r3, #2
 8015938:	f7ff ffd6 	bl	80158e8 <__hexdig_fun>
 801593c:	4605      	mov	r5, r0
 801593e:	2800      	cmp	r0, #0
 8015940:	d168      	bne.n	8015a14 <__gethex+0x100>
 8015942:	49a0      	ldr	r1, [pc, #640]	@ (8015bc4 <__gethex+0x2b0>)
 8015944:	2201      	movs	r2, #1
 8015946:	4648      	mov	r0, r9
 8015948:	f7ff ff22 	bl	8015790 <strncmp>
 801594c:	4607      	mov	r7, r0
 801594e:	2800      	cmp	r0, #0
 8015950:	d167      	bne.n	8015a22 <__gethex+0x10e>
 8015952:	f899 0001 	ldrb.w	r0, [r9, #1]
 8015956:	4626      	mov	r6, r4
 8015958:	f7ff ffc6 	bl	80158e8 <__hexdig_fun>
 801595c:	2800      	cmp	r0, #0
 801595e:	d062      	beq.n	8015a26 <__gethex+0x112>
 8015960:	4623      	mov	r3, r4
 8015962:	7818      	ldrb	r0, [r3, #0]
 8015964:	2830      	cmp	r0, #48	@ 0x30
 8015966:	4699      	mov	r9, r3
 8015968:	f103 0301 	add.w	r3, r3, #1
 801596c:	d0f9      	beq.n	8015962 <__gethex+0x4e>
 801596e:	f7ff ffbb 	bl	80158e8 <__hexdig_fun>
 8015972:	fab0 f580 	clz	r5, r0
 8015976:	096d      	lsrs	r5, r5, #5
 8015978:	f04f 0b01 	mov.w	fp, #1
 801597c:	464a      	mov	r2, r9
 801597e:	4616      	mov	r6, r2
 8015980:	3201      	adds	r2, #1
 8015982:	7830      	ldrb	r0, [r6, #0]
 8015984:	f7ff ffb0 	bl	80158e8 <__hexdig_fun>
 8015988:	2800      	cmp	r0, #0
 801598a:	d1f8      	bne.n	801597e <__gethex+0x6a>
 801598c:	498d      	ldr	r1, [pc, #564]	@ (8015bc4 <__gethex+0x2b0>)
 801598e:	2201      	movs	r2, #1
 8015990:	4630      	mov	r0, r6
 8015992:	f7ff fefd 	bl	8015790 <strncmp>
 8015996:	2800      	cmp	r0, #0
 8015998:	d13f      	bne.n	8015a1a <__gethex+0x106>
 801599a:	b944      	cbnz	r4, 80159ae <__gethex+0x9a>
 801599c:	1c74      	adds	r4, r6, #1
 801599e:	4622      	mov	r2, r4
 80159a0:	4616      	mov	r6, r2
 80159a2:	3201      	adds	r2, #1
 80159a4:	7830      	ldrb	r0, [r6, #0]
 80159a6:	f7ff ff9f 	bl	80158e8 <__hexdig_fun>
 80159aa:	2800      	cmp	r0, #0
 80159ac:	d1f8      	bne.n	80159a0 <__gethex+0x8c>
 80159ae:	1ba4      	subs	r4, r4, r6
 80159b0:	00a7      	lsls	r7, r4, #2
 80159b2:	7833      	ldrb	r3, [r6, #0]
 80159b4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80159b8:	2b50      	cmp	r3, #80	@ 0x50
 80159ba:	d13e      	bne.n	8015a3a <__gethex+0x126>
 80159bc:	7873      	ldrb	r3, [r6, #1]
 80159be:	2b2b      	cmp	r3, #43	@ 0x2b
 80159c0:	d033      	beq.n	8015a2a <__gethex+0x116>
 80159c2:	2b2d      	cmp	r3, #45	@ 0x2d
 80159c4:	d034      	beq.n	8015a30 <__gethex+0x11c>
 80159c6:	1c71      	adds	r1, r6, #1
 80159c8:	2400      	movs	r4, #0
 80159ca:	7808      	ldrb	r0, [r1, #0]
 80159cc:	f7ff ff8c 	bl	80158e8 <__hexdig_fun>
 80159d0:	1e43      	subs	r3, r0, #1
 80159d2:	b2db      	uxtb	r3, r3
 80159d4:	2b18      	cmp	r3, #24
 80159d6:	d830      	bhi.n	8015a3a <__gethex+0x126>
 80159d8:	f1a0 0210 	sub.w	r2, r0, #16
 80159dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80159e0:	f7ff ff82 	bl	80158e8 <__hexdig_fun>
 80159e4:	f100 3cff 	add.w	ip, r0, #4294967295
 80159e8:	fa5f fc8c 	uxtb.w	ip, ip
 80159ec:	f1bc 0f18 	cmp.w	ip, #24
 80159f0:	f04f 030a 	mov.w	r3, #10
 80159f4:	d91e      	bls.n	8015a34 <__gethex+0x120>
 80159f6:	b104      	cbz	r4, 80159fa <__gethex+0xe6>
 80159f8:	4252      	negs	r2, r2
 80159fa:	4417      	add	r7, r2
 80159fc:	f8ca 1000 	str.w	r1, [sl]
 8015a00:	b1ed      	cbz	r5, 8015a3e <__gethex+0x12a>
 8015a02:	f1bb 0f00 	cmp.w	fp, #0
 8015a06:	bf0c      	ite	eq
 8015a08:	2506      	moveq	r5, #6
 8015a0a:	2500      	movne	r5, #0
 8015a0c:	4628      	mov	r0, r5
 8015a0e:	b005      	add	sp, #20
 8015a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a14:	2500      	movs	r5, #0
 8015a16:	462c      	mov	r4, r5
 8015a18:	e7b0      	b.n	801597c <__gethex+0x68>
 8015a1a:	2c00      	cmp	r4, #0
 8015a1c:	d1c7      	bne.n	80159ae <__gethex+0x9a>
 8015a1e:	4627      	mov	r7, r4
 8015a20:	e7c7      	b.n	80159b2 <__gethex+0x9e>
 8015a22:	464e      	mov	r6, r9
 8015a24:	462f      	mov	r7, r5
 8015a26:	2501      	movs	r5, #1
 8015a28:	e7c3      	b.n	80159b2 <__gethex+0x9e>
 8015a2a:	2400      	movs	r4, #0
 8015a2c:	1cb1      	adds	r1, r6, #2
 8015a2e:	e7cc      	b.n	80159ca <__gethex+0xb6>
 8015a30:	2401      	movs	r4, #1
 8015a32:	e7fb      	b.n	8015a2c <__gethex+0x118>
 8015a34:	fb03 0002 	mla	r0, r3, r2, r0
 8015a38:	e7ce      	b.n	80159d8 <__gethex+0xc4>
 8015a3a:	4631      	mov	r1, r6
 8015a3c:	e7de      	b.n	80159fc <__gethex+0xe8>
 8015a3e:	eba6 0309 	sub.w	r3, r6, r9
 8015a42:	3b01      	subs	r3, #1
 8015a44:	4629      	mov	r1, r5
 8015a46:	2b07      	cmp	r3, #7
 8015a48:	dc0a      	bgt.n	8015a60 <__gethex+0x14c>
 8015a4a:	9801      	ldr	r0, [sp, #4]
 8015a4c:	f7fd ff7a 	bl	8013944 <_Balloc>
 8015a50:	4604      	mov	r4, r0
 8015a52:	b940      	cbnz	r0, 8015a66 <__gethex+0x152>
 8015a54:	4b5c      	ldr	r3, [pc, #368]	@ (8015bc8 <__gethex+0x2b4>)
 8015a56:	4602      	mov	r2, r0
 8015a58:	21e4      	movs	r1, #228	@ 0xe4
 8015a5a:	485c      	ldr	r0, [pc, #368]	@ (8015bcc <__gethex+0x2b8>)
 8015a5c:	f7ff fed4 	bl	8015808 <__assert_func>
 8015a60:	3101      	adds	r1, #1
 8015a62:	105b      	asrs	r3, r3, #1
 8015a64:	e7ef      	b.n	8015a46 <__gethex+0x132>
 8015a66:	f100 0a14 	add.w	sl, r0, #20
 8015a6a:	2300      	movs	r3, #0
 8015a6c:	4655      	mov	r5, sl
 8015a6e:	469b      	mov	fp, r3
 8015a70:	45b1      	cmp	r9, r6
 8015a72:	d337      	bcc.n	8015ae4 <__gethex+0x1d0>
 8015a74:	f845 bb04 	str.w	fp, [r5], #4
 8015a78:	eba5 050a 	sub.w	r5, r5, sl
 8015a7c:	10ad      	asrs	r5, r5, #2
 8015a7e:	6125      	str	r5, [r4, #16]
 8015a80:	4658      	mov	r0, fp
 8015a82:	f7fe f851 	bl	8013b28 <__hi0bits>
 8015a86:	016d      	lsls	r5, r5, #5
 8015a88:	f8d8 6000 	ldr.w	r6, [r8]
 8015a8c:	1a2d      	subs	r5, r5, r0
 8015a8e:	42b5      	cmp	r5, r6
 8015a90:	dd54      	ble.n	8015b3c <__gethex+0x228>
 8015a92:	1bad      	subs	r5, r5, r6
 8015a94:	4629      	mov	r1, r5
 8015a96:	4620      	mov	r0, r4
 8015a98:	f7fe fbdd 	bl	8014256 <__any_on>
 8015a9c:	4681      	mov	r9, r0
 8015a9e:	b178      	cbz	r0, 8015ac0 <__gethex+0x1ac>
 8015aa0:	1e6b      	subs	r3, r5, #1
 8015aa2:	1159      	asrs	r1, r3, #5
 8015aa4:	f003 021f 	and.w	r2, r3, #31
 8015aa8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015aac:	f04f 0901 	mov.w	r9, #1
 8015ab0:	fa09 f202 	lsl.w	r2, r9, r2
 8015ab4:	420a      	tst	r2, r1
 8015ab6:	d003      	beq.n	8015ac0 <__gethex+0x1ac>
 8015ab8:	454b      	cmp	r3, r9
 8015aba:	dc36      	bgt.n	8015b2a <__gethex+0x216>
 8015abc:	f04f 0902 	mov.w	r9, #2
 8015ac0:	4629      	mov	r1, r5
 8015ac2:	4620      	mov	r0, r4
 8015ac4:	f7ff febe 	bl	8015844 <rshift>
 8015ac8:	442f      	add	r7, r5
 8015aca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ace:	42bb      	cmp	r3, r7
 8015ad0:	da42      	bge.n	8015b58 <__gethex+0x244>
 8015ad2:	9801      	ldr	r0, [sp, #4]
 8015ad4:	4621      	mov	r1, r4
 8015ad6:	f7fd ff75 	bl	80139c4 <_Bfree>
 8015ada:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015adc:	2300      	movs	r3, #0
 8015ade:	6013      	str	r3, [r2, #0]
 8015ae0:	25a3      	movs	r5, #163	@ 0xa3
 8015ae2:	e793      	b.n	8015a0c <__gethex+0xf8>
 8015ae4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015ae8:	2a2e      	cmp	r2, #46	@ 0x2e
 8015aea:	d012      	beq.n	8015b12 <__gethex+0x1fe>
 8015aec:	2b20      	cmp	r3, #32
 8015aee:	d104      	bne.n	8015afa <__gethex+0x1e6>
 8015af0:	f845 bb04 	str.w	fp, [r5], #4
 8015af4:	f04f 0b00 	mov.w	fp, #0
 8015af8:	465b      	mov	r3, fp
 8015afa:	7830      	ldrb	r0, [r6, #0]
 8015afc:	9303      	str	r3, [sp, #12]
 8015afe:	f7ff fef3 	bl	80158e8 <__hexdig_fun>
 8015b02:	9b03      	ldr	r3, [sp, #12]
 8015b04:	f000 000f 	and.w	r0, r0, #15
 8015b08:	4098      	lsls	r0, r3
 8015b0a:	ea4b 0b00 	orr.w	fp, fp, r0
 8015b0e:	3304      	adds	r3, #4
 8015b10:	e7ae      	b.n	8015a70 <__gethex+0x15c>
 8015b12:	45b1      	cmp	r9, r6
 8015b14:	d8ea      	bhi.n	8015aec <__gethex+0x1d8>
 8015b16:	492b      	ldr	r1, [pc, #172]	@ (8015bc4 <__gethex+0x2b0>)
 8015b18:	9303      	str	r3, [sp, #12]
 8015b1a:	2201      	movs	r2, #1
 8015b1c:	4630      	mov	r0, r6
 8015b1e:	f7ff fe37 	bl	8015790 <strncmp>
 8015b22:	9b03      	ldr	r3, [sp, #12]
 8015b24:	2800      	cmp	r0, #0
 8015b26:	d1e1      	bne.n	8015aec <__gethex+0x1d8>
 8015b28:	e7a2      	b.n	8015a70 <__gethex+0x15c>
 8015b2a:	1ea9      	subs	r1, r5, #2
 8015b2c:	4620      	mov	r0, r4
 8015b2e:	f7fe fb92 	bl	8014256 <__any_on>
 8015b32:	2800      	cmp	r0, #0
 8015b34:	d0c2      	beq.n	8015abc <__gethex+0x1a8>
 8015b36:	f04f 0903 	mov.w	r9, #3
 8015b3a:	e7c1      	b.n	8015ac0 <__gethex+0x1ac>
 8015b3c:	da09      	bge.n	8015b52 <__gethex+0x23e>
 8015b3e:	1b75      	subs	r5, r6, r5
 8015b40:	4621      	mov	r1, r4
 8015b42:	9801      	ldr	r0, [sp, #4]
 8015b44:	462a      	mov	r2, r5
 8015b46:	f7fe f94d 	bl	8013de4 <__lshift>
 8015b4a:	1b7f      	subs	r7, r7, r5
 8015b4c:	4604      	mov	r4, r0
 8015b4e:	f100 0a14 	add.w	sl, r0, #20
 8015b52:	f04f 0900 	mov.w	r9, #0
 8015b56:	e7b8      	b.n	8015aca <__gethex+0x1b6>
 8015b58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015b5c:	42bd      	cmp	r5, r7
 8015b5e:	dd6f      	ble.n	8015c40 <__gethex+0x32c>
 8015b60:	1bed      	subs	r5, r5, r7
 8015b62:	42ae      	cmp	r6, r5
 8015b64:	dc34      	bgt.n	8015bd0 <__gethex+0x2bc>
 8015b66:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015b6a:	2b02      	cmp	r3, #2
 8015b6c:	d022      	beq.n	8015bb4 <__gethex+0x2a0>
 8015b6e:	2b03      	cmp	r3, #3
 8015b70:	d024      	beq.n	8015bbc <__gethex+0x2a8>
 8015b72:	2b01      	cmp	r3, #1
 8015b74:	d115      	bne.n	8015ba2 <__gethex+0x28e>
 8015b76:	42ae      	cmp	r6, r5
 8015b78:	d113      	bne.n	8015ba2 <__gethex+0x28e>
 8015b7a:	2e01      	cmp	r6, #1
 8015b7c:	d10b      	bne.n	8015b96 <__gethex+0x282>
 8015b7e:	9a02      	ldr	r2, [sp, #8]
 8015b80:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b84:	6013      	str	r3, [r2, #0]
 8015b86:	2301      	movs	r3, #1
 8015b88:	6123      	str	r3, [r4, #16]
 8015b8a:	f8ca 3000 	str.w	r3, [sl]
 8015b8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015b90:	2562      	movs	r5, #98	@ 0x62
 8015b92:	601c      	str	r4, [r3, #0]
 8015b94:	e73a      	b.n	8015a0c <__gethex+0xf8>
 8015b96:	1e71      	subs	r1, r6, #1
 8015b98:	4620      	mov	r0, r4
 8015b9a:	f7fe fb5c 	bl	8014256 <__any_on>
 8015b9e:	2800      	cmp	r0, #0
 8015ba0:	d1ed      	bne.n	8015b7e <__gethex+0x26a>
 8015ba2:	9801      	ldr	r0, [sp, #4]
 8015ba4:	4621      	mov	r1, r4
 8015ba6:	f7fd ff0d 	bl	80139c4 <_Bfree>
 8015baa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015bac:	2300      	movs	r3, #0
 8015bae:	6013      	str	r3, [r2, #0]
 8015bb0:	2550      	movs	r5, #80	@ 0x50
 8015bb2:	e72b      	b.n	8015a0c <__gethex+0xf8>
 8015bb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d1f3      	bne.n	8015ba2 <__gethex+0x28e>
 8015bba:	e7e0      	b.n	8015b7e <__gethex+0x26a>
 8015bbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015bbe:	2b00      	cmp	r3, #0
 8015bc0:	d1dd      	bne.n	8015b7e <__gethex+0x26a>
 8015bc2:	e7ee      	b.n	8015ba2 <__gethex+0x28e>
 8015bc4:	080174b7 	.word	0x080174b7
 8015bc8:	0801744d 	.word	0x0801744d
 8015bcc:	0801750e 	.word	0x0801750e
 8015bd0:	1e6f      	subs	r7, r5, #1
 8015bd2:	f1b9 0f00 	cmp.w	r9, #0
 8015bd6:	d130      	bne.n	8015c3a <__gethex+0x326>
 8015bd8:	b127      	cbz	r7, 8015be4 <__gethex+0x2d0>
 8015bda:	4639      	mov	r1, r7
 8015bdc:	4620      	mov	r0, r4
 8015bde:	f7fe fb3a 	bl	8014256 <__any_on>
 8015be2:	4681      	mov	r9, r0
 8015be4:	117a      	asrs	r2, r7, #5
 8015be6:	2301      	movs	r3, #1
 8015be8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015bec:	f007 071f 	and.w	r7, r7, #31
 8015bf0:	40bb      	lsls	r3, r7
 8015bf2:	4213      	tst	r3, r2
 8015bf4:	4629      	mov	r1, r5
 8015bf6:	4620      	mov	r0, r4
 8015bf8:	bf18      	it	ne
 8015bfa:	f049 0902 	orrne.w	r9, r9, #2
 8015bfe:	f7ff fe21 	bl	8015844 <rshift>
 8015c02:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015c06:	1b76      	subs	r6, r6, r5
 8015c08:	2502      	movs	r5, #2
 8015c0a:	f1b9 0f00 	cmp.w	r9, #0
 8015c0e:	d047      	beq.n	8015ca0 <__gethex+0x38c>
 8015c10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015c14:	2b02      	cmp	r3, #2
 8015c16:	d015      	beq.n	8015c44 <__gethex+0x330>
 8015c18:	2b03      	cmp	r3, #3
 8015c1a:	d017      	beq.n	8015c4c <__gethex+0x338>
 8015c1c:	2b01      	cmp	r3, #1
 8015c1e:	d109      	bne.n	8015c34 <__gethex+0x320>
 8015c20:	f019 0f02 	tst.w	r9, #2
 8015c24:	d006      	beq.n	8015c34 <__gethex+0x320>
 8015c26:	f8da 3000 	ldr.w	r3, [sl]
 8015c2a:	ea49 0903 	orr.w	r9, r9, r3
 8015c2e:	f019 0f01 	tst.w	r9, #1
 8015c32:	d10e      	bne.n	8015c52 <__gethex+0x33e>
 8015c34:	f045 0510 	orr.w	r5, r5, #16
 8015c38:	e032      	b.n	8015ca0 <__gethex+0x38c>
 8015c3a:	f04f 0901 	mov.w	r9, #1
 8015c3e:	e7d1      	b.n	8015be4 <__gethex+0x2d0>
 8015c40:	2501      	movs	r5, #1
 8015c42:	e7e2      	b.n	8015c0a <__gethex+0x2f6>
 8015c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015c46:	f1c3 0301 	rsb	r3, r3, #1
 8015c4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015c4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d0f0      	beq.n	8015c34 <__gethex+0x320>
 8015c52:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015c56:	f104 0314 	add.w	r3, r4, #20
 8015c5a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015c5e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015c62:	f04f 0c00 	mov.w	ip, #0
 8015c66:	4618      	mov	r0, r3
 8015c68:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c6c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015c70:	d01b      	beq.n	8015caa <__gethex+0x396>
 8015c72:	3201      	adds	r2, #1
 8015c74:	6002      	str	r2, [r0, #0]
 8015c76:	2d02      	cmp	r5, #2
 8015c78:	f104 0314 	add.w	r3, r4, #20
 8015c7c:	d13c      	bne.n	8015cf8 <__gethex+0x3e4>
 8015c7e:	f8d8 2000 	ldr.w	r2, [r8]
 8015c82:	3a01      	subs	r2, #1
 8015c84:	42b2      	cmp	r2, r6
 8015c86:	d109      	bne.n	8015c9c <__gethex+0x388>
 8015c88:	1171      	asrs	r1, r6, #5
 8015c8a:	2201      	movs	r2, #1
 8015c8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015c90:	f006 061f 	and.w	r6, r6, #31
 8015c94:	fa02 f606 	lsl.w	r6, r2, r6
 8015c98:	421e      	tst	r6, r3
 8015c9a:	d13a      	bne.n	8015d12 <__gethex+0x3fe>
 8015c9c:	f045 0520 	orr.w	r5, r5, #32
 8015ca0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015ca2:	601c      	str	r4, [r3, #0]
 8015ca4:	9b02      	ldr	r3, [sp, #8]
 8015ca6:	601f      	str	r7, [r3, #0]
 8015ca8:	e6b0      	b.n	8015a0c <__gethex+0xf8>
 8015caa:	4299      	cmp	r1, r3
 8015cac:	f843 cc04 	str.w	ip, [r3, #-4]
 8015cb0:	d8d9      	bhi.n	8015c66 <__gethex+0x352>
 8015cb2:	68a3      	ldr	r3, [r4, #8]
 8015cb4:	459b      	cmp	fp, r3
 8015cb6:	db17      	blt.n	8015ce8 <__gethex+0x3d4>
 8015cb8:	6861      	ldr	r1, [r4, #4]
 8015cba:	9801      	ldr	r0, [sp, #4]
 8015cbc:	3101      	adds	r1, #1
 8015cbe:	f7fd fe41 	bl	8013944 <_Balloc>
 8015cc2:	4681      	mov	r9, r0
 8015cc4:	b918      	cbnz	r0, 8015cce <__gethex+0x3ba>
 8015cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8015d30 <__gethex+0x41c>)
 8015cc8:	4602      	mov	r2, r0
 8015cca:	2184      	movs	r1, #132	@ 0x84
 8015ccc:	e6c5      	b.n	8015a5a <__gethex+0x146>
 8015cce:	6922      	ldr	r2, [r4, #16]
 8015cd0:	3202      	adds	r2, #2
 8015cd2:	f104 010c 	add.w	r1, r4, #12
 8015cd6:	0092      	lsls	r2, r2, #2
 8015cd8:	300c      	adds	r0, #12
 8015cda:	f7fc ff7c 	bl	8012bd6 <memcpy>
 8015cde:	4621      	mov	r1, r4
 8015ce0:	9801      	ldr	r0, [sp, #4]
 8015ce2:	f7fd fe6f 	bl	80139c4 <_Bfree>
 8015ce6:	464c      	mov	r4, r9
 8015ce8:	6923      	ldr	r3, [r4, #16]
 8015cea:	1c5a      	adds	r2, r3, #1
 8015cec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015cf0:	6122      	str	r2, [r4, #16]
 8015cf2:	2201      	movs	r2, #1
 8015cf4:	615a      	str	r2, [r3, #20]
 8015cf6:	e7be      	b.n	8015c76 <__gethex+0x362>
 8015cf8:	6922      	ldr	r2, [r4, #16]
 8015cfa:	455a      	cmp	r2, fp
 8015cfc:	dd0b      	ble.n	8015d16 <__gethex+0x402>
 8015cfe:	2101      	movs	r1, #1
 8015d00:	4620      	mov	r0, r4
 8015d02:	f7ff fd9f 	bl	8015844 <rshift>
 8015d06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015d0a:	3701      	adds	r7, #1
 8015d0c:	42bb      	cmp	r3, r7
 8015d0e:	f6ff aee0 	blt.w	8015ad2 <__gethex+0x1be>
 8015d12:	2501      	movs	r5, #1
 8015d14:	e7c2      	b.n	8015c9c <__gethex+0x388>
 8015d16:	f016 061f 	ands.w	r6, r6, #31
 8015d1a:	d0fa      	beq.n	8015d12 <__gethex+0x3fe>
 8015d1c:	4453      	add	r3, sl
 8015d1e:	f1c6 0620 	rsb	r6, r6, #32
 8015d22:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015d26:	f7fd feff 	bl	8013b28 <__hi0bits>
 8015d2a:	42b0      	cmp	r0, r6
 8015d2c:	dbe7      	blt.n	8015cfe <__gethex+0x3ea>
 8015d2e:	e7f0      	b.n	8015d12 <__gethex+0x3fe>
 8015d30:	0801744d 	.word	0x0801744d

08015d34 <L_shift>:
 8015d34:	f1c2 0208 	rsb	r2, r2, #8
 8015d38:	0092      	lsls	r2, r2, #2
 8015d3a:	b570      	push	{r4, r5, r6, lr}
 8015d3c:	f1c2 0620 	rsb	r6, r2, #32
 8015d40:	6843      	ldr	r3, [r0, #4]
 8015d42:	6804      	ldr	r4, [r0, #0]
 8015d44:	fa03 f506 	lsl.w	r5, r3, r6
 8015d48:	432c      	orrs	r4, r5
 8015d4a:	40d3      	lsrs	r3, r2
 8015d4c:	6004      	str	r4, [r0, #0]
 8015d4e:	f840 3f04 	str.w	r3, [r0, #4]!
 8015d52:	4288      	cmp	r0, r1
 8015d54:	d3f4      	bcc.n	8015d40 <L_shift+0xc>
 8015d56:	bd70      	pop	{r4, r5, r6, pc}

08015d58 <__match>:
 8015d58:	b530      	push	{r4, r5, lr}
 8015d5a:	6803      	ldr	r3, [r0, #0]
 8015d5c:	3301      	adds	r3, #1
 8015d5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015d62:	b914      	cbnz	r4, 8015d6a <__match+0x12>
 8015d64:	6003      	str	r3, [r0, #0]
 8015d66:	2001      	movs	r0, #1
 8015d68:	bd30      	pop	{r4, r5, pc}
 8015d6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015d6e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015d72:	2d19      	cmp	r5, #25
 8015d74:	bf98      	it	ls
 8015d76:	3220      	addls	r2, #32
 8015d78:	42a2      	cmp	r2, r4
 8015d7a:	d0f0      	beq.n	8015d5e <__match+0x6>
 8015d7c:	2000      	movs	r0, #0
 8015d7e:	e7f3      	b.n	8015d68 <__match+0x10>

08015d80 <__hexnan>:
 8015d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d84:	680b      	ldr	r3, [r1, #0]
 8015d86:	6801      	ldr	r1, [r0, #0]
 8015d88:	115e      	asrs	r6, r3, #5
 8015d8a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015d8e:	f013 031f 	ands.w	r3, r3, #31
 8015d92:	b087      	sub	sp, #28
 8015d94:	bf18      	it	ne
 8015d96:	3604      	addne	r6, #4
 8015d98:	2500      	movs	r5, #0
 8015d9a:	1f37      	subs	r7, r6, #4
 8015d9c:	4682      	mov	sl, r0
 8015d9e:	4690      	mov	r8, r2
 8015da0:	9301      	str	r3, [sp, #4]
 8015da2:	f846 5c04 	str.w	r5, [r6, #-4]
 8015da6:	46b9      	mov	r9, r7
 8015da8:	463c      	mov	r4, r7
 8015daa:	9502      	str	r5, [sp, #8]
 8015dac:	46ab      	mov	fp, r5
 8015dae:	784a      	ldrb	r2, [r1, #1]
 8015db0:	1c4b      	adds	r3, r1, #1
 8015db2:	9303      	str	r3, [sp, #12]
 8015db4:	b342      	cbz	r2, 8015e08 <__hexnan+0x88>
 8015db6:	4610      	mov	r0, r2
 8015db8:	9105      	str	r1, [sp, #20]
 8015dba:	9204      	str	r2, [sp, #16]
 8015dbc:	f7ff fd94 	bl	80158e8 <__hexdig_fun>
 8015dc0:	2800      	cmp	r0, #0
 8015dc2:	d151      	bne.n	8015e68 <__hexnan+0xe8>
 8015dc4:	9a04      	ldr	r2, [sp, #16]
 8015dc6:	9905      	ldr	r1, [sp, #20]
 8015dc8:	2a20      	cmp	r2, #32
 8015dca:	d818      	bhi.n	8015dfe <__hexnan+0x7e>
 8015dcc:	9b02      	ldr	r3, [sp, #8]
 8015dce:	459b      	cmp	fp, r3
 8015dd0:	dd13      	ble.n	8015dfa <__hexnan+0x7a>
 8015dd2:	454c      	cmp	r4, r9
 8015dd4:	d206      	bcs.n	8015de4 <__hexnan+0x64>
 8015dd6:	2d07      	cmp	r5, #7
 8015dd8:	dc04      	bgt.n	8015de4 <__hexnan+0x64>
 8015dda:	462a      	mov	r2, r5
 8015ddc:	4649      	mov	r1, r9
 8015dde:	4620      	mov	r0, r4
 8015de0:	f7ff ffa8 	bl	8015d34 <L_shift>
 8015de4:	4544      	cmp	r4, r8
 8015de6:	d952      	bls.n	8015e8e <__hexnan+0x10e>
 8015de8:	2300      	movs	r3, #0
 8015dea:	f1a4 0904 	sub.w	r9, r4, #4
 8015dee:	f844 3c04 	str.w	r3, [r4, #-4]
 8015df2:	f8cd b008 	str.w	fp, [sp, #8]
 8015df6:	464c      	mov	r4, r9
 8015df8:	461d      	mov	r5, r3
 8015dfa:	9903      	ldr	r1, [sp, #12]
 8015dfc:	e7d7      	b.n	8015dae <__hexnan+0x2e>
 8015dfe:	2a29      	cmp	r2, #41	@ 0x29
 8015e00:	d157      	bne.n	8015eb2 <__hexnan+0x132>
 8015e02:	3102      	adds	r1, #2
 8015e04:	f8ca 1000 	str.w	r1, [sl]
 8015e08:	f1bb 0f00 	cmp.w	fp, #0
 8015e0c:	d051      	beq.n	8015eb2 <__hexnan+0x132>
 8015e0e:	454c      	cmp	r4, r9
 8015e10:	d206      	bcs.n	8015e20 <__hexnan+0xa0>
 8015e12:	2d07      	cmp	r5, #7
 8015e14:	dc04      	bgt.n	8015e20 <__hexnan+0xa0>
 8015e16:	462a      	mov	r2, r5
 8015e18:	4649      	mov	r1, r9
 8015e1a:	4620      	mov	r0, r4
 8015e1c:	f7ff ff8a 	bl	8015d34 <L_shift>
 8015e20:	4544      	cmp	r4, r8
 8015e22:	d936      	bls.n	8015e92 <__hexnan+0x112>
 8015e24:	f1a8 0204 	sub.w	r2, r8, #4
 8015e28:	4623      	mov	r3, r4
 8015e2a:	f853 1b04 	ldr.w	r1, [r3], #4
 8015e2e:	f842 1f04 	str.w	r1, [r2, #4]!
 8015e32:	429f      	cmp	r7, r3
 8015e34:	d2f9      	bcs.n	8015e2a <__hexnan+0xaa>
 8015e36:	1b3b      	subs	r3, r7, r4
 8015e38:	f023 0303 	bic.w	r3, r3, #3
 8015e3c:	3304      	adds	r3, #4
 8015e3e:	3401      	adds	r4, #1
 8015e40:	3e03      	subs	r6, #3
 8015e42:	42b4      	cmp	r4, r6
 8015e44:	bf88      	it	hi
 8015e46:	2304      	movhi	r3, #4
 8015e48:	4443      	add	r3, r8
 8015e4a:	2200      	movs	r2, #0
 8015e4c:	f843 2b04 	str.w	r2, [r3], #4
 8015e50:	429f      	cmp	r7, r3
 8015e52:	d2fb      	bcs.n	8015e4c <__hexnan+0xcc>
 8015e54:	683b      	ldr	r3, [r7, #0]
 8015e56:	b91b      	cbnz	r3, 8015e60 <__hexnan+0xe0>
 8015e58:	4547      	cmp	r7, r8
 8015e5a:	d128      	bne.n	8015eae <__hexnan+0x12e>
 8015e5c:	2301      	movs	r3, #1
 8015e5e:	603b      	str	r3, [r7, #0]
 8015e60:	2005      	movs	r0, #5
 8015e62:	b007      	add	sp, #28
 8015e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e68:	3501      	adds	r5, #1
 8015e6a:	2d08      	cmp	r5, #8
 8015e6c:	f10b 0b01 	add.w	fp, fp, #1
 8015e70:	dd06      	ble.n	8015e80 <__hexnan+0x100>
 8015e72:	4544      	cmp	r4, r8
 8015e74:	d9c1      	bls.n	8015dfa <__hexnan+0x7a>
 8015e76:	2300      	movs	r3, #0
 8015e78:	f844 3c04 	str.w	r3, [r4, #-4]
 8015e7c:	2501      	movs	r5, #1
 8015e7e:	3c04      	subs	r4, #4
 8015e80:	6822      	ldr	r2, [r4, #0]
 8015e82:	f000 000f 	and.w	r0, r0, #15
 8015e86:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015e8a:	6020      	str	r0, [r4, #0]
 8015e8c:	e7b5      	b.n	8015dfa <__hexnan+0x7a>
 8015e8e:	2508      	movs	r5, #8
 8015e90:	e7b3      	b.n	8015dfa <__hexnan+0x7a>
 8015e92:	9b01      	ldr	r3, [sp, #4]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d0dd      	beq.n	8015e54 <__hexnan+0xd4>
 8015e98:	f1c3 0320 	rsb	r3, r3, #32
 8015e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8015ea0:	40da      	lsrs	r2, r3
 8015ea2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015ea6:	4013      	ands	r3, r2
 8015ea8:	f846 3c04 	str.w	r3, [r6, #-4]
 8015eac:	e7d2      	b.n	8015e54 <__hexnan+0xd4>
 8015eae:	3f04      	subs	r7, #4
 8015eb0:	e7d0      	b.n	8015e54 <__hexnan+0xd4>
 8015eb2:	2004      	movs	r0, #4
 8015eb4:	e7d5      	b.n	8015e62 <__hexnan+0xe2>

08015eb6 <__ascii_mbtowc>:
 8015eb6:	b082      	sub	sp, #8
 8015eb8:	b901      	cbnz	r1, 8015ebc <__ascii_mbtowc+0x6>
 8015eba:	a901      	add	r1, sp, #4
 8015ebc:	b142      	cbz	r2, 8015ed0 <__ascii_mbtowc+0x1a>
 8015ebe:	b14b      	cbz	r3, 8015ed4 <__ascii_mbtowc+0x1e>
 8015ec0:	7813      	ldrb	r3, [r2, #0]
 8015ec2:	600b      	str	r3, [r1, #0]
 8015ec4:	7812      	ldrb	r2, [r2, #0]
 8015ec6:	1e10      	subs	r0, r2, #0
 8015ec8:	bf18      	it	ne
 8015eca:	2001      	movne	r0, #1
 8015ecc:	b002      	add	sp, #8
 8015ece:	4770      	bx	lr
 8015ed0:	4610      	mov	r0, r2
 8015ed2:	e7fb      	b.n	8015ecc <__ascii_mbtowc+0x16>
 8015ed4:	f06f 0001 	mvn.w	r0, #1
 8015ed8:	e7f8      	b.n	8015ecc <__ascii_mbtowc+0x16>

08015eda <_realloc_r>:
 8015eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ede:	4607      	mov	r7, r0
 8015ee0:	4614      	mov	r4, r2
 8015ee2:	460d      	mov	r5, r1
 8015ee4:	b921      	cbnz	r1, 8015ef0 <_realloc_r+0x16>
 8015ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015eea:	4611      	mov	r1, r2
 8015eec:	f7fb bcc0 	b.w	8011870 <_malloc_r>
 8015ef0:	b92a      	cbnz	r2, 8015efe <_realloc_r+0x24>
 8015ef2:	f7fd fcdd 	bl	80138b0 <_free_r>
 8015ef6:	4625      	mov	r5, r4
 8015ef8:	4628      	mov	r0, r5
 8015efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015efe:	f000 f840 	bl	8015f82 <_malloc_usable_size_r>
 8015f02:	4284      	cmp	r4, r0
 8015f04:	4606      	mov	r6, r0
 8015f06:	d802      	bhi.n	8015f0e <_realloc_r+0x34>
 8015f08:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015f0c:	d8f4      	bhi.n	8015ef8 <_realloc_r+0x1e>
 8015f0e:	4621      	mov	r1, r4
 8015f10:	4638      	mov	r0, r7
 8015f12:	f7fb fcad 	bl	8011870 <_malloc_r>
 8015f16:	4680      	mov	r8, r0
 8015f18:	b908      	cbnz	r0, 8015f1e <_realloc_r+0x44>
 8015f1a:	4645      	mov	r5, r8
 8015f1c:	e7ec      	b.n	8015ef8 <_realloc_r+0x1e>
 8015f1e:	42b4      	cmp	r4, r6
 8015f20:	4622      	mov	r2, r4
 8015f22:	4629      	mov	r1, r5
 8015f24:	bf28      	it	cs
 8015f26:	4632      	movcs	r2, r6
 8015f28:	f7fc fe55 	bl	8012bd6 <memcpy>
 8015f2c:	4629      	mov	r1, r5
 8015f2e:	4638      	mov	r0, r7
 8015f30:	f7fd fcbe 	bl	80138b0 <_free_r>
 8015f34:	e7f1      	b.n	8015f1a <_realloc_r+0x40>

08015f36 <__ascii_wctomb>:
 8015f36:	4603      	mov	r3, r0
 8015f38:	4608      	mov	r0, r1
 8015f3a:	b141      	cbz	r1, 8015f4e <__ascii_wctomb+0x18>
 8015f3c:	2aff      	cmp	r2, #255	@ 0xff
 8015f3e:	d904      	bls.n	8015f4a <__ascii_wctomb+0x14>
 8015f40:	228a      	movs	r2, #138	@ 0x8a
 8015f42:	601a      	str	r2, [r3, #0]
 8015f44:	f04f 30ff 	mov.w	r0, #4294967295
 8015f48:	4770      	bx	lr
 8015f4a:	700a      	strb	r2, [r1, #0]
 8015f4c:	2001      	movs	r0, #1
 8015f4e:	4770      	bx	lr

08015f50 <fiprintf>:
 8015f50:	b40e      	push	{r1, r2, r3}
 8015f52:	b503      	push	{r0, r1, lr}
 8015f54:	4601      	mov	r1, r0
 8015f56:	ab03      	add	r3, sp, #12
 8015f58:	4805      	ldr	r0, [pc, #20]	@ (8015f70 <fiprintf+0x20>)
 8015f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015f5e:	6800      	ldr	r0, [r0, #0]
 8015f60:	9301      	str	r3, [sp, #4]
 8015f62:	f7ff f9a1 	bl	80152a8 <_vfiprintf_r>
 8015f66:	b002      	add	sp, #8
 8015f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8015f6c:	b003      	add	sp, #12
 8015f6e:	4770      	bx	lr
 8015f70:	2000005c 	.word	0x2000005c

08015f74 <abort>:
 8015f74:	b508      	push	{r3, lr}
 8015f76:	2006      	movs	r0, #6
 8015f78:	f000 f834 	bl	8015fe4 <raise>
 8015f7c:	2001      	movs	r0, #1
 8015f7e:	f7f4 fcaf 	bl	800a8e0 <_exit>

08015f82 <_malloc_usable_size_r>:
 8015f82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015f86:	1f18      	subs	r0, r3, #4
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	bfbc      	itt	lt
 8015f8c:	580b      	ldrlt	r3, [r1, r0]
 8015f8e:	18c0      	addlt	r0, r0, r3
 8015f90:	4770      	bx	lr

08015f92 <_raise_r>:
 8015f92:	291f      	cmp	r1, #31
 8015f94:	b538      	push	{r3, r4, r5, lr}
 8015f96:	4605      	mov	r5, r0
 8015f98:	460c      	mov	r4, r1
 8015f9a:	d904      	bls.n	8015fa6 <_raise_r+0x14>
 8015f9c:	2316      	movs	r3, #22
 8015f9e:	6003      	str	r3, [r0, #0]
 8015fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8015fa4:	bd38      	pop	{r3, r4, r5, pc}
 8015fa6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015fa8:	b112      	cbz	r2, 8015fb0 <_raise_r+0x1e>
 8015faa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015fae:	b94b      	cbnz	r3, 8015fc4 <_raise_r+0x32>
 8015fb0:	4628      	mov	r0, r5
 8015fb2:	f000 f831 	bl	8016018 <_getpid_r>
 8015fb6:	4622      	mov	r2, r4
 8015fb8:	4601      	mov	r1, r0
 8015fba:	4628      	mov	r0, r5
 8015fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015fc0:	f000 b818 	b.w	8015ff4 <_kill_r>
 8015fc4:	2b01      	cmp	r3, #1
 8015fc6:	d00a      	beq.n	8015fde <_raise_r+0x4c>
 8015fc8:	1c59      	adds	r1, r3, #1
 8015fca:	d103      	bne.n	8015fd4 <_raise_r+0x42>
 8015fcc:	2316      	movs	r3, #22
 8015fce:	6003      	str	r3, [r0, #0]
 8015fd0:	2001      	movs	r0, #1
 8015fd2:	e7e7      	b.n	8015fa4 <_raise_r+0x12>
 8015fd4:	2100      	movs	r1, #0
 8015fd6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015fda:	4620      	mov	r0, r4
 8015fdc:	4798      	blx	r3
 8015fde:	2000      	movs	r0, #0
 8015fe0:	e7e0      	b.n	8015fa4 <_raise_r+0x12>
	...

08015fe4 <raise>:
 8015fe4:	4b02      	ldr	r3, [pc, #8]	@ (8015ff0 <raise+0xc>)
 8015fe6:	4601      	mov	r1, r0
 8015fe8:	6818      	ldr	r0, [r3, #0]
 8015fea:	f7ff bfd2 	b.w	8015f92 <_raise_r>
 8015fee:	bf00      	nop
 8015ff0:	2000005c 	.word	0x2000005c

08015ff4 <_kill_r>:
 8015ff4:	b538      	push	{r3, r4, r5, lr}
 8015ff6:	4d07      	ldr	r5, [pc, #28]	@ (8016014 <_kill_r+0x20>)
 8015ff8:	2300      	movs	r3, #0
 8015ffa:	4604      	mov	r4, r0
 8015ffc:	4608      	mov	r0, r1
 8015ffe:	4611      	mov	r1, r2
 8016000:	602b      	str	r3, [r5, #0]
 8016002:	f7f4 fc5d 	bl	800a8c0 <_kill>
 8016006:	1c43      	adds	r3, r0, #1
 8016008:	d102      	bne.n	8016010 <_kill_r+0x1c>
 801600a:	682b      	ldr	r3, [r5, #0]
 801600c:	b103      	cbz	r3, 8016010 <_kill_r+0x1c>
 801600e:	6023      	str	r3, [r4, #0]
 8016010:	bd38      	pop	{r3, r4, r5, pc}
 8016012:	bf00      	nop
 8016014:	20000d08 	.word	0x20000d08

08016018 <_getpid_r>:
 8016018:	f7f4 bc4a 	b.w	800a8b0 <_getpid>

0801601c <_init>:
 801601c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801601e:	bf00      	nop
 8016020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016022:	bc08      	pop	{r3}
 8016024:	469e      	mov	lr, r3
 8016026:	4770      	bx	lr

08016028 <_fini>:
 8016028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801602a:	bf00      	nop
 801602c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801602e:	bc08      	pop	{r3}
 8016030:	469e      	mov	lr, r3
 8016032:	4770      	bx	lr
