Analysis & Synthesis report for miniMIPS
Mon Sep 23 18:00:13 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |miniMIPS|controller:cont|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for datapath:dp|regfile:rf|altsyncram:RAM_rtl_0|altsyncram_96n1:auto_generated
 16. Source assignments for datapath:dp|regfile:rf|altsyncram:RAM_rtl_1|altsyncram_96n1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |miniMIPS
 18. Parameter Settings for User Entity Instance: controller:cont
 19. Parameter Settings for User Entity Instance: datapath:dp
 20. Parameter Settings for User Entity Instance: datapath:dp|mux2:regmux
 21. Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir0
 22. Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir1
 23. Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir2
 24. Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir3
 25. Parameter Settings for User Entity Instance: datapath:dp|flopenr:pcreg
 26. Parameter Settings for User Entity Instance: datapath:dp|flopr:mdr
 27. Parameter Settings for User Entity Instance: datapath:dp|flopr:areg
 28. Parameter Settings for User Entity Instance: datapath:dp|flopr:wrd
 29. Parameter Settings for User Entity Instance: datapath:dp|flopr:res
 30. Parameter Settings for User Entity Instance: datapath:dp|mux2:adrmux
 31. Parameter Settings for User Entity Instance: datapath:dp|mux2:src1mux
 32. Parameter Settings for User Entity Instance: datapath:dp|mux4:src2mux
 33. Parameter Settings for User Entity Instance: datapath:dp|mux4:pcmux
 34. Parameter Settings for User Entity Instance: datapath:dp|mux2:wdmux
 35. Parameter Settings for User Entity Instance: datapath:dp|regfile:rf
 36. Parameter Settings for User Entity Instance: datapath:dp|alu:alunit
 37. Parameter Settings for User Entity Instance: datapath:dp|zerodetect:zd
 38. Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:RAM_rtl_0
 39. Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:RAM_rtl_1
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "datapath:dp|mux4:pcmux"
 42. Port Connectivity Checks: "datapath:dp|mux4:src2mux"
 43. Port Connectivity Checks: "datapath:dp"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 23 18:00:13 2024          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; miniMIPS                                       ;
; Top-level Entity Name           ; miniMIPS                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 124                                            ;
; Total pins                      ; 27                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 128                                            ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; miniMIPS           ; miniMIPS           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                           ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; miniMIPS.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v                                ;         ;
; reg.dat                                   ; yes             ; Auto-Found Unspecified File                           ; C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/reg.dat                                   ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf                               ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                        ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc                                  ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc                               ;         ;
; aglobal231.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                               ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc                                   ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc                                   ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc                                 ;         ;
; db/altsyncram_96n1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/db/altsyncram_96n1.tdf                    ;         ;
; db/miniMIPS.ram0_regfile_66da57bc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/db/miniMIPS.ram0_regfile_66da57bc.hdl.mif ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 88        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 145       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 20        ;
;     -- 5 input functions                    ; 46        ;
;     -- 4 input functions                    ; 29        ;
;     -- <=3 input functions                  ; 50        ;
;                                             ;           ;
; Dedicated logic registers                   ; 124       ;
;                                             ;           ;
; I/O pins                                    ; 27        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 128       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 140       ;
; Total fan-out                               ; 1091      ;
; Average fan-out                             ; 3.22      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |miniMIPS                                    ; 145 (0)             ; 124 (0)                   ; 128               ; 0          ; 27   ; 0            ; |miniMIPS                                                                            ; miniMIPS        ; work         ;
;    |alucontrol:ac|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|alucontrol:ac                                                              ; alucontrol      ; work         ;
;    |controller:cont|                         ; 28 (28)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|controller:cont                                                            ; controller      ; work         ;
;    |datapath:dp|                             ; 110 (0)             ; 109 (0)                   ; 128               ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp                                                                ; datapath        ; work         ;
;       |alu:alunit|                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|alu:alunit                                                     ; alu             ; work         ;
;       |flopenr:ir0|                          ; 1 (1)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopenr:ir0                                                    ; flopenr         ; work         ;
;       |flopenr:ir1|                          ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopenr:ir1                                                    ; flopenr         ; work         ;
;       |flopenr:ir2|                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopenr:ir2                                                    ; flopenr         ; work         ;
;       |flopenr:ir3|                          ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopenr:ir3                                                    ; flopenr         ; work         ;
;       |flopenr:pcreg|                        ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopenr:pcreg                                                  ; flopenr         ; work         ;
;       |flopr:areg|                           ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopr:areg                                                     ; flopr           ; work         ;
;       |flopr:mdr|                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopr:mdr                                                      ; flopr           ; work         ;
;       |flopr:res|                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopr:res                                                      ; flopr           ; work         ;
;       |flopr:wrd|                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|flopr:wrd                                                      ; flopr           ; work         ;
;       |mux2:adrmux|                          ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|mux2:adrmux                                                    ; mux2            ; work         ;
;       |mux2:regmux|                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|mux2:regmux                                                    ; mux2            ; work         ;
;       |mux2:src1mux|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|mux2:src1mux                                                   ; mux2            ; work         ;
;       |mux2:wdmux|                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|mux2:wdmux                                                     ; mux2            ; work         ;
;       |mux4:src2mux|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|mux4:src2mux                                                   ; mux4            ; work         ;
;       |regfile:rf|                           ; 22 (22)             ; 46 (46)                   ; 128               ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|regfile:rf                                                     ; regfile         ; work         ;
;          |altsyncram:RAM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|regfile:rf|altsyncram:RAM_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_96n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|regfile:rf|altsyncram:RAM_rtl_0|altsyncram_96n1:auto_generated ; altsyncram_96n1 ; work         ;
;          |altsyncram:RAM_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|regfile:rf|altsyncram:RAM_rtl_1                                ; altsyncram      ; work         ;
;             |altsyncram_96n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |miniMIPS|datapath:dp|regfile:rf|altsyncram:RAM_rtl_1|altsyncram_96n1:auto_generated ; altsyncram_96n1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; Name                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                       ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; datapath:dp|regfile:rf|altsyncram:RAM_rtl_0|altsyncram_96n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; db/miniMIPS.ram0_regfile_66da57bc.hdl.mif ;
; datapath:dp|regfile:rf|altsyncram:RAM_rtl_1|altsyncram_96n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64   ; db/miniMIPS.ram0_regfile_66da57bc.hdl.mif ;
+---------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |miniMIPS|controller:cont|state                                                                                                                                                                                          ;
+---------------+---------------+---------------+-----------+-------------+---------------+---------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; state.ITYPEWR ; state.ITYPEEX ; state.JEX ; state.BEQEX ; state.RTYPEWR ; state.RTYPEEX ; state.SBWR ; state.LBWR ; state.LBRD ; state.MEMADR ; state.DECODE ; state.FETCH4 ; state.FETCH3 ; state.FETCH2 ; state.FETCH1 ;
+---------------+---------------+---------------+-----------+-------------+---------------+---------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.FETCH1  ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.FETCH2  ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.FETCH3  ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.FETCH4  ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.DECODE  ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.MEMADR  ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.LBRD    ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 1          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.LBWR    ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 1          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.SBWR    ; 0             ; 0             ; 0         ; 0           ; 0             ; 0             ; 1          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.RTYPEEX ; 0             ; 0             ; 0         ; 0           ; 0             ; 1             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.RTYPEWR ; 0             ; 0             ; 0         ; 0           ; 1             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.BEQEX   ; 0             ; 0             ; 0         ; 1           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.JEX     ; 0             ; 0             ; 1         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.ITYPEEX ; 0             ; 1             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.ITYPEWR ; 1             ; 0             ; 0         ; 0           ; 0             ; 0             ; 0          ; 0          ; 0          ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+-----------+-------------+---------------+---------------+------------+------------+------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controller:cont|state~2               ; Lost fanout        ;
; controller:cont|state~3               ; Lost fanout        ;
; controller:cont|state~4               ; Lost fanout        ;
; controller:cont|state~5               ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 124   ;
; Number of registers using Synchronous Clear  ; 40    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Inverted Register Statistics                          ;
+---------------------------------------------+---------+
; Inverted Register                           ; Fan out ;
+---------------------------------------------+---------+
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[8]  ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[10] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[12] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[14] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[16] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[18] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[20] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[22] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[8]  ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[18] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[20] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[14] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[16] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[22] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[10] ; 1       ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[12] ; 1       ;
; Total number of inverted registers = 16     ;         ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                     ;
+---------------------------------------------+----------------------------------+
; Register Name                               ; RAM Name                         ;
+---------------------------------------------+----------------------------------+
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[0]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[1]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[2]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[3]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[4]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[5]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[6]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[7]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[8]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[9]  ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[10] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[11] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[12] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[13] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[14] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[15] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[16] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[17] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[18] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[19] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[20] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[21] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_0_bypass[22] ; datapath:dp|regfile:rf|RAM_rtl_0 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[0]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[1]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[2]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[3]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[4]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[5]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[6]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[7]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[8]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[9]  ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[10] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[11] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[12] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[13] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[14] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[15] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[16] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[17] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[18] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[19] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[20] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[21] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
; datapath:dp|regfile:rf|RAM_rtl_1_bypass[22] ; datapath:dp|regfile:rf|RAM_rtl_1 ;
+---------------------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |miniMIPS|datapath:dp|flopenr:ir0|q[7]   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |miniMIPS|datapath:dp|flopenr:ir1|q[3]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |miniMIPS|datapath:dp|flopenr:ir3|q[6]   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |miniMIPS|datapath:dp|flopenr:pcreg|q[1] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |miniMIPS|datapath:dp|flopenr:pcreg|q[2] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |miniMIPS|datapath:dp|flopenr:ir2|q      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |miniMIPS|controller:cont|state          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |miniMIPS|controller:cont|state          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |miniMIPS|datapath:dp|mux4:src2mux|Mux6  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |miniMIPS|datapath:dp|mux4:src2mux|Mux1  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |miniMIPS|datapath:dp|alu:alunit|Mux0    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|regfile:rf|altsyncram:RAM_rtl_0|altsyncram_96n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for datapath:dp|regfile:rf|altsyncram:RAM_rtl_1|altsyncram_96n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |miniMIPS ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                  ;
; REGBITS        ; 3     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:cont ;
+----------------+--------+------------------------------------+
; Parameter Name ; Value  ; Type                               ;
+----------------+--------+------------------------------------+
; FETCH1         ; 0000   ; Unsigned Binary                    ;
; FETCH2         ; 0010   ; Unsigned Binary                    ;
; FETCH3         ; 0011   ; Unsigned Binary                    ;
; FETCH4         ; 0100   ; Unsigned Binary                    ;
; DECODE         ; 0101   ; Unsigned Binary                    ;
; MEMADR         ; 0110   ; Unsigned Binary                    ;
; LBRD           ; 0111   ; Unsigned Binary                    ;
; LBWR           ; 1000   ; Unsigned Binary                    ;
; SBWR           ; 1001   ; Unsigned Binary                    ;
; RTYPEEX        ; 1010   ; Unsigned Binary                    ;
; RTYPEWR        ; 1011   ; Unsigned Binary                    ;
; BEQEX          ; 1100   ; Unsigned Binary                    ;
; JEX            ; 1101   ; Unsigned Binary                    ;
; ITYPEEX        ; 1110   ; Unsigned Binary                    ;
; ITYPEWR        ; 1111   ; Unsigned Binary                    ;
; LB             ; 100000 ; Unsigned Binary                    ;
; SB             ; 101000 ; Unsigned Binary                    ;
; RTYPE          ; 000000 ; Unsigned Binary                    ;
; BEQ            ; 000100 ; Unsigned Binary                    ;
; J              ; 000010 ; Unsigned Binary                    ;
; ITYPE          ; 001000 ; Unsigned Binary                    ;
+----------------+--------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WIDTH          ; 8     ; Signed Integer                  ;
; REGBITS        ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:regmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir0 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir1 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:ir3 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopenr:pcreg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:mdr ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:areg ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:wrd ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|flopr:res ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:adrmux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:src1mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux4:src2mux ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux4:pcmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|mux2:wdmux ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|regfile:rf ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                             ;
; REGBITS        ; 3     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|alu:alunit ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:dp|zerodetect:zd ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:RAM_rtl_0    ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped        ;
; WIDTH_A                            ; 8                                         ; Untyped        ;
; WIDTHAD_A                          ; 3                                         ; Untyped        ;
; NUMWORDS_A                         ; 8                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 8                                         ; Untyped        ;
; WIDTHAD_B                          ; 3                                         ; Untyped        ;
; NUMWORDS_B                         ; 8                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/miniMIPS.ram0_regfile_66da57bc.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_96n1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:dp|regfile:rf|altsyncram:RAM_rtl_1    ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped        ;
; WIDTH_A                            ; 8                                         ; Untyped        ;
; WIDTHAD_A                          ; 3                                         ; Untyped        ;
; NUMWORDS_A                         ; 8                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 8                                         ; Untyped        ;
; WIDTHAD_B                          ; 3                                         ; Untyped        ;
; NUMWORDS_B                         ; 8                                         ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/miniMIPS.ram0_regfile_66da57bc.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_96n1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; datapath:dp|regfile:rf|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 8                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 8                                           ;
;     -- NUMWORDS_B                         ; 8                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; datapath:dp|regfile:rf|altsyncram:RAM_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                   ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 8                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 8                                           ;
;     -- NUMWORDS_B                         ; 8                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux4:pcmux" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; d3   ; Input ; Info     ; Stuck at GND             ;
+------+-------+----------+--------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp|mux4:src2mux" ;
+----------+-------+----------+------------------------+
; Port     ; Type  ; Severity ; Details                ;
+----------+-------+----------+------------------------+
; d1[7..1] ; Input ; Info     ; Stuck at GND           ;
; d1[0]    ; Input ; Info     ; Stuck at VCC           ;
+----------+-------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dp"                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; instr[25..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 124                         ;
;     ENA               ; 17                          ;
;     ENA SCLR          ; 8                           ;
;     SCLR              ; 32                          ;
;     plain             ; 67                          ;
; arriav_lcell_comb     ; 145                         ;
;     normal            ; 137                         ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 28                          ;
;         5 data inputs ; 46                          ;
;         6 data inputs ; 20                          ;
;     shared            ; 8                           ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 1                           ;
; boundary_port         ; 27                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.40                        ;
; Average LUT depth     ; 3.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Sep 23 17:59:55 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off miniMIPS -c miniMIPS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 13 design units, including 13 entities, in source file minimips.v
    Info (12023): Found entity 1: miniMIPS File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 14
    Info (12023): Found entity 2: controller File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 44
    Info (12023): Found entity 3: alucontrol File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 217
    Info (12023): Found entity 4: datapath File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 238
    Info (12023): Found entity 5: alu File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 292
    Info (12023): Found entity 6: regfile File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 321
    Info (12023): Found entity 7: zerodetect File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 350
    Info (12023): Found entity 8: flop File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 357
    Info (12023): Found entity 9: flopr File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 366
    Info (12023): Found entity 10: flopen File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 376
    Info (12023): Found entity 11: flopenr File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 385
    Info (12023): Found entity 12: mux2 File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 395
    Info (12023): Found entity 13: mux4 File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 403
Info (12127): Elaborating entity "miniMIPS" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:cont" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 33
Info (12128): Elaborating entity "alucontrol" for hierarchy "alucontrol:ac" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 34
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dp" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 38
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:regmux" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 264
Info (12128): Elaborating entity "flopenr" for hierarchy "datapath:dp|flopenr:ir0" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 267
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:dp|flopr:mdr" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 274
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:dp|mux2:adrmux" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 278
Info (12128): Elaborating entity "mux4" for hierarchy "datapath:dp|mux4:src2mux" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 281
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:dp|regfile:rf" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 286
Info (10648): Verilog HDL Display System Task info at miniMIPS.v(331): Loading register file File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 331
Info (10648): Verilog HDL Display System Task info at miniMIPS.v(334): done with RF load File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 334
Warning (10230): Verilog HDL assignment warning at miniMIPS.v(344): truncated value with size 32 to match size of target (8) File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 344
Warning (10230): Verilog HDL assignment warning at miniMIPS.v(345): truncated value with size 32 to match size of target (8) File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 345
Info (12128): Elaborating entity "alu" for hierarchy "datapath:dp|alu:alunit" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 287
Info (12128): Elaborating entity "zerodetect" for hierarchy "datapath:dp|zerodetect:zd" File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/miniMIPS.v Line: 288
Warning (276020): Inferred RAM node "datapath:dp|regfile:rf|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "datapath:dp|regfile:rf|RAM_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp|regfile:rf|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/miniMIPS.ram0_regfile_66da57bc.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:dp|regfile:rf|RAM_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/miniMIPS.ram0_regfile_66da57bc.hdl.mif
Info (12130): Elaborated megafunction instantiation "datapath:dp|regfile:rf|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "datapath:dp|regfile:rf|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/miniMIPS.ram0_regfile_66da57bc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_96n1.tdf
    Info (12023): Found entity 1: altsyncram_96n1 File: C:/Users/tim/Documents/sharedFolderAcrossAllDevices/miniMIPS/db/altsyncram_96n1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 267 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 224 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 13281 megabytes
    Info: Processing ended: Mon Sep 23 18:00:13 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:39


