Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/cpu_tb_isim_beh.exe -prj C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/cpu_tb_beh.prj work.cpu_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/cpu.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/register.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/mux_3to1_16bit.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demux_3to1_16bit.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/demo_rom.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/control.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/ALU.vhd" into library work
Parsing VHDL file "C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/cpu_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module glbl
Compiling module IBUF
Compiling module IBUF16_MXILINX_cpu
Compiling module cpu
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package vl_types
Compiling architecture behavioral of entity ALU [alu_default]
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioural of entity register_file [register_file_default]
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity mux_3to1_16bit [mux_3to1_16bit_default]
Compiling architecture bhv of entity ROM_VHDL [rom_vhdl_default]
Compiling architecture behavioral of entity demux_3to1_16bit [demux_3to1_16bit_default]
Compiling architecture behavioral of entity cpu_tb
Time Resolution for simulation is 1ps.
Compiled 20 VHDL Units
Compiled 4 Verilog Units
Built simulation executable C:/Users/OWner/Documents/CENG 450/lab/UvicSpring2016CENG450Lab/cpu_tb_isim_beh.exe
Fuse Memory Usage: 52888 KB
Fuse CPU Usage: 796 ms
