# MIPS

Creating a 32-bit MIPS proccesor with VHDL in 3 different ways.

Files include single-cycle, multi-cycle and pipeline implementation.

For extensive report see the pdf files in each implementation folder

Arhitecture Single Cycle:

![alt text](https://github.com/giannOiko/MIPS/blob/main/pictures/single_cycle_cpu_datapath.png)

Arhitecture Multicycle:

![alt text](https://github.com/giannOiko/MIPS/blob/main/pictures/mc.png)

Arhitecture Pipeline:

![alt text](https://github.com/giannOiko/MIPS/blob/main/pictures/pipe.png)








