/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az91-46
+ date
Sat Nov  6 22:30:50 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1636237850
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Nov 06 2021 (22:24:09)
Run date:          Nov 06 2021 (22:30:51+0000)
Run host:          fv-az91-46.1u4dveb1r3ruphbftqvtwhitpc.gx.internal.cloudapp.net (pid=103704)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az91-46
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7118772KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=937dad0f-b620-2a44-b098-4aab28dd877e, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.11.0-1020-azure, OSVersion="#21~20.04.1-Ubuntu SMP Mon Oct 11 18:54:28 UTC 2021", HostName=fv-az91-46, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7118772KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8272CL CPU @ 2.60GHz", CPUStepping=7)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00134152 sec
      iterations=10000000... time=0.0134218 sec
      iterations=100000000... time=0.134223 sec
      iterations=800000000... time=1.07102 sec
      iterations=800000000... time=1.07099 sec
      result: 53511.7 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298714 sec
      iterations=10000000... time=0.0298741 sec
      iterations=100000000... time=0.299138 sec
      iterations=400000000... time=1.19955 sec
      result: 10.6706 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00185593 sec
      iterations=10000000... time=0.0184304 sec
      iterations=100000000... time=0.184305 sec
      iterations=600000000... time=1.10399 sec
      result: 8.69577 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000134502 sec
      iterations=10000... time=0.00134382 sec
      iterations=100000... time=0.0133873 sec
      iterations=1000000... time=0.134397 sec
      iterations=8000000... time=1.0711 sec
      result: 1.33888 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000926713 sec
      iterations=10000... time=0.00892782 sec
      iterations=100000... time=0.0891732 sec
      iterations=1000000... time=0.892344 sec
      iterations=2000000... time=1.78642 sec
      result: 8.9321 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=3.07e-05 sec
      iterations=1000... time=0.000305105 sec
      iterations=10000... time=0.00305644 sec
      iterations=100000... time=0.030523 sec
      iterations=1000000... time=0.305358 sec
      iterations=4000000... time=1.22183 sec
      result: 80.4562 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.11e-05 sec
      iterations=10... time=0.000188103 sec
      iterations=100... time=0.00186043 sec
      iterations=1000... time=0.0184155 sec
      iterations=10000... time=0.18425 sec
      iterations=60000... time=1.10557 sec
      result: 42.6804 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.9e-06 sec
      iterations=10000... time=2.71e-05 sec
      iterations=100000... time=0.000267704 sec
      iterations=1000000... time=0.00267934 sec
      iterations=10000000... time=0.026765 sec
      iterations=100000000... time=0.267795 sec
      iterations=400000000... time=1.07139 sec
      result: 0.33481 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=2.7701e-05 sec
      iterations=10000... time=0.000176202 sec
      iterations=100000... time=0.00173082 sec
      iterations=1000000... time=0.0172416 sec
      iterations=10000000... time=0.172589 sec
      iterations=60000000... time=1.03541 sec
      result: 2.1571 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=1.53e-05 sec
      iterations=1000... time=0.000152003 sec
      iterations=10000... time=0.00151742 sec
      iterations=100000... time=0.0151936 sec
      iterations=1000000... time=0.152001 sec
      iterations=7000000... time=1.06412 sec
      result: 161.666 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=2.5401e-05 sec
      iterations=10... time=0.000255503 sec
      iterations=100... time=0.00257473 sec
      iterations=1000... time=0.0255286 sec
      iterations=10000... time=0.242995 sec
      iterations=50000... time=0.987012 sec
      iterations=100000... time=1.60531 sec
      result: 48.9895 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.9901e-05 sec
      iterations=10... time=0.000238603 sec
      iterations=100... time=0.00234743 sec
      iterations=1000... time=0.0235807 sec
      iterations=10000... time=0.235159 sec
      iterations=50000... time=1.1752 sec
      result: 0.0735197 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000215003 sec
      iterations=10... time=0.00193423 sec
      iterations=100... time=0.0192893 sec
      iterations=1000... time=0.192707 sec
      iterations=6000... time=1.15124 sec
      result: 0.263992 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00444516 sec
      iterations=10... time=0.0450431 sec
      iterations=100... time=0.451539 sec
      iterations=200... time=0.905716 sec
      iterations=400... time=1.81533 sec
      result: 0.390356 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00143992 sec
      iterations=10000000... time=0.0140396 sec
      iterations=100000000... time=0.134022 sec
      iterations=800000000... time=1.07598 sec
      iterations=800000000... time=1.07685 sec
      result: -1829.8 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298684 sec
      iterations=10000000... time=0.0298679 sec
      iterations=100000000... time=0.299292 sec
      iterations=400000000... time=1.19658 sec
      result: 10.6971 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186248 sec
      iterations=10000000... time=0.0184021 sec
      iterations=100000000... time=0.18378 sec
      iterations=600000000... time=1.10413 sec
      result: 8.69463 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000134152 sec
      iterations=10000... time=0.00134297 sec
      iterations=100000... time=0.0134208 sec
      iterations=1000000... time=0.134035 sec
      iterations=8000000... time=1.07493 sec
      result: 1.34367 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.00074856 sec
      iterations=10000... time=0.00770716 sec
      iterations=100000... time=0.0737369 sec
      iterations=1000000... time=0.734634 sec
      iterations=2000000... time=1.47459 sec
      result: 7.37297 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.45e-06 sec
      iterations=100... time=3.30005e-05 sec
      iterations=1000... time=0.000328504 sec
      iterations=10000... time=0.00331194 sec
      iterations=100000... time=0.0310784 sec
      iterations=1000000... time=0.310303 sec
      iterations=4000000... time=1.22373 sec
      result: 80.3317 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.16e-05 sec
      iterations=10... time=0.000180353 sec
      iterations=100... time=0.00173787 sec
      iterations=1000... time=0.0172196 sec
      iterations=10000... time=0.172578 sec
      iterations=60000... time=1.03759 sec
      result: 45.4764 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.5005e-06 sec
      iterations=10000... time=2.9e-05 sec
      iterations=100000... time=0.000288054 sec
      iterations=1000000... time=0.00289179 sec
      iterations=10000000... time=0.0270598 sec
      iterations=100000000... time=0.268186 sec
      iterations=400000000... time=1.07291 sec
      result: 0.335284 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=2.9051e-05 sec
      iterations=10000... time=0.000161452 sec
      iterations=100000... time=0.00156527 sec
      iterations=1000000... time=0.015708 sec
      iterations=10000000... time=0.157451 sec
      iterations=70000000... time=1.10177 sec
      result: 1.96745 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.15e-06 sec
      iterations=100... time=1.69e-05 sec
      iterations=1000... time=0.000167803 sec
      iterations=10000... time=0.00170337 sec
      iterations=100000... time=0.0161773 sec
      iterations=1000000... time=0.156384 sec
      iterations=7000000... time=1.09034 sec
      result: 157.778 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.6351e-05 sec
      iterations=10... time=0.000263004 sec
      iterations=100... time=0.00262644 sec
      iterations=1000... time=0.0257356 sec
      iterations=10000... time=0.211462 sec
      iterations=50000... time=0.922094 sec
      iterations=100000... time=1.74614 sec
      result: 45.0384 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=3.55e-06 sec
      iterations=10... time=3.12005e-05 sec
      iterations=100... time=0.000305454 sec
      iterations=1000... time=0.00304044 sec
      iterations=10000... time=0.0297018 sec
      iterations=100000... time=0.29886 sec
      iterations=400000... time=1.19089 sec
      result: 0.244859 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=3.16005e-05 sec
      iterations=10... time=0.000295454 sec
      iterations=100... time=0.00299284 sec
      iterations=1000... time=0.0295806 sec
      iterations=10000... time=0.295268 sec
      iterations=40000... time=1.18228 sec
      result: 0.825149 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00112371 sec
      iterations=10... time=0.0110605 sec
      iterations=100... time=0.109636 sec
      iterations=1000... time=1.10983 sec
      result: 1.59625 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Nov  6 22:31:44 UTC 2021
+ echo Done.
Done.
  Elapsed time: 53.2 s
