// Seed: 2533978545
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  logic [7:0][1] id_3;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0][1  &  1] id_13;
  module_0(
      id_12
  );
  wire id_14;
  wire id_15;
endmodule
