// Seed: 1578991632
module module_0 (
    output uwire id_0,
    input wire id_1,
    output wor id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5,
    output supply0 id_6,
    output tri0 id_7
);
  wire id_9;
  wire id_10;
  genvar id_11;
  wire id_12;
  assign id_2 = id_11;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    output wand id_8,
    output uwire id_9,
    input wire id_10,
    input uwire id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    input uwire id_15,
    input supply1 id_16,
    input wire id_17,
    output wand id_18,
    input tri id_19,
    input wand id_20,
    input wand id_21,
    input wire id_22,
    input wor id_23
);
  supply1 id_25;
  wire id_26;
  assign id_9  = 1'b0;
  assign id_25 = 1;
  module_0(
      id_14, id_10, id_4, id_5, id_1, id_18, id_14, id_8
  );
endmodule
