
ICU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000009a2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  000009a2  00000a36  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000026  00800076  00800076  00000a4c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000a4c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a7c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00000ab8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014ed  00000000  00000000  00000c48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000946  00000000  00000000  00002135  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000b15  00000000  00000000  00002a7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000420  00000000  00000000  00003590  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000676  00000000  00000000  000039b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000cda  00000000  00000000  00004026  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  00004d00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 c2 03 	jmp	0x784	; 0x784 <__vector_6>
  1c:	0c 94 65 03 	jmp	0x6ca	; 0x6ca <__vector_7>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 4f 04 	jmp	0x89e	; 0x89e <__vector_9>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 13 03 	jmp	0x626	; 0x626 <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e2 ea       	ldi	r30, 0xA2	; 162
  68:	f9 e0       	ldi	r31, 0x09	; 9
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a6 37       	cpi	r26, 0x76	; 118
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a6 e7       	ldi	r26, 0x76	; 118
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ac 39       	cpi	r26, 0x9C	; 156
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 a5 02 	call	0x54a	; 0x54a <main>
  8a:	0c 94 cf 04 	jmp	0x99e	; 0x99e <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <DIO_SetPinDir>:

		break;

	case DIO_PORTD :

		PORTD = Val;
  92:	44 23       	and	r20, r20
  94:	b9 f1       	breq	.+110    	; 0x104 <DIO_SetPinDir+0x72>
  96:	41 30       	cpi	r20, 0x01	; 1
  98:	09 f0       	breq	.+2      	; 0x9c <DIO_SetPinDir+0xa>
  9a:	6b c0       	rjmp	.+214    	; 0x172 <DIO_SetPinDir+0xe0>
  9c:	81 30       	cpi	r24, 0x01	; 1
  9e:	89 f0       	breq	.+34     	; 0xc2 <DIO_SetPinDir+0x30>
  a0:	28 f0       	brcs	.+10     	; 0xac <DIO_SetPinDir+0x1a>
  a2:	82 30       	cpi	r24, 0x02	; 2
  a4:	c9 f0       	breq	.+50     	; 0xd8 <DIO_SetPinDir+0x46>
  a6:	83 30       	cpi	r24, 0x03	; 3
  a8:	11 f1       	breq	.+68     	; 0xee <DIO_SetPinDir+0x5c>
  aa:	08 95       	ret
  ac:	2a b3       	in	r18, 0x1a	; 26
  ae:	81 e0       	ldi	r24, 0x01	; 1
  b0:	90 e0       	ldi	r25, 0x00	; 0
  b2:	02 c0       	rjmp	.+4      	; 0xb8 <DIO_SetPinDir+0x26>
  b4:	88 0f       	add	r24, r24
  b6:	99 1f       	adc	r25, r25
  b8:	6a 95       	dec	r22
  ba:	e2 f7       	brpl	.-8      	; 0xb4 <DIO_SetPinDir+0x22>
  bc:	82 2b       	or	r24, r18
  be:	8a bb       	out	0x1a, r24	; 26
  c0:	08 95       	ret
  c2:	27 b3       	in	r18, 0x17	; 23
  c4:	81 e0       	ldi	r24, 0x01	; 1
  c6:	90 e0       	ldi	r25, 0x00	; 0
  c8:	02 c0       	rjmp	.+4      	; 0xce <DIO_SetPinDir+0x3c>
  ca:	88 0f       	add	r24, r24
  cc:	99 1f       	adc	r25, r25
  ce:	6a 95       	dec	r22
  d0:	e2 f7       	brpl	.-8      	; 0xca <DIO_SetPinDir+0x38>
  d2:	82 2b       	or	r24, r18
  d4:	87 bb       	out	0x17, r24	; 23
  d6:	08 95       	ret
  d8:	24 b3       	in	r18, 0x14	; 20
  da:	81 e0       	ldi	r24, 0x01	; 1
  dc:	90 e0       	ldi	r25, 0x00	; 0
  de:	02 c0       	rjmp	.+4      	; 0xe4 <DIO_SetPinDir+0x52>
  e0:	88 0f       	add	r24, r24
  e2:	99 1f       	adc	r25, r25
  e4:	6a 95       	dec	r22
  e6:	e2 f7       	brpl	.-8      	; 0xe0 <DIO_SetPinDir+0x4e>
  e8:	82 2b       	or	r24, r18
  ea:	84 bb       	out	0x14, r24	; 20
  ec:	08 95       	ret
  ee:	21 b3       	in	r18, 0x11	; 17
  f0:	81 e0       	ldi	r24, 0x01	; 1
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	02 c0       	rjmp	.+4      	; 0xfa <DIO_SetPinDir+0x68>
  f6:	88 0f       	add	r24, r24
  f8:	99 1f       	adc	r25, r25
  fa:	6a 95       	dec	r22
  fc:	e2 f7       	brpl	.-8      	; 0xf6 <DIO_SetPinDir+0x64>
  fe:	82 2b       	or	r24, r18
 100:	81 bb       	out	0x11, r24	; 17
 102:	08 95       	ret
 104:	81 30       	cpi	r24, 0x01	; 1
 106:	91 f0       	breq	.+36     	; 0x12c <DIO_SetPinDir+0x9a>
 108:	28 f0       	brcs	.+10     	; 0x114 <DIO_SetPinDir+0x82>
 10a:	82 30       	cpi	r24, 0x02	; 2
 10c:	d9 f0       	breq	.+54     	; 0x144 <DIO_SetPinDir+0xb2>
 10e:	83 30       	cpi	r24, 0x03	; 3
 110:	29 f1       	breq	.+74     	; 0x15c <DIO_SetPinDir+0xca>
 112:	08 95       	ret
 114:	2a b3       	in	r18, 0x1a	; 26
 116:	81 e0       	ldi	r24, 0x01	; 1
 118:	90 e0       	ldi	r25, 0x00	; 0
 11a:	02 c0       	rjmp	.+4      	; 0x120 <DIO_SetPinDir+0x8e>
 11c:	88 0f       	add	r24, r24
 11e:	99 1f       	adc	r25, r25
 120:	6a 95       	dec	r22
 122:	e2 f7       	brpl	.-8      	; 0x11c <DIO_SetPinDir+0x8a>
 124:	80 95       	com	r24
 126:	82 23       	and	r24, r18
 128:	8a bb       	out	0x1a, r24	; 26
 12a:	08 95       	ret
 12c:	27 b3       	in	r18, 0x17	; 23
 12e:	81 e0       	ldi	r24, 0x01	; 1
 130:	90 e0       	ldi	r25, 0x00	; 0
 132:	02 c0       	rjmp	.+4      	; 0x138 <DIO_SetPinDir+0xa6>
 134:	88 0f       	add	r24, r24
 136:	99 1f       	adc	r25, r25
 138:	6a 95       	dec	r22
 13a:	e2 f7       	brpl	.-8      	; 0x134 <DIO_SetPinDir+0xa2>
 13c:	80 95       	com	r24
 13e:	82 23       	and	r24, r18
 140:	87 bb       	out	0x17, r24	; 23
 142:	08 95       	ret
 144:	24 b3       	in	r18, 0x14	; 20
 146:	81 e0       	ldi	r24, 0x01	; 1
 148:	90 e0       	ldi	r25, 0x00	; 0
 14a:	02 c0       	rjmp	.+4      	; 0x150 <DIO_SetPinDir+0xbe>
 14c:	88 0f       	add	r24, r24
 14e:	99 1f       	adc	r25, r25
 150:	6a 95       	dec	r22
 152:	e2 f7       	brpl	.-8      	; 0x14c <DIO_SetPinDir+0xba>
 154:	80 95       	com	r24
 156:	82 23       	and	r24, r18
 158:	84 bb       	out	0x14, r24	; 20
 15a:	08 95       	ret
 15c:	21 b3       	in	r18, 0x11	; 17
 15e:	81 e0       	ldi	r24, 0x01	; 1
 160:	90 e0       	ldi	r25, 0x00	; 0
 162:	02 c0       	rjmp	.+4      	; 0x168 <DIO_SetPinDir+0xd6>
 164:	88 0f       	add	r24, r24
 166:	99 1f       	adc	r25, r25
 168:	6a 95       	dec	r22
 16a:	e2 f7       	brpl	.-8      	; 0x164 <DIO_SetPinDir+0xd2>
 16c:	80 95       	com	r24
 16e:	82 23       	and	r24, r18
 170:	81 bb       	out	0x11, r24	; 17
 172:	08 95       	ret

00000174 <DIO_WritePin>:



void DIO_WritePin(uint8 Port ,uint8 Pin, uint8 Val)
{
	switch (Val)
 174:	44 23       	and	r20, r20
 176:	b9 f1       	breq	.+110    	; 0x1e6 <DIO_WritePin+0x72>
 178:	41 30       	cpi	r20, 0x01	; 1
 17a:	09 f0       	breq	.+2      	; 0x17e <DIO_WritePin+0xa>
 17c:	6b c0       	rjmp	.+214    	; 0x254 <DIO_WritePin+0xe0>


	case DIO_PIN_HIGH :


		switch (Port)
 17e:	81 30       	cpi	r24, 0x01	; 1
 180:	89 f0       	breq	.+34     	; 0x1a4 <DIO_WritePin+0x30>
 182:	28 f0       	brcs	.+10     	; 0x18e <DIO_WritePin+0x1a>
 184:	82 30       	cpi	r24, 0x02	; 2
 186:	c9 f0       	breq	.+50     	; 0x1ba <DIO_WritePin+0x46>
 188:	83 30       	cpi	r24, 0x03	; 3
 18a:	11 f1       	breq	.+68     	; 0x1d0 <DIO_WritePin+0x5c>
 18c:	08 95       	ret
		{
		case DIO_PORTA :

			SET_BIT(PORTA,Pin);
 18e:	2b b3       	in	r18, 0x1b	; 27
 190:	81 e0       	ldi	r24, 0x01	; 1
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	02 c0       	rjmp	.+4      	; 0x19a <DIO_WritePin+0x26>
 196:	88 0f       	add	r24, r24
 198:	99 1f       	adc	r25, r25
 19a:	6a 95       	dec	r22
 19c:	e2 f7       	brpl	.-8      	; 0x196 <DIO_WritePin+0x22>
 19e:	82 2b       	or	r24, r18
 1a0:	8b bb       	out	0x1b, r24	; 27

			break;
 1a2:	08 95       	ret

		case DIO_PORTB :

			SET_BIT(PORTB,Pin);
 1a4:	28 b3       	in	r18, 0x18	; 24
 1a6:	81 e0       	ldi	r24, 0x01	; 1
 1a8:	90 e0       	ldi	r25, 0x00	; 0
 1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <DIO_WritePin+0x3c>
 1ac:	88 0f       	add	r24, r24
 1ae:	99 1f       	adc	r25, r25
 1b0:	6a 95       	dec	r22
 1b2:	e2 f7       	brpl	.-8      	; 0x1ac <DIO_WritePin+0x38>
 1b4:	82 2b       	or	r24, r18
 1b6:	88 bb       	out	0x18, r24	; 24

			break;
 1b8:	08 95       	ret

		case DIO_PORTC :

			SET_BIT(PORTC,Pin);
 1ba:	25 b3       	in	r18, 0x15	; 21
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	90 e0       	ldi	r25, 0x00	; 0
 1c0:	02 c0       	rjmp	.+4      	; 0x1c6 <DIO_WritePin+0x52>
 1c2:	88 0f       	add	r24, r24
 1c4:	99 1f       	adc	r25, r25
 1c6:	6a 95       	dec	r22
 1c8:	e2 f7       	brpl	.-8      	; 0x1c2 <DIO_WritePin+0x4e>
 1ca:	82 2b       	or	r24, r18
 1cc:	85 bb       	out	0x15, r24	; 21

			break;
 1ce:	08 95       	ret

		case DIO_PORTD :

			SET_BIT(PORTD,Pin);
 1d0:	22 b3       	in	r18, 0x12	; 18
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	90 e0       	ldi	r25, 0x00	; 0
 1d6:	02 c0       	rjmp	.+4      	; 0x1dc <DIO_WritePin+0x68>
 1d8:	88 0f       	add	r24, r24
 1da:	99 1f       	adc	r25, r25
 1dc:	6a 95       	dec	r22
 1de:	e2 f7       	brpl	.-8      	; 0x1d8 <DIO_WritePin+0x64>
 1e0:	82 2b       	or	r24, r18
 1e2:	82 bb       	out	0x12, r24	; 18

			break;
 1e4:	08 95       	ret
		break;

		case DIO_PIN_LOW :


			switch (Port)
 1e6:	81 30       	cpi	r24, 0x01	; 1
 1e8:	91 f0       	breq	.+36     	; 0x20e <DIO_WritePin+0x9a>
 1ea:	28 f0       	brcs	.+10     	; 0x1f6 <DIO_WritePin+0x82>
 1ec:	82 30       	cpi	r24, 0x02	; 2
 1ee:	d9 f0       	breq	.+54     	; 0x226 <DIO_WritePin+0xb2>
 1f0:	83 30       	cpi	r24, 0x03	; 3
 1f2:	29 f1       	breq	.+74     	; 0x23e <DIO_WritePin+0xca>
 1f4:	08 95       	ret
			{
			case DIO_PORTA :

				CLR_BIT(PORTA,Pin);
 1f6:	2b b3       	in	r18, 0x1b	; 27
 1f8:	81 e0       	ldi	r24, 0x01	; 1
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	02 c0       	rjmp	.+4      	; 0x202 <DIO_WritePin+0x8e>
 1fe:	88 0f       	add	r24, r24
 200:	99 1f       	adc	r25, r25
 202:	6a 95       	dec	r22
 204:	e2 f7       	brpl	.-8      	; 0x1fe <DIO_WritePin+0x8a>
 206:	80 95       	com	r24
 208:	82 23       	and	r24, r18
 20a:	8b bb       	out	0x1b, r24	; 27

				break;
 20c:	08 95       	ret

			case DIO_PORTB :

				CLR_BIT(PORTB,Pin);
 20e:	28 b3       	in	r18, 0x18	; 24
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	02 c0       	rjmp	.+4      	; 0x21a <DIO_WritePin+0xa6>
 216:	88 0f       	add	r24, r24
 218:	99 1f       	adc	r25, r25
 21a:	6a 95       	dec	r22
 21c:	e2 f7       	brpl	.-8      	; 0x216 <DIO_WritePin+0xa2>
 21e:	80 95       	com	r24
 220:	82 23       	and	r24, r18
 222:	88 bb       	out	0x18, r24	; 24

				break;
 224:	08 95       	ret

			case DIO_PORTC :

				CLR_BIT(PORTC,Pin);
 226:	25 b3       	in	r18, 0x15	; 21
 228:	81 e0       	ldi	r24, 0x01	; 1
 22a:	90 e0       	ldi	r25, 0x00	; 0
 22c:	02 c0       	rjmp	.+4      	; 0x232 <DIO_WritePin+0xbe>
 22e:	88 0f       	add	r24, r24
 230:	99 1f       	adc	r25, r25
 232:	6a 95       	dec	r22
 234:	e2 f7       	brpl	.-8      	; 0x22e <DIO_WritePin+0xba>
 236:	80 95       	com	r24
 238:	82 23       	and	r24, r18
 23a:	85 bb       	out	0x15, r24	; 21

				break;
 23c:	08 95       	ret

			case DIO_PORTD :

				CLR_BIT(PORTD,Pin);
 23e:	22 b3       	in	r18, 0x12	; 18
 240:	81 e0       	ldi	r24, 0x01	; 1
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	02 c0       	rjmp	.+4      	; 0x24a <DIO_WritePin+0xd6>
 246:	88 0f       	add	r24, r24
 248:	99 1f       	adc	r25, r25
 24a:	6a 95       	dec	r22
 24c:	e2 f7       	brpl	.-8      	; 0x246 <DIO_WritePin+0xd2>
 24e:	80 95       	com	r24
 250:	82 23       	and	r24, r18
 252:	82 bb       	out	0x12, r24	; 18
 254:	08 95       	ret

00000256 <LCD_WriteCommand>:
#endif
	
}

void LCD_WriteCommand(uint8 cmd)
{
 256:	cf 93       	push	r28
 258:	c8 2f       	mov	r28, r24
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_RS_PIN, DIO_PIN_LOW);
 25a:	40 e0       	ldi	r20, 0x00	; 0
 25c:	61 e0       	ldi	r22, 0x01	; 1
 25e:	81 e0       	ldi	r24, 0x01	; 1
 260:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_RW_PIN, DIO_PIN_LOW);
 264:	40 e0       	ldi	r20, 0x00	; 0
 266:	62 e0       	ldi	r22, 0x02	; 2
 268:	81 e0       	ldi	r24, 0x01	; 1
 26a:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_LOW);
 26e:	40 e0       	ldi	r20, 0x00	; 0
 270:	63 e0       	ldi	r22, 0x03	; 3
 272:	81 e0       	ldi	r24, 0x01	; 1
 274:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	
	PORTA = (cmd & 0xF0) | (PORTA & 0x0F);
 278:	8b b3       	in	r24, 0x1b	; 27
 27a:	9c 2f       	mov	r25, r28
 27c:	90 7f       	andi	r25, 0xF0	; 240
 27e:	8f 70       	andi	r24, 0x0F	; 15
 280:	89 2b       	or	r24, r25
 282:	8b bb       	out	0x1b, r24	; 27
	
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_HIGH);
 284:	41 e0       	ldi	r20, 0x01	; 1
 286:	63 e0       	ldi	r22, 0x03	; 3
 288:	81 e0       	ldi	r24, 0x01	; 1
 28a:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 28e:	8f e9       	ldi	r24, 0x9F	; 159
 290:	9f e0       	ldi	r25, 0x0F	; 15
 292:	01 97       	sbiw	r24, 0x01	; 1
 294:	f1 f7       	brne	.-4      	; 0x292 <LCD_WriteCommand+0x3c>
 296:	00 c0       	rjmp	.+0      	; 0x298 <LCD_WriteCommand+0x42>
 298:	00 00       	nop
	_delay_ms(1);
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_LOW);
 29a:	40 e0       	ldi	r20, 0x00	; 0
 29c:	63 e0       	ldi	r22, 0x03	; 3
 29e:	81 e0       	ldi	r24, 0x01	; 1
 2a0:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	
	PORTA = (cmd << 4) | (PORTA & 0x0F);
 2a4:	2b b3       	in	r18, 0x1b	; 27
 2a6:	30 e1       	ldi	r19, 0x10	; 16
 2a8:	c3 9f       	mul	r28, r19
 2aa:	c0 01       	movw	r24, r0
 2ac:	11 24       	eor	r1, r1
 2ae:	92 2f       	mov	r25, r18
 2b0:	9f 70       	andi	r25, 0x0F	; 15
 2b2:	89 2b       	or	r24, r25
 2b4:	8b bb       	out	0x1b, r24	; 27
	
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_HIGH);
 2b6:	41 e0       	ldi	r20, 0x01	; 1
 2b8:	63 e0       	ldi	r22, 0x03	; 3
 2ba:	81 e0       	ldi	r24, 0x01	; 1
 2bc:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
 2c0:	8f e9       	ldi	r24, 0x9F	; 159
 2c2:	9f e0       	ldi	r25, 0x0F	; 15
 2c4:	01 97       	sbiw	r24, 0x01	; 1
 2c6:	f1 f7       	brne	.-4      	; 0x2c4 <LCD_WriteCommand+0x6e>
 2c8:	00 c0       	rjmp	.+0      	; 0x2ca <LCD_WriteCommand+0x74>
 2ca:	00 00       	nop
	_delay_ms(1);
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_LOW);
 2cc:	40 e0       	ldi	r20, 0x00	; 0
 2ce:	63 e0       	ldi	r22, 0x03	; 3
 2d0:	81 e0       	ldi	r24, 0x01	; 1
 2d2:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
 2d6:	8f e1       	ldi	r24, 0x1F	; 31
 2d8:	9e e4       	ldi	r25, 0x4E	; 78
 2da:	01 97       	sbiw	r24, 0x01	; 1
 2dc:	f1 f7       	brne	.-4      	; 0x2da <LCD_WriteCommand+0x84>
 2de:	00 c0       	rjmp	.+0      	; 0x2e0 <LCD_WriteCommand+0x8a>
 2e0:	00 00       	nop
	
	_delay_ms(5);
	
}
 2e2:	cf 91       	pop	r28
 2e4:	08 95       	ret

000002e6 <LCD_Init>:
	
	_delay_ms(5);
	
	#elif LCD_MODE == 4
	
		DIO_SetPinDir(LCD_4BIT_CMD_PORT ,LCD_RS_PIN , DIO_PIN_OUTPUT);
 2e6:	41 e0       	ldi	r20, 0x01	; 1
 2e8:	61 e0       	ldi	r22, 0x01	; 1
 2ea:	81 e0       	ldi	r24, 0x01	; 1
 2ec:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
		DIO_SetPinDir(LCD_4BIT_CMD_PORT ,LCD_RW_PIN , DIO_PIN_OUTPUT);
 2f0:	41 e0       	ldi	r20, 0x01	; 1
 2f2:	62 e0       	ldi	r22, 0x02	; 2
 2f4:	81 e0       	ldi	r24, 0x01	; 1
 2f6:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
		DIO_SetPinDir(LCD_4BIT_CMD_PORT ,LCD_E_PIN , DIO_PIN_OUTPUT);
 2fa:	41 e0       	ldi	r20, 0x01	; 1
 2fc:	63 e0       	ldi	r22, 0x03	; 3
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
		
		DIO_SetPinDir(LCD_4BIT_DATA_PORT ,LCD_D4 , DIO_PIN_OUTPUT);
 304:	41 e0       	ldi	r20, 0x01	; 1
 306:	64 e0       	ldi	r22, 0x04	; 4
 308:	80 e0       	ldi	r24, 0x00	; 0
 30a:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
		DIO_SetPinDir(LCD_4BIT_DATA_PORT ,LCD_D5 , DIO_PIN_OUTPUT);
 30e:	41 e0       	ldi	r20, 0x01	; 1
 310:	65 e0       	ldi	r22, 0x05	; 5
 312:	80 e0       	ldi	r24, 0x00	; 0
 314:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
		DIO_SetPinDir(LCD_4BIT_DATA_PORT ,LCD_D6 , DIO_PIN_OUTPUT);
 318:	41 e0       	ldi	r20, 0x01	; 1
 31a:	66 e0       	ldi	r22, 0x06	; 6
 31c:	80 e0       	ldi	r24, 0x00	; 0
 31e:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
		DIO_SetPinDir(LCD_4BIT_DATA_PORT ,LCD_D7 , DIO_PIN_OUTPUT);
 322:	41 e0       	ldi	r20, 0x01	; 1
 324:	67 e0       	ldi	r22, 0x07	; 7
 326:	80 e0       	ldi	r24, 0x00	; 0
 328:	0e 94 49 00 	call	0x92	; 0x92 <DIO_SetPinDir>
 32c:	2f ef       	ldi	r18, 0xFF	; 255
 32e:	81 ee       	ldi	r24, 0xE1	; 225
 330:	94 e0       	ldi	r25, 0x04	; 4
 332:	21 50       	subi	r18, 0x01	; 1
 334:	80 40       	sbci	r24, 0x00	; 0
 336:	90 40       	sbci	r25, 0x00	; 0
 338:	e1 f7       	brne	.-8      	; 0x332 <LCD_Init+0x4c>
 33a:	00 c0       	rjmp	.+0      	; 0x33c <LCD_Init+0x56>
 33c:	00 00       	nop
		
		_delay_ms(100);
		
		LCD_WriteCommand(0x33);
 33e:	83 e3       	ldi	r24, 0x33	; 51
 340:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
		LCD_WriteCommand(0x32);
 344:	82 e3       	ldi	r24, 0x32	; 50
 346:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
		LCD_WriteCommand(0x28);
 34a:	88 e2       	ldi	r24, 0x28	; 40
 34c:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
		LCD_WriteCommand(0x0C);
 350:	8c e0       	ldi	r24, 0x0C	; 12
 352:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
        LCD_WriteCommand(0x01);
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
		LCD_WriteCommand(0x06);
 35c:	86 e0       	ldi	r24, 0x06	; 6
 35e:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
		LCD_WriteCommand(0x02);
 362:	82 e0       	ldi	r24, 0x02	; 2
 364:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
 368:	08 95       	ret

0000036a <LCD_WriteChar>:
	
}


void LCD_WriteChar(uint8 data)
{
 36a:	cf 93       	push	r28
 36c:	c8 2f       	mov	r28, r24
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_RS_PIN, DIO_PIN_HIGH);
 36e:	41 e0       	ldi	r20, 0x01	; 1
 370:	61 e0       	ldi	r22, 0x01	; 1
 372:	81 e0       	ldi	r24, 0x01	; 1
 374:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_RW_PIN, DIO_PIN_LOW);
 378:	40 e0       	ldi	r20, 0x00	; 0
 37a:	62 e0       	ldi	r22, 0x02	; 2
 37c:	81 e0       	ldi	r24, 0x01	; 1
 37e:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_LOW);
 382:	40 e0       	ldi	r20, 0x00	; 0
 384:	63 e0       	ldi	r22, 0x03	; 3
 386:	81 e0       	ldi	r24, 0x01	; 1
 388:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	
	PORTA = (data & 0xF0) ;
 38c:	8c 2f       	mov	r24, r28
 38e:	80 7f       	andi	r24, 0xF0	; 240
 390:	8b bb       	out	0x1b, r24	; 27
	
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_HIGH);
 392:	41 e0       	ldi	r20, 0x01	; 1
 394:	63 e0       	ldi	r22, 0x03	; 3
 396:	81 e0       	ldi	r24, 0x01	; 1
 398:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
 39c:	8f e9       	ldi	r24, 0x9F	; 159
 39e:	9f e0       	ldi	r25, 0x0F	; 15
 3a0:	01 97       	sbiw	r24, 0x01	; 1
 3a2:	f1 f7       	brne	.-4      	; 0x3a0 <LCD_WriteChar+0x36>
 3a4:	00 c0       	rjmp	.+0      	; 0x3a6 <LCD_WriteChar+0x3c>
 3a6:	00 00       	nop
	_delay_ms(1);
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_LOW);
 3a8:	40 e0       	ldi	r20, 0x00	; 0
 3aa:	63 e0       	ldi	r22, 0x03	; 3
 3ac:	81 e0       	ldi	r24, 0x01	; 1
 3ae:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
	
	PORTA = (data << 4) ;
 3b2:	c2 95       	swap	r28
 3b4:	c0 7f       	andi	r28, 0xF0	; 240
 3b6:	cb bb       	out	0x1b, r28	; 27
	
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_HIGH);
 3b8:	41 e0       	ldi	r20, 0x01	; 1
 3ba:	63 e0       	ldi	r22, 0x03	; 3
 3bc:	81 e0       	ldi	r24, 0x01	; 1
 3be:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
 3c2:	8f e9       	ldi	r24, 0x9F	; 159
 3c4:	9f e0       	ldi	r25, 0x0F	; 15
 3c6:	01 97       	sbiw	r24, 0x01	; 1
 3c8:	f1 f7       	brne	.-4      	; 0x3c6 <LCD_WriteChar+0x5c>
 3ca:	00 c0       	rjmp	.+0      	; 0x3cc <LCD_WriteChar+0x62>
 3cc:	00 00       	nop
	_delay_ms(1);
	DIO_WritePin(LCD_4BIT_CMD_PORT ,LCD_E_PIN, DIO_PIN_LOW);
 3ce:	40 e0       	ldi	r20, 0x00	; 0
 3d0:	63 e0       	ldi	r22, 0x03	; 3
 3d2:	81 e0       	ldi	r24, 0x01	; 1
 3d4:	0e 94 ba 00 	call	0x174	; 0x174 <DIO_WritePin>
 3d8:	8f e1       	ldi	r24, 0x1F	; 31
 3da:	9e e4       	ldi	r25, 0x4E	; 78
 3dc:	01 97       	sbiw	r24, 0x01	; 1
 3de:	f1 f7       	brne	.-4      	; 0x3dc <LCD_WriteChar+0x72>
 3e0:	00 c0       	rjmp	.+0      	; 0x3e2 <LCD_WriteChar+0x78>
 3e2:	00 00       	nop
	
	_delay_ms(5);
}
 3e4:	cf 91       	pop	r28
 3e6:	08 95       	ret

000003e8 <LCD_WriteString>:

void LCD_WriteString(uint8* str)
{
 3e8:	0f 93       	push	r16
 3ea:	1f 93       	push	r17
 3ec:	cf 93       	push	r28
 3ee:	fc 01       	movw	r30, r24
	uint8 i = 0;
	
	while(str[i] != '\0')
 3f0:	80 81       	ld	r24, Z
 3f2:	88 23       	and	r24, r24
 3f4:	59 f0       	breq	.+22     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 3f6:	8f 01       	movw	r16, r30
 3f8:	c0 e0       	ldi	r28, 0x00	; 0
	{
		LCD_WriteChar(str[i]);
 3fa:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_WriteChar>
		i++;
 3fe:	cf 5f       	subi	r28, 0xFF	; 255

void LCD_WriteString(uint8* str)
{
	uint8 i = 0;
	
	while(str[i] != '\0')
 400:	f8 01       	movw	r30, r16
 402:	ec 0f       	add	r30, r28
 404:	f1 1d       	adc	r31, r1
 406:	80 81       	ld	r24, Z
 408:	81 11       	cpse	r24, r1
 40a:	f7 cf       	rjmp	.-18     	; 0x3fa <LCD_WriteString+0x12>
	{
		LCD_WriteChar(str[i]);
		i++;
	}
}
 40c:	cf 91       	pop	r28
 40e:	1f 91       	pop	r17
 410:	0f 91       	pop	r16
 412:	08 95       	ret

00000414 <LCD_GoTo>:

void LCD_GoTo(uint8 row, uint8 col)
{
 414:	cf 93       	push	r28
 416:	df 93       	push	r29
 418:	00 d0       	rcall	.+0      	; 0x41a <LCD_GoTo+0x6>
 41a:	cd b7       	in	r28, 0x3d	; 61
 41c:	de b7       	in	r29, 0x3e	; 62
	uint8 pos[2] = {0x80 , 0xC0};
 41e:	90 e8       	ldi	r25, 0x80	; 128
 420:	99 83       	std	Y+1, r25	; 0x01
 422:	90 ec       	ldi	r25, 0xC0	; 192
 424:	9a 83       	std	Y+2, r25	; 0x02
		
	LCD_WriteCommand(pos[row]+col);
 426:	fe 01       	movw	r30, r28
 428:	e8 0f       	add	r30, r24
 42a:	f1 1d       	adc	r31, r1
 42c:	81 81       	ldd	r24, Z+1	; 0x01
 42e:	86 0f       	add	r24, r22
 430:	0e 94 2b 01 	call	0x256	; 0x256 <LCD_WriteCommand>
		
}
 434:	0f 90       	pop	r0
 436:	0f 90       	pop	r0
 438:	df 91       	pop	r29
 43a:	cf 91       	pop	r28
 43c:	08 95       	ret

0000043e <LCD_WriteInteger>:

void LCD_WriteInteger(sint32 intgr)
{
 43e:	4f 92       	push	r4
 440:	5f 92       	push	r5
 442:	6f 92       	push	r6
 444:	7f 92       	push	r7
 446:	8f 92       	push	r8
 448:	9f 92       	push	r9
 44a:	af 92       	push	r10
 44c:	bf 92       	push	r11
 44e:	cf 92       	push	r12
 450:	df 92       	push	r13
 452:	ef 92       	push	r14
 454:	ff 92       	push	r15
 456:	6b 01       	movw	r12, r22
 458:	7c 01       	movw	r14, r24

	sint32 y = 1;

	if(intgr < 0)
 45a:	99 23       	and	r25, r25
 45c:	5c f4       	brge	.+22     	; 0x474 <LCD_WriteInteger+0x36>
	{
		LCD_WriteChar('-');
 45e:	8d e2       	ldi	r24, 0x2D	; 45
 460:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_WriteChar>
		intgr *= -1;
 464:	f0 94       	com	r15
 466:	e0 94       	com	r14
 468:	d0 94       	com	r13
 46a:	c0 94       	com	r12
 46c:	c1 1c       	adc	r12, r1
 46e:	d1 1c       	adc	r13, r1
 470:	e1 1c       	adc	r14, r1
 472:	f1 1c       	adc	r15, r1
	}

	while(intgr > 0)
 474:	1c 14       	cp	r1, r12
 476:	1d 04       	cpc	r1, r13
 478:	1e 04       	cpc	r1, r14
 47a:	1f 04       	cpc	r1, r15
 47c:	0c f0       	brlt	.+2      	; 0x480 <LCD_WriteInteger+0x42>
 47e:	53 c0       	rjmp	.+166    	; 0x526 <LCD_WriteInteger+0xe8>
 480:	61 e0       	ldi	r22, 0x01	; 1
 482:	70 e0       	ldi	r23, 0x00	; 0
 484:	80 e0       	ldi	r24, 0x00	; 0
 486:	90 e0       	ldi	r25, 0x00	; 0
	{
		y = ((y*10) + (intgr%10));
 488:	0f 2e       	mov	r0, r31
 48a:	fa e0       	ldi	r31, 0x0A	; 10
 48c:	8f 2e       	mov	r8, r31
 48e:	91 2c       	mov	r9, r1
 490:	a1 2c       	mov	r10, r1
 492:	b1 2c       	mov	r11, r1
 494:	f0 2d       	mov	r31, r0
 496:	dc 01       	movw	r26, r24
 498:	cb 01       	movw	r24, r22
 49a:	88 0f       	add	r24, r24
 49c:	99 1f       	adc	r25, r25
 49e:	aa 1f       	adc	r26, r26
 4a0:	bb 1f       	adc	r27, r27
 4a2:	2c 01       	movw	r4, r24
 4a4:	3d 01       	movw	r6, r26
 4a6:	44 0c       	add	r4, r4
 4a8:	55 1c       	adc	r5, r5
 4aa:	66 1c       	adc	r6, r6
 4ac:	77 1c       	adc	r7, r7
 4ae:	44 0c       	add	r4, r4
 4b0:	55 1c       	adc	r5, r5
 4b2:	66 1c       	adc	r6, r6
 4b4:	77 1c       	adc	r7, r7
 4b6:	48 0e       	add	r4, r24
 4b8:	59 1e       	adc	r5, r25
 4ba:	6a 1e       	adc	r6, r26
 4bc:	7b 1e       	adc	r7, r27
 4be:	c7 01       	movw	r24, r14
 4c0:	b6 01       	movw	r22, r12
 4c2:	a5 01       	movw	r20, r10
 4c4:	94 01       	movw	r18, r8
 4c6:	0e 94 96 04 	call	0x92c	; 0x92c <__divmodsi4>
 4ca:	64 0d       	add	r22, r4
 4cc:	75 1d       	adc	r23, r5
 4ce:	86 1d       	adc	r24, r6
 4d0:	97 1d       	adc	r25, r7
		intgr /= 10;
 4d2:	c2 2e       	mov	r12, r18
 4d4:	d3 2e       	mov	r13, r19
 4d6:	e4 2e       	mov	r14, r20
 4d8:	f5 2e       	mov	r15, r21
	{
		LCD_WriteChar('-');
		intgr *= -1;
	}

	while(intgr > 0)
 4da:	1c 14       	cp	r1, r12
 4dc:	1d 04       	cpc	r1, r13
 4de:	1e 04       	cpc	r1, r14
 4e0:	1f 04       	cpc	r1, r15
 4e2:	cc f2       	brlt	.-78     	; 0x496 <LCD_WriteInteger+0x58>
	{
		y = ((y*10) + (intgr%10));
		intgr /= 10;
	}

	while(y > 1 )
 4e4:	62 30       	cpi	r22, 0x02	; 2
 4e6:	71 05       	cpc	r23, r1
 4e8:	81 05       	cpc	r24, r1
 4ea:	91 05       	cpc	r25, r1
 4ec:	e4 f0       	brlt	.+56     	; 0x526 <LCD_WriteInteger+0xe8>
	{
		LCD_WriteChar(((y%10)+48));
 4ee:	0f 2e       	mov	r0, r31
 4f0:	fa e0       	ldi	r31, 0x0A	; 10
 4f2:	8f 2e       	mov	r8, r31
 4f4:	91 2c       	mov	r9, r1
 4f6:	a1 2c       	mov	r10, r1
 4f8:	b1 2c       	mov	r11, r1
 4fa:	f0 2d       	mov	r31, r0
 4fc:	a5 01       	movw	r20, r10
 4fe:	94 01       	movw	r18, r8
 500:	0e 94 96 04 	call	0x92c	; 0x92c <__divmodsi4>
 504:	c2 2e       	mov	r12, r18
 506:	d3 2e       	mov	r13, r19
 508:	e4 2e       	mov	r14, r20
 50a:	f5 2e       	mov	r15, r21
 50c:	80 e3       	ldi	r24, 0x30	; 48
 50e:	86 0f       	add	r24, r22
 510:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_WriteChar>
		y /= 10;
 514:	6c 2d       	mov	r22, r12
 516:	7d 2d       	mov	r23, r13
 518:	8e 2d       	mov	r24, r14
 51a:	9f 2d       	mov	r25, r15
	{
		y = ((y*10) + (intgr%10));
		intgr /= 10;
	}

	while(y > 1 )
 51c:	62 30       	cpi	r22, 0x02	; 2
 51e:	71 05       	cpc	r23, r1
 520:	81 05       	cpc	r24, r1
 522:	91 05       	cpc	r25, r1
 524:	5c f7       	brge	.-42     	; 0x4fc <LCD_WriteInteger+0xbe>
	{
		LCD_WriteChar(((y%10)+48));
		y /= 10;
	}
}
 526:	ff 90       	pop	r15
 528:	ef 90       	pop	r14
 52a:	df 90       	pop	r13
 52c:	cf 90       	pop	r12
 52e:	bf 90       	pop	r11
 530:	af 90       	pop	r10
 532:	9f 90       	pop	r9
 534:	8f 90       	pop	r8
 536:	7f 90       	pop	r7
 538:	6f 90       	pop	r6
 53a:	5f 90       	pop	r5
 53c:	4f 90       	pop	r4
 53e:	08 95       	ret

00000540 <PWM2_Init>:
}

void PWM2_Generate(uint32 duty_cycle)
{
	
	OCR2 = ((duty_cycle * 256 ) /100 ) ;
 540:	8f 9a       	sbi	0x11, 7	; 17
 542:	85 b5       	in	r24, 0x25	; 37
 544:	8a 66       	ori	r24, 0x6A	; 106
 546:	85 bd       	out	0x25, r24	; 37
 548:	08 95       	ret

0000054a <main>:
int main(void)
{
   uint32  duty = 0;
   uint32 Freq = 0;
   
   LCD_Init();
 54a:	0e 94 73 01 	call	0x2e6	; 0x2e6 <LCD_Init>
   
    PWM2_Init();
 54e:	0e 94 a0 02 	call	0x540	; 0x540 <PWM2_Init>
}

void PWM2_Generate(uint32 duty_cycle)
{
	
	OCR2 = ((duty_cycle * 256 ) /100 ) ;
 552:	83 e3       	ldi	r24, 0x33	; 51
 554:	83 bd       	out	0x23, r24	; 35
   LCD_Init();
   
    PWM2_Init();
    PWM2_Generate(20);
	
	ICU_Init();
 556:	0e 94 b4 03 	call	0x768	; 0x768 <ICU_Init>
	LCD_WriteChar('a');
 55a:	81 e6       	ldi	r24, 0x61	; 97
 55c:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_WriteChar>
			LCD_WriteChar('%');
			
			LCD_GoTo(1,0);
			LCD_WriteString("Freq:");
			//LCD_GoTo(1,10);
			LCD_WriteInteger(Freq);
 560:	0f 2e       	mov	r0, r31
 562:	81 2c       	mov	r8, r1
 564:	f2 e1       	ldi	r31, 0x12	; 18
 566:	9f 2e       	mov	r9, r31
 568:	fa e7       	ldi	r31, 0x7A	; 122
 56a:	af 2e       	mov	r10, r31
 56c:	b1 2c       	mov	r11, r1
 56e:	f0 2d       	mov	r31, r0
	LCD_WriteChar('a');
    while (1) 
    {
		
		
		if(Cap_Counter == 3)
 570:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <Cap_Counter>
 574:	83 30       	cpi	r24, 0x03	; 3
 576:	f1 f7       	brne	.-4      	; 0x574 <main+0x2a>
		{
			duty = ((ICU_ReadCapturedVal_2 - ICU_ReadCapturedVal_1) * 100) / (ICU_ReadCapturedVal_3 - ICU_ReadCapturedVal_1) ;
 578:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <ICU_ReadCapturedVal_1>
 57c:	90 91 88 00 	lds	r25, 0x0088	; 0x800088 <ICU_ReadCapturedVal_1+0x1>
 580:	a0 91 89 00 	lds	r26, 0x0089	; 0x800089 <ICU_ReadCapturedVal_1+0x2>
 584:	b0 91 8a 00 	lds	r27, 0x008A	; 0x80008a <ICU_ReadCapturedVal_1+0x3>
 588:	c0 90 7f 00 	lds	r12, 0x007F	; 0x80007f <ICU_ReadCapturedVal_3>
 58c:	d0 90 80 00 	lds	r13, 0x0080	; 0x800080 <ICU_ReadCapturedVal_3+0x1>
 590:	e0 90 81 00 	lds	r14, 0x0081	; 0x800081 <ICU_ReadCapturedVal_3+0x2>
 594:	f0 90 82 00 	lds	r15, 0x0082	; 0x800082 <ICU_ReadCapturedVal_3+0x3>
 598:	c8 1a       	sub	r12, r24
 59a:	d9 0a       	sbc	r13, r25
 59c:	ea 0a       	sbc	r14, r26
 59e:	fb 0a       	sbc	r15, r27
 5a0:	40 91 83 00 	lds	r20, 0x0083	; 0x800083 <ICU_ReadCapturedVal_2>
 5a4:	50 91 84 00 	lds	r21, 0x0084	; 0x800084 <ICU_ReadCapturedVal_2+0x1>
 5a8:	60 91 85 00 	lds	r22, 0x0085	; 0x800085 <ICU_ReadCapturedVal_2+0x2>
 5ac:	70 91 86 00 	lds	r23, 0x0086	; 0x800086 <ICU_ReadCapturedVal_2+0x3>
 5b0:	9a 01       	movw	r18, r20
 5b2:	ab 01       	movw	r20, r22
 5b4:	28 1b       	sub	r18, r24
 5b6:	39 0b       	sbc	r19, r25
 5b8:	4a 0b       	sbc	r20, r26
 5ba:	5b 0b       	sbc	r21, r27
 5bc:	a4 e6       	ldi	r26, 0x64	; 100
 5be:	b0 e0       	ldi	r27, 0x00	; 0
 5c0:	0e 94 c4 04 	call	0x988	; 0x988 <__muluhisi3>
 5c4:	a7 01       	movw	r20, r14
 5c6:	96 01       	movw	r18, r12
 5c8:	0e 94 74 04 	call	0x8e8	; 0x8e8 <__udivmodsi4>
 5cc:	29 01       	movw	r4, r18
 5ce:	3a 01       	movw	r6, r20
			
			Freq = 8000000 / (ICU_ReadCapturedVal_3 - ICU_ReadCapturedVal_1) ;
			
			
			LCD_GoTo(0,0);
 5d0:	60 e0       	ldi	r22, 0x00	; 0
 5d2:	80 e0       	ldi	r24, 0x00	; 0
 5d4:	0e 94 0a 02 	call	0x414	; 0x414 <LCD_GoTo>
			LCD_WriteString("Duty Cycle:");
 5d8:	80 e6       	ldi	r24, 0x60	; 96
 5da:	90 e0       	ldi	r25, 0x00	; 0
 5dc:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <LCD_WriteString>
			LCD_WriteInteger(duty);
 5e0:	c3 01       	movw	r24, r6
 5e2:	b2 01       	movw	r22, r4
 5e4:	0e 94 1f 02 	call	0x43e	; 0x43e <LCD_WriteInteger>
			LCD_WriteChar('%');
 5e8:	85 e2       	ldi	r24, 0x25	; 37
 5ea:	0e 94 b5 01 	call	0x36a	; 0x36a <LCD_WriteChar>
			
			LCD_GoTo(1,0);
 5ee:	60 e0       	ldi	r22, 0x00	; 0
 5f0:	81 e0       	ldi	r24, 0x01	; 1
 5f2:	0e 94 0a 02 	call	0x414	; 0x414 <LCD_GoTo>
			LCD_WriteString("Freq:");
 5f6:	8c e6       	ldi	r24, 0x6C	; 108
 5f8:	90 e0       	ldi	r25, 0x00	; 0
 5fa:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <LCD_WriteString>
			//LCD_GoTo(1,10);
			LCD_WriteInteger(Freq);
 5fe:	c5 01       	movw	r24, r10
 600:	b4 01       	movw	r22, r8
 602:	a7 01       	movw	r20, r14
 604:	96 01       	movw	r18, r12
 606:	0e 94 74 04 	call	0x8e8	; 0x8e8 <__udivmodsi4>
 60a:	ca 01       	movw	r24, r20
 60c:	b9 01       	movw	r22, r18
 60e:	0e 94 1f 02 	call	0x43e	; 0x43e <LCD_WriteInteger>
			LCD_WriteString("Hz");
 612:	82 e7       	ldi	r24, 0x72	; 114
 614:	90 e0       	ldi	r25, 0x00	; 0
 616:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <LCD_WriteString>
			
			Cap_Counter = 0;
 61a:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <Cap_Counter>
			SET_BIT(TIMSK , 5) ;
 61e:	89 b7       	in	r24, 0x39	; 57
 620:	80 62       	ori	r24, 0x20	; 32
 622:	89 bf       	out	0x39, r24	; 57
 624:	a5 cf       	rjmp	.-182    	; 0x570 <main+0x26>

00000626 <__vector_11>:
}


void PWM1_Start(void)
{
	TCCR1B |= 0x04;
 626:	1f 92       	push	r1
 628:	0f 92       	push	r0
 62a:	0f b6       	in	r0, 0x3f	; 63
 62c:	0f 92       	push	r0
 62e:	11 24       	eor	r1, r1
 630:	2f 93       	push	r18
 632:	3f 93       	push	r19
 634:	4f 93       	push	r20
 636:	5f 93       	push	r21
 638:	6f 93       	push	r22
 63a:	7f 93       	push	r23
 63c:	8f 93       	push	r24
 63e:	9f 93       	push	r25
 640:	af 93       	push	r26
 642:	bf 93       	push	r27
 644:	ef 93       	push	r30
 646:	ff 93       	push	r31
 648:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <counter.1643>
 64c:	90 91 7b 00 	lds	r25, 0x007B	; 0x80007b <counter.1643+0x1>
 650:	a0 91 7c 00 	lds	r26, 0x007C	; 0x80007c <counter.1643+0x2>
 654:	b0 91 7d 00 	lds	r27, 0x007D	; 0x80007d <counter.1643+0x3>
 658:	01 96       	adiw	r24, 0x01	; 1
 65a:	a1 1d       	adc	r26, r1
 65c:	b1 1d       	adc	r27, r1
 65e:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <counter.1643>
 662:	90 93 7b 00 	sts	0x007B, r25	; 0x80007b <counter.1643+0x1>
 666:	a0 93 7c 00 	sts	0x007C, r26	; 0x80007c <counter.1643+0x2>
 66a:	b0 93 7d 00 	sts	0x007D, r27	; 0x80007d <counter.1643+0x3>
 66e:	40 91 95 00 	lds	r20, 0x0095	; 0x800095 <Number_OverFlows>
 672:	50 91 96 00 	lds	r21, 0x0096	; 0x800096 <Number_OverFlows+0x1>
 676:	60 91 97 00 	lds	r22, 0x0097	; 0x800097 <Number_OverFlows+0x2>
 67a:	70 91 98 00 	lds	r23, 0x0098	; 0x800098 <Number_OverFlows+0x3>
 67e:	84 17       	cp	r24, r20
 680:	95 07       	cpc	r25, r21
 682:	a6 07       	cpc	r26, r22
 684:	b7 07       	cpc	r27, r23
 686:	81 f4       	brne	.+32     	; 0x6a8 <__vector_11+0x82>
 688:	80 91 99 00 	lds	r24, 0x0099	; 0x800099 <CounterRegister_InitValue>
 68c:	82 bf       	out	0x32, r24	; 50
 68e:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <counter.1643>
 692:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <counter.1643+0x1>
 696:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <counter.1643+0x2>
 69a:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <counter.1643+0x3>
 69e:	e0 91 9a 00 	lds	r30, 0x009A	; 0x80009a <timer0_ptr_func>
 6a2:	f0 91 9b 00 	lds	r31, 0x009B	; 0x80009b <timer0_ptr_func+0x1>
 6a6:	09 95       	icall
 6a8:	ff 91       	pop	r31
 6aa:	ef 91       	pop	r30
 6ac:	bf 91       	pop	r27
 6ae:	af 91       	pop	r26
 6b0:	9f 91       	pop	r25
 6b2:	8f 91       	pop	r24
 6b4:	7f 91       	pop	r23
 6b6:	6f 91       	pop	r22
 6b8:	5f 91       	pop	r21
 6ba:	4f 91       	pop	r20
 6bc:	3f 91       	pop	r19
 6be:	2f 91       	pop	r18
 6c0:	0f 90       	pop	r0
 6c2:	0f be       	out	0x3f, r0	; 63
 6c4:	0f 90       	pop	r0
 6c6:	1f 90       	pop	r1
 6c8:	18 95       	reti

000006ca <__vector_7>:
 6ca:	1f 92       	push	r1
 6cc:	0f 92       	push	r0
 6ce:	0f b6       	in	r0, 0x3f	; 63
 6d0:	0f 92       	push	r0
 6d2:	11 24       	eor	r1, r1
 6d4:	2f 93       	push	r18
 6d6:	3f 93       	push	r19
 6d8:	4f 93       	push	r20
 6da:	5f 93       	push	r21
 6dc:	6f 93       	push	r22
 6de:	7f 93       	push	r23
 6e0:	8f 93       	push	r24
 6e2:	9f 93       	push	r25
 6e4:	af 93       	push	r26
 6e6:	bf 93       	push	r27
 6e8:	ef 93       	push	r30
 6ea:	ff 93       	push	r31
 6ec:	80 91 76 00 	lds	r24, 0x0076	; 0x800076 <__data_end>
 6f0:	90 91 77 00 	lds	r25, 0x0077	; 0x800077 <__data_end+0x1>
 6f4:	a0 91 78 00 	lds	r26, 0x0078	; 0x800078 <__data_end+0x2>
 6f8:	b0 91 79 00 	lds	r27, 0x0079	; 0x800079 <__data_end+0x3>
 6fc:	01 96       	adiw	r24, 0x01	; 1
 6fe:	a1 1d       	adc	r26, r1
 700:	b1 1d       	adc	r27, r1
 702:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__data_end>
 706:	90 93 77 00 	sts	0x0077, r25	; 0x800077 <__data_end+0x1>
 70a:	a0 93 78 00 	sts	0x0078, r26	; 0x800078 <__data_end+0x2>
 70e:	b0 93 79 00 	sts	0x0079, r27	; 0x800079 <__data_end+0x3>
 712:	40 91 8f 00 	lds	r20, 0x008F	; 0x80008f <Num_CompMatch>
 716:	50 91 90 00 	lds	r21, 0x0090	; 0x800090 <Num_CompMatch+0x1>
 71a:	60 91 91 00 	lds	r22, 0x0091	; 0x800091 <Num_CompMatch+0x2>
 71e:	70 91 92 00 	lds	r23, 0x0092	; 0x800092 <Num_CompMatch+0x3>
 722:	84 17       	cp	r24, r20
 724:	95 07       	cpc	r25, r21
 726:	a6 07       	cpc	r26, r22
 728:	b7 07       	cpc	r27, r23
 72a:	69 f4       	brne	.+26     	; 0x746 <__vector_7+0x7c>
 72c:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <__data_end>
 730:	10 92 77 00 	sts	0x0077, r1	; 0x800077 <__data_end+0x1>
 734:	10 92 78 00 	sts	0x0078, r1	; 0x800078 <__data_end+0x2>
 738:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <__data_end+0x3>
 73c:	e0 91 93 00 	lds	r30, 0x0093	; 0x800093 <timer1_ptr_func>
 740:	f0 91 94 00 	lds	r31, 0x0094	; 0x800094 <timer1_ptr_func+0x1>
 744:	09 95       	icall
 746:	ff 91       	pop	r31
 748:	ef 91       	pop	r30
 74a:	bf 91       	pop	r27
 74c:	af 91       	pop	r26
 74e:	9f 91       	pop	r25
 750:	8f 91       	pop	r24
 752:	7f 91       	pop	r23
 754:	6f 91       	pop	r22
 756:	5f 91       	pop	r21
 758:	4f 91       	pop	r20
 75a:	3f 91       	pop	r19
 75c:	2f 91       	pop	r18
 75e:	0f 90       	pop	r0
 760:	0f be       	out	0x3f, r0	; 63
 762:	0f 90       	pop	r0
 764:	1f 90       	pop	r1
 766:	18 95       	reti

00000768 <ICU_Init>:



void ICU_Init(void)
{
	SET_BIT(DDRB , 7);
 768:	bf 9a       	sbi	0x17, 7	; 23
	CLR_BIT(DDRD, 6);
 76a:	8e 98       	cbi	0x11, 6	; 17
	
	ICR1 = 0x0000;
 76c:	17 bc       	out	0x27, r1	; 39
 76e:	16 bc       	out	0x26, r1	; 38
	TCCR1B |= 0x41 ;
 770:	8e b5       	in	r24, 0x2e	; 46
 772:	81 64       	ori	r24, 0x41	; 65
 774:	8e bd       	out	0x2e, r24	; 46
	
	TIMSK |= 0X24;
 776:	89 b7       	in	r24, 0x39	; 57
 778:	84 62       	ori	r24, 0x24	; 36
 77a:	89 bf       	out	0x39, r24	; 57
	SREG |= 0x80;
 77c:	8f b7       	in	r24, 0x3f	; 63
 77e:	80 68       	ori	r24, 0x80	; 128
 780:	8f bf       	out	0x3f, r24	; 63
 782:	08 95       	ret

00000784 <__vector_6>:




ISR(TIMER1_CAPT_vect)
{
 784:	1f 92       	push	r1
 786:	0f 92       	push	r0
 788:	0f b6       	in	r0, 0x3f	; 63
 78a:	0f 92       	push	r0
 78c:	11 24       	eor	r1, r1
 78e:	2f 93       	push	r18
 790:	3f 93       	push	r19
 792:	4f 93       	push	r20
 794:	5f 93       	push	r21
 796:	6f 93       	push	r22
 798:	7f 93       	push	r23
 79a:	8f 93       	push	r24
 79c:	9f 93       	push	r25
 79e:	af 93       	push	r26
 7a0:	bf 93       	push	r27
 7a2:	ef 93       	push	r30
 7a4:	ff 93       	push	r31
	Cap_Counter ++;
 7a6:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <Cap_Counter>
 7aa:	8f 5f       	subi	r24, 0xFF	; 255
 7ac:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <Cap_Counter>
	
	if( Cap_Counter == 1)
 7b0:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <Cap_Counter>
 7b4:	81 30       	cpi	r24, 0x01	; 1
 7b6:	c1 f4       	brne	.+48     	; 0x7e8 <__vector_6+0x64>
	{
		ICU_ReadCapturedVal_1 = ICR1 ;
 7b8:	86 b5       	in	r24, 0x26	; 38
 7ba:	97 b5       	in	r25, 0x27	; 39
 7bc:	a0 e0       	ldi	r26, 0x00	; 0
 7be:	b0 e0       	ldi	r27, 0x00	; 0
 7c0:	80 93 87 00 	sts	0x0087, r24	; 0x800087 <ICU_ReadCapturedVal_1>
 7c4:	90 93 88 00 	sts	0x0088, r25	; 0x800088 <ICU_ReadCapturedVal_1+0x1>
 7c8:	a0 93 89 00 	sts	0x0089, r26	; 0x800089 <ICU_ReadCapturedVal_1+0x2>
 7cc:	b0 93 8a 00 	sts	0x008A, r27	; 0x80008a <ICU_ReadCapturedVal_1+0x3>
		
		Timer1_Number_OverFlows = 0;
 7d0:	10 92 8b 00 	sts	0x008B, r1	; 0x80008b <Timer1_Number_OverFlows>
 7d4:	10 92 8c 00 	sts	0x008C, r1	; 0x80008c <Timer1_Number_OverFlows+0x1>
 7d8:	10 92 8d 00 	sts	0x008D, r1	; 0x80008d <Timer1_Number_OverFlows+0x2>
 7dc:	10 92 8e 00 	sts	0x008E, r1	; 0x80008e <Timer1_Number_OverFlows+0x3>
		
		CLR_BIT(TCCR1B , 6);
 7e0:	8e b5       	in	r24, 0x2e	; 46
 7e2:	8f 7b       	andi	r24, 0xBF	; 191
 7e4:	8e bd       	out	0x2e, r24	; 46
 7e6:	4a c0       	rjmp	.+148    	; 0x87c <__stack+0x1d>
	}
	
	else if(Cap_Counter == 2)
 7e8:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <Cap_Counter>
 7ec:	82 30       	cpi	r24, 0x02	; 2
 7ee:	01 f5       	brne	.+64     	; 0x830 <__vector_6+0xac>
	{
		ICU_ReadCapturedVal_2 = ICR1 + (Timer1_Number_OverFlows * 65535);
 7f0:	e6 b5       	in	r30, 0x26	; 38
 7f2:	f7 b5       	in	r31, 0x27	; 39
 7f4:	20 91 8b 00 	lds	r18, 0x008B	; 0x80008b <Timer1_Number_OverFlows>
 7f8:	30 91 8c 00 	lds	r19, 0x008C	; 0x80008c <Timer1_Number_OverFlows+0x1>
 7fc:	40 91 8d 00 	lds	r20, 0x008D	; 0x80008d <Timer1_Number_OverFlows+0x2>
 800:	50 91 8e 00 	lds	r21, 0x008E	; 0x80008e <Timer1_Number_OverFlows+0x3>
 804:	af ef       	ldi	r26, 0xFF	; 255
 806:	bf ef       	ldi	r27, 0xFF	; 255
 808:	0e 94 c4 04 	call	0x988	; 0x988 <__muluhisi3>
 80c:	dc 01       	movw	r26, r24
 80e:	cb 01       	movw	r24, r22
 810:	8e 0f       	add	r24, r30
 812:	9f 1f       	adc	r25, r31
 814:	a1 1d       	adc	r26, r1
 816:	b1 1d       	adc	r27, r1
 818:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <ICU_ReadCapturedVal_2>
 81c:	90 93 84 00 	sts	0x0084, r25	; 0x800084 <ICU_ReadCapturedVal_2+0x1>
 820:	a0 93 85 00 	sts	0x0085, r26	; 0x800085 <ICU_ReadCapturedVal_2+0x2>
 824:	b0 93 86 00 	sts	0x0086, r27	; 0x800086 <ICU_ReadCapturedVal_2+0x3>
		
		SET_BIT(TCCR1B , 6);
 828:	8e b5       	in	r24, 0x2e	; 46
 82a:	80 64       	ori	r24, 0x40	; 64
 82c:	8e bd       	out	0x2e, r24	; 46
 82e:	26 c0       	rjmp	.+76     	; 0x87c <__stack+0x1d>
		
	}
	
	else if(Cap_Counter == 3)
 830:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <Cap_Counter>
 834:	83 30       	cpi	r24, 0x03	; 3
 836:	11 f5       	brne	.+68     	; 0x87c <__stack+0x1d>
	{
		ICU_ReadCapturedVal_3 = ICR1 + (Timer1_Number_OverFlows * 65535);
 838:	e6 b5       	in	r30, 0x26	; 38
 83a:	f7 b5       	in	r31, 0x27	; 39
 83c:	20 91 8b 00 	lds	r18, 0x008B	; 0x80008b <Timer1_Number_OverFlows>
 840:	30 91 8c 00 	lds	r19, 0x008C	; 0x80008c <Timer1_Number_OverFlows+0x1>
 844:	40 91 8d 00 	lds	r20, 0x008D	; 0x80008d <Timer1_Number_OverFlows+0x2>
 848:	50 91 8e 00 	lds	r21, 0x008E	; 0x80008e <Timer1_Number_OverFlows+0x3>
 84c:	af ef       	ldi	r26, 0xFF	; 255
 84e:	bf ef       	ldi	r27, 0xFF	; 255
 850:	0e 94 c4 04 	call	0x988	; 0x988 <__muluhisi3>
 854:	dc 01       	movw	r26, r24
 856:	cb 01       	movw	r24, r22
 858:	8e 0f       	add	r24, r30
 85a:	9f 1f       	adc	r25, r31
 85c:	a1 1d       	adc	r26, r1
 85e:	b1 1d       	adc	r27, r1
 860:	80 93 7f 00 	sts	0x007F, r24	; 0x80007f <ICU_ReadCapturedVal_3>
 864:	90 93 80 00 	sts	0x0080, r25	; 0x800080 <ICU_ReadCapturedVal_3+0x1>
 868:	a0 93 81 00 	sts	0x0081, r26	; 0x800081 <ICU_ReadCapturedVal_3+0x2>
 86c:	b0 93 82 00 	sts	0x0082, r27	; 0x800082 <ICU_ReadCapturedVal_3+0x3>
		//SET_BIT(PORTB , 7);
		CLR_BIT(TCCR1B , 6) ;
 870:	8e b5       	in	r24, 0x2e	; 46
 872:	8f 7b       	andi	r24, 0xBF	; 191
 874:	8e bd       	out	0x2e, r24	; 46
		CLR_BIT(TIMSK , 5) ;
 876:	89 b7       	in	r24, 0x39	; 57
 878:	8f 7d       	andi	r24, 0xDF	; 223
 87a:	89 bf       	out	0x39, r24	; 57
		
	}
	
}
 87c:	ff 91       	pop	r31
 87e:	ef 91       	pop	r30
 880:	bf 91       	pop	r27
 882:	af 91       	pop	r26
 884:	9f 91       	pop	r25
 886:	8f 91       	pop	r24
 888:	7f 91       	pop	r23
 88a:	6f 91       	pop	r22
 88c:	5f 91       	pop	r21
 88e:	4f 91       	pop	r20
 890:	3f 91       	pop	r19
 892:	2f 91       	pop	r18
 894:	0f 90       	pop	r0
 896:	0f be       	out	0x3f, r0	; 63
 898:	0f 90       	pop	r0
 89a:	1f 90       	pop	r1
 89c:	18 95       	reti

0000089e <__vector_9>:


ISR(TIMER1_OVF_vect)
{
 89e:	1f 92       	push	r1
 8a0:	0f 92       	push	r0
 8a2:	0f b6       	in	r0, 0x3f	; 63
 8a4:	0f 92       	push	r0
 8a6:	11 24       	eor	r1, r1
 8a8:	8f 93       	push	r24
 8aa:	9f 93       	push	r25
 8ac:	af 93       	push	r26
 8ae:	bf 93       	push	r27
	Timer1_Number_OverFlows ++;
 8b0:	80 91 8b 00 	lds	r24, 0x008B	; 0x80008b <Timer1_Number_OverFlows>
 8b4:	90 91 8c 00 	lds	r25, 0x008C	; 0x80008c <Timer1_Number_OverFlows+0x1>
 8b8:	a0 91 8d 00 	lds	r26, 0x008D	; 0x80008d <Timer1_Number_OverFlows+0x2>
 8bc:	b0 91 8e 00 	lds	r27, 0x008E	; 0x80008e <Timer1_Number_OverFlows+0x3>
 8c0:	01 96       	adiw	r24, 0x01	; 1
 8c2:	a1 1d       	adc	r26, r1
 8c4:	b1 1d       	adc	r27, r1
 8c6:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <Timer1_Number_OverFlows>
 8ca:	90 93 8c 00 	sts	0x008C, r25	; 0x80008c <Timer1_Number_OverFlows+0x1>
 8ce:	a0 93 8d 00 	sts	0x008D, r26	; 0x80008d <Timer1_Number_OverFlows+0x2>
 8d2:	b0 93 8e 00 	sts	0x008E, r27	; 0x80008e <Timer1_Number_OverFlows+0x3>
 8d6:	bf 91       	pop	r27
 8d8:	af 91       	pop	r26
 8da:	9f 91       	pop	r25
 8dc:	8f 91       	pop	r24
 8de:	0f 90       	pop	r0
 8e0:	0f be       	out	0x3f, r0	; 63
 8e2:	0f 90       	pop	r0
 8e4:	1f 90       	pop	r1
 8e6:	18 95       	reti

000008e8 <__udivmodsi4>:
 8e8:	a1 e2       	ldi	r26, 0x21	; 33
 8ea:	1a 2e       	mov	r1, r26
 8ec:	aa 1b       	sub	r26, r26
 8ee:	bb 1b       	sub	r27, r27
 8f0:	fd 01       	movw	r30, r26
 8f2:	0d c0       	rjmp	.+26     	; 0x90e <__udivmodsi4_ep>

000008f4 <__udivmodsi4_loop>:
 8f4:	aa 1f       	adc	r26, r26
 8f6:	bb 1f       	adc	r27, r27
 8f8:	ee 1f       	adc	r30, r30
 8fa:	ff 1f       	adc	r31, r31
 8fc:	a2 17       	cp	r26, r18
 8fe:	b3 07       	cpc	r27, r19
 900:	e4 07       	cpc	r30, r20
 902:	f5 07       	cpc	r31, r21
 904:	20 f0       	brcs	.+8      	; 0x90e <__udivmodsi4_ep>
 906:	a2 1b       	sub	r26, r18
 908:	b3 0b       	sbc	r27, r19
 90a:	e4 0b       	sbc	r30, r20
 90c:	f5 0b       	sbc	r31, r21

0000090e <__udivmodsi4_ep>:
 90e:	66 1f       	adc	r22, r22
 910:	77 1f       	adc	r23, r23
 912:	88 1f       	adc	r24, r24
 914:	99 1f       	adc	r25, r25
 916:	1a 94       	dec	r1
 918:	69 f7       	brne	.-38     	; 0x8f4 <__udivmodsi4_loop>
 91a:	60 95       	com	r22
 91c:	70 95       	com	r23
 91e:	80 95       	com	r24
 920:	90 95       	com	r25
 922:	9b 01       	movw	r18, r22
 924:	ac 01       	movw	r20, r24
 926:	bd 01       	movw	r22, r26
 928:	cf 01       	movw	r24, r30
 92a:	08 95       	ret

0000092c <__divmodsi4>:
 92c:	05 2e       	mov	r0, r21
 92e:	97 fb       	bst	r25, 7
 930:	1e f4       	brtc	.+6      	; 0x938 <__divmodsi4+0xc>
 932:	00 94       	com	r0
 934:	0e 94 ad 04 	call	0x95a	; 0x95a <__negsi2>
 938:	57 fd       	sbrc	r21, 7
 93a:	07 d0       	rcall	.+14     	; 0x94a <__divmodsi4_neg2>
 93c:	0e 94 74 04 	call	0x8e8	; 0x8e8 <__udivmodsi4>
 940:	07 fc       	sbrc	r0, 7
 942:	03 d0       	rcall	.+6      	; 0x94a <__divmodsi4_neg2>
 944:	4e f4       	brtc	.+18     	; 0x958 <__divmodsi4_exit>
 946:	0c 94 ad 04 	jmp	0x95a	; 0x95a <__negsi2>

0000094a <__divmodsi4_neg2>:
 94a:	50 95       	com	r21
 94c:	40 95       	com	r20
 94e:	30 95       	com	r19
 950:	21 95       	neg	r18
 952:	3f 4f       	sbci	r19, 0xFF	; 255
 954:	4f 4f       	sbci	r20, 0xFF	; 255
 956:	5f 4f       	sbci	r21, 0xFF	; 255

00000958 <__divmodsi4_exit>:
 958:	08 95       	ret

0000095a <__negsi2>:
 95a:	90 95       	com	r25
 95c:	80 95       	com	r24
 95e:	70 95       	com	r23
 960:	61 95       	neg	r22
 962:	7f 4f       	sbci	r23, 0xFF	; 255
 964:	8f 4f       	sbci	r24, 0xFF	; 255
 966:	9f 4f       	sbci	r25, 0xFF	; 255
 968:	08 95       	ret

0000096a <__umulhisi3>:
 96a:	a2 9f       	mul	r26, r18
 96c:	b0 01       	movw	r22, r0
 96e:	b3 9f       	mul	r27, r19
 970:	c0 01       	movw	r24, r0
 972:	a3 9f       	mul	r26, r19
 974:	70 0d       	add	r23, r0
 976:	81 1d       	adc	r24, r1
 978:	11 24       	eor	r1, r1
 97a:	91 1d       	adc	r25, r1
 97c:	b2 9f       	mul	r27, r18
 97e:	70 0d       	add	r23, r0
 980:	81 1d       	adc	r24, r1
 982:	11 24       	eor	r1, r1
 984:	91 1d       	adc	r25, r1
 986:	08 95       	ret

00000988 <__muluhisi3>:
 988:	0e 94 b5 04 	call	0x96a	; 0x96a <__umulhisi3>
 98c:	a5 9f       	mul	r26, r21
 98e:	90 0d       	add	r25, r0
 990:	b4 9f       	mul	r27, r20
 992:	90 0d       	add	r25, r0
 994:	a4 9f       	mul	r26, r20
 996:	80 0d       	add	r24, r0
 998:	91 1d       	adc	r25, r1
 99a:	11 24       	eor	r1, r1
 99c:	08 95       	ret

0000099e <_exit>:
 99e:	f8 94       	cli

000009a0 <__stop_program>:
 9a0:	ff cf       	rjmp	.-2      	; 0x9a0 <__stop_program>
