
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.115894                       # Number of seconds simulated
sim_ticks                                115893619835                       # Number of ticks simulated
final_tick                               1170724237914                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28206                       # Simulator instruction rate (inst/s)
host_op_rate                                    35574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1483981                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899504                       # Number of bytes of host memory used
host_seconds                                 78096.44                       # Real time elapsed on the host
sim_insts                                  2202778003                       # Number of instructions simulated
sim_ops                                    2778225132                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       242176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       228992                       # Number of bytes read from this memory
system.physmem.bytes_read::total               474752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       454016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            454016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1789                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3709                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3547                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3547                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      2089640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      1975881                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4096446                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15462                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30925                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3917524                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3917524                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3917524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      2089640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      1975881                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                8013970                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139127996                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23414975                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18995391                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1999229                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9681415                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9021430                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2522755                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92388                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102368871                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128015384                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23414975                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11544185                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28200683                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6510155                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2525387                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11957692                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572415                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137580337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542996                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109379654     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1988058      1.45%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3647867      2.65%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3293109      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2102037      1.53%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1715083      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997445      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039524      0.76%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13417560      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137580337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168298                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.920127                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101332193                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3878670                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27837001                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47292                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4485173                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4048957                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154988153                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1295                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4485173                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102147050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1047506                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1676437                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27050836                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1173327                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153288629                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        220932                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       507652                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216805559                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713844945                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713844945                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45100990                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4219471                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14559336                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7209801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82894                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1606728                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150415426                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139771305                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156751                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26360354                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57917599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137580337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015925                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79034135     57.45%     57.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24096971     17.51%     74.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12666281      9.21%     84.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7321681      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8107989      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3011424      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667225      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512745      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161886      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137580337                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559237     68.65%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117464     14.42%     83.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137927     16.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117705423     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1977835      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12898412      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7172729      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139771305                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.004624                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814628                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418094326                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176809799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136706863                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140585933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269088                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3365901                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       118759                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4485173                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         680702                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103471                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150449238                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62605                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14559336                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7209801                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1117668                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1118822                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236490                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137464650                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387696                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2306655                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19560112                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563480                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7172416                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.988044                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136831896                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136706863                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79790466                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224090054                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.982598                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356064                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27320210                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2024365                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133095164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.925123                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82445429     61.94%     61.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23466514     17.63%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11656207      8.76%     88.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3958950      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884054      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707960      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206668      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997442      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771940      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133095164                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771940                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280772850                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305384606                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41768                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1547659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.391280                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.391280                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.718763                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.718763                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618958477                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191362361                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144360448                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139127996                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23527888                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19274278                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1991579                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9604447                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9302846                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2408837                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91550                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104338150                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126265302                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23527888                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11711683                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27363243                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5970310                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2960554                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12207408                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1557616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138623492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.114789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.538897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111260249     80.26%     80.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2198426      1.59%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3759522      2.71%     84.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2179994      1.57%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1707879      1.23%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1515169      1.09%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          919475      0.66%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2307953      1.66%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12774825      9.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138623492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.169110                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.907548                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103694158                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4110072                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26786613                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71312                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3961335                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3858142                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152237244                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3961335                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104208616                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         595547                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2636171                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26326539                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       895277                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151207950                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         93372                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       518171                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213441525                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    703485069                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    703485069                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170930289                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42511207                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34014                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17033                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2623832                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14062596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7181283                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69749                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1635655                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146257727                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34015                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137276872                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        87583                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21792346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48404185                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138623492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.990286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.548936                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82608554     59.59%     59.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21494551     15.51%     75.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11577808      8.35%     83.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8606225      6.21%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8385767      6.05%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3110062      2.24%     97.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2346604      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       316340      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177581      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138623492                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         122376     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163156     37.40%     65.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150747     34.55%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115862230     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1859185      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16981      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12381708      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7156768      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137276872                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.986695                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436279                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    413701092                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168084321                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134353075                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137713151                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280966                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2955415                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       117979                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3961335                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         399035                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53265                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146291742                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       757499                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14062596                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7181283                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17033                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43159                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1142964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1062103                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2205067                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135145885                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12072047                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2130981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19228622                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19129389                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7156575                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.971378                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134353132                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134353075                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79448850                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220081109                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.965680                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360998                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99384126                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122505382                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23786570                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33964                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2008402                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134662157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.909724                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.717180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85119061     63.21%     63.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23879652     17.73%     80.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9333893      6.93%     87.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4913016      3.65%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4182529      3.11%     94.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2009613      1.49%     96.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       943796      0.70%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1466837      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2813760      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134662157                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99384126                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122505382                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18170485                       # Number of memory references committed
system.switch_cpus1.commit.loads             11107181                       # Number of loads committed
system.switch_cpus1.commit.membars              16982                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17774290                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110286381                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2533791                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2813760                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278140349                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          296546914                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 504504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99384126                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122505382                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99384126                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.399902                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.399902                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714336                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714336                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607737674                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187574237                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142099115                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33964                       # number of misc regfile writes
system.l2.replacements                           3709                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                           846617                       # Total number of references to valid blocks.
system.l2.sampled_refs                          69245                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.226399                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         15873.397017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.996530                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    972.118927                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.995888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    899.073896                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          27665.027263                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            154.574922                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          19941.815557                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.242209                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.014833                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.013719                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.422135                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.002359                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.304288                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36954                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31020                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   67975                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20898                       # number of Writeback hits
system.l2.Writeback_hits::total                 20898                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36954                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31020                       # number of demand (read+write) hits
system.l2.demand_hits::total                    67975                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36954                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31020                       # number of overall hits
system.l2.overall_hits::total                   67975                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1789                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3709                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1789                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3709                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1892                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1789                       # number of overall misses
system.l2.overall_misses::total                  3709                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2150568                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    385062714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2311600                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    361546727                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       751071609                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2150568                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    385062714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2311600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    361546727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        751071609                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2150568                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    385062714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2311600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    361546727                       # number of overall miss cycles
system.l2.overall_miss_latency::total       751071609                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38846                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        32809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               71684                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20898                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20898                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        32809                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71684                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        32809                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71684                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.048705                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.054528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.051741                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.048705                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.054528                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051741                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.048705                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.054528                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051741                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       153612                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203521.519027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165114.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 202094.313583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202499.759774                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       153612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203521.519027                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165114.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 202094.313583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202499.759774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       153612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203521.519027                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165114.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 202094.313583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202499.759774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3547                       # number of writebacks
system.l2.writebacks::total                      3547                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1892                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1789                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3709                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1892                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3709                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1892                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3709                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1334470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    274907276                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495335                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    257366118                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    535103199                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1334470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    274907276                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1495335                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    257366118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    535103199                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1334470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    274907276                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1495335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    257366118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    535103199                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.048705                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.054528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.051741                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.048705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.054528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.048705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.054528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051741                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95319.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145299.828753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106809.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143860.323086                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144271.555406                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95319.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145299.828753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106809.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 143860.323086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144271.555406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95319.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145299.828753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106809.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 143860.323086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144271.555406                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996523                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011965325                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185670.248380                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996523                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11957676                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11957676                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11957676                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11957676                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11957676                       # number of overall hits
system.cpu0.icache.overall_hits::total       11957676                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2685112                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2685112                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2685112                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2685112                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2685112                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2685112                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11957692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11957692                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11957692                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11957692                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11957692                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11957692                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167819.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167819.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167819.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167819.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167819.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167819.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2266768                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2266768                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2266768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2266768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2266768                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2266768                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       161912                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       161912                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       161912                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       161912                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       161912                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       161912                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168059679                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.981663                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.606300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.393700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904712                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095288                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9317803                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9317803                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16375580                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16375580                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16375580                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16375580                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117610                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117610                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117610                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117610                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117610                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10885167400                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10885167400                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10885167400                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10885167400                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10885167400                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10885167400                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9435413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9435413                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16493190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16493190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16493190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16493190                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012465                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92553.077119                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92553.077119                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92553.077119                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92553.077119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92553.077119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92553.077119                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10028                       # number of writebacks
system.cpu0.dcache.writebacks::total            10028                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78764                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78764                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78764                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78764                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78764                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2809187949                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2809187949                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2809187949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2809187949                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2809187949                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2809187949                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 72316.015780                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 72316.015780                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 72316.015780                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 72316.015780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 72316.015780                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 72316.015780                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.995085                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015608916                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203056.216920                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.995085                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024031                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12207390                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12207390                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12207390                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12207390                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12207390                       # number of overall hits
system.cpu1.icache.overall_hits::total       12207390                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2967751                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2967751                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2967751                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2967751                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2967751                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2967751                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12207408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12207408                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12207408                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12207408                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12207408                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12207408                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164875.055556                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164875.055556                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164875.055556                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164875.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164875.055556                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164875.055556                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2491900                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2491900                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2491900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2491900                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2491900                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2491900                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166126.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166126.666667                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166126.666667                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166126.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166126.666667                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166126.666667                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32809                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162757126                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33065                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4922.338606                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.676428                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.323572                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901080                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098920                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9003320                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9003320                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7029340                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7029340                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17012                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17012                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16982                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16982                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16032660                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16032660                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16032660                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16032660                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        83774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        83774                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        83774                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         83774                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        83774                       # number of overall misses
system.cpu1.dcache.overall_misses::total        83774                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7086562440                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7086562440                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7086562440                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7086562440                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7086562440                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7086562440                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9087094                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9087094                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7029340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7029340                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16982                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16116434                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16116434                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16116434                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16116434                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009219                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009219                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005198                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005198                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005198                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005198                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 84591.429799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84591.429799                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 84591.429799                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84591.429799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 84591.429799                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84591.429799                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10870                       # number of writebacks
system.cpu1.dcache.writebacks::total            10870                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        50965                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        50965                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        50965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        50965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        50965                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        50965                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32809                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32809                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32809                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32809                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32809                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2405254172                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2405254172                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2405254172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2405254172                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2405254172                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2405254172                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73310.804109                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 73310.804109                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 73310.804109                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73310.804109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 73310.804109                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73310.804109                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
