Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    LAPTOP-ONJC2QMR
Date:        Thu Aug 16 17:31:45 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch mux00_mux0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Aug 16 17:32:17 2018

Return Code: 0
Run Time:00h:00m:32s
log file: "C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srr"
Running: mux0 in foreground

Running proj_1|mux0

Running: compile (Compile) on proj_1|mux0
# Thu Aug 16 17:32:34 2018

Running: compile_flow (Compile Process) on proj_1|mux0
# Thu Aug 16 17:32:34 2018

Running: compiler (Compile Input) on proj_1|mux0
# Thu Aug 16 17:32:34 2018
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\synwork\mux00_mux0_comp.srs to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srs

compiler completed
# Thu Aug 16 17:33:13 2018

Return Code: 0
Run Time:00h:00m:39s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|mux0
# Thu Aug 16 17:33:13 2018

multi_srs_gen completed
# Thu Aug 16 17:33:22 2018

Return Code: 0
Run Time:00h:00m:09s
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\synwork\mux00_mux0_mult.srs to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srs
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srr to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srf
Complete: Compile Process on proj_1|mux0

Running: premap (Pre-mapping) on proj_1|mux0
# Thu Aug 16 17:33:22 2018

premap completed
# Thu Aug 16 17:33:57 2018

Return Code: 0
Run Time:00h:00m:35s
Complete: Compile on proj_1|mux0

Running: map (Map) on proj_1|mux0
# Thu Aug 16 17:33:57 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|mux0
# Thu Aug 16 17:33:57 2018
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\synwork\mux00_mux0_m.srm to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srm

fpga_mapper completed
# Thu Aug 16 17:34:12 2018

Return Code: 0
Run Time:00h:00m:15s
Complete: Map on proj_1|mux0
Copied C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srr to C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\mux00_mux0.srf
Complete: Logic Synthesis on proj_1|mux0
TCL script complete: "mux00_mux0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\James\Documents\ESCOM_SEMESTRE_6\3CM2_ARQUITECTURA\Project3CM2MachX02\mux00\mux0\proj_1.prj
batch mode default:no
