# sv-traffic-light-controller
This project implements a traffic light controller using SystemVerilog, designed as a multi‑phase digital design exercise. This system models a realistic two‑road traffic junction with priority logic, amber‑light timing, and safe state transitions.
