
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_11392:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808003ff; valaddr_reg:x3; val_offset:34176*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34176*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11393:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808007ff; valaddr_reg:x3; val_offset:34179*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34179*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11394:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80800fff; valaddr_reg:x3; val_offset:34182*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34182*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11395:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80801fff; valaddr_reg:x3; val_offset:34185*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34185*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11396:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80803fff; valaddr_reg:x3; val_offset:34188*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34188*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11397:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80807fff; valaddr_reg:x3; val_offset:34191*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34191*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11398:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8080ffff; valaddr_reg:x3; val_offset:34194*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34194*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11399:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8081ffff; valaddr_reg:x3; val_offset:34197*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34197*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11400:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8083ffff; valaddr_reg:x3; val_offset:34200*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34200*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11401:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x8087ffff; valaddr_reg:x3; val_offset:34203*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34203*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11402:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x808fffff; valaddr_reg:x3; val_offset:34206*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34206*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11403:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x809fffff; valaddr_reg:x3; val_offset:34209*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34209*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11404:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80bfffff; valaddr_reg:x3; val_offset:34212*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34212*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11405:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80c00000; valaddr_reg:x3; val_offset:34215*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34215*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11406:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80e00000; valaddr_reg:x3; val_offset:34218*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34218*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11407:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80f00000; valaddr_reg:x3; val_offset:34221*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34221*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11408:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80f80000; valaddr_reg:x3; val_offset:34224*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34224*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11409:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fc0000; valaddr_reg:x3; val_offset:34227*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34227*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11410:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fe0000; valaddr_reg:x3; val_offset:34230*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34230*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11411:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ff0000; valaddr_reg:x3; val_offset:34233*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34233*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11412:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ff8000; valaddr_reg:x3; val_offset:34236*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34236*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11413:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffc000; valaddr_reg:x3; val_offset:34239*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34239*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11414:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffe000; valaddr_reg:x3; val_offset:34242*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34242*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11415:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fff000; valaddr_reg:x3; val_offset:34245*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34245*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11416:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fff800; valaddr_reg:x3; val_offset:34248*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34248*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11417:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffc00; valaddr_reg:x3; val_offset:34251*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34251*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11418:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffe00; valaddr_reg:x3; val_offset:34254*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34254*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11419:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffff00; valaddr_reg:x3; val_offset:34257*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34257*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11420:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffff80; valaddr_reg:x3; val_offset:34260*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34260*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11421:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffffc0; valaddr_reg:x3; val_offset:34263*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34263*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11422:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffffe0; valaddr_reg:x3; val_offset:34266*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34266*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11423:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffff0; valaddr_reg:x3; val_offset:34269*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34269*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11424:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:34272*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34272*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11425:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:34275*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34275*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11426:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:34278*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34278*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11427:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5e9516 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5e9516; op2val:0x80000000;
op3val:0x80ffffff; valaddr_reg:x3; val_offset:34281*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34281*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11428:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:34284*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34284*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11429:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:34287*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34287*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11430:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:34290*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34290*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11431:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:34293*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34293*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11432:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:34296*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34296*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11433:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:34299*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34299*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11434:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:34302*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34302*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11435:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:34305*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34305*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11436:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:34308*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34308*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11437:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:34311*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34311*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11438:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:34314*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34314*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11439:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:34317*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34317*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11440:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:34320*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34320*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11441:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:34323*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34323*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11442:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:34326*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34326*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11443:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:34329*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34329*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11444:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800000; valaddr_reg:x3; val_offset:34332*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34332*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11445:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800001; valaddr_reg:x3; val_offset:34335*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34335*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11446:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800003; valaddr_reg:x3; val_offset:34338*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34338*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11447:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800007; valaddr_reg:x3; val_offset:34341*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34341*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11448:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80000f; valaddr_reg:x3; val_offset:34344*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34344*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11449:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80001f; valaddr_reg:x3; val_offset:34347*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34347*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11450:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80003f; valaddr_reg:x3; val_offset:34350*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34350*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11451:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80007f; valaddr_reg:x3; val_offset:34353*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34353*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11452:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8000ff; valaddr_reg:x3; val_offset:34356*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34356*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11453:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8001ff; valaddr_reg:x3; val_offset:34359*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34359*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11454:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8003ff; valaddr_reg:x3; val_offset:34362*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34362*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11455:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8007ff; valaddr_reg:x3; val_offset:34365*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34365*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11456:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f800fff; valaddr_reg:x3; val_offset:34368*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34368*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11457:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f801fff; valaddr_reg:x3; val_offset:34371*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34371*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11458:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f803fff; valaddr_reg:x3; val_offset:34374*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34374*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11459:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f807fff; valaddr_reg:x3; val_offset:34377*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34377*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11460:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f80ffff; valaddr_reg:x3; val_offset:34380*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34380*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11461:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f81ffff; valaddr_reg:x3; val_offset:34383*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34383*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11462:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f83ffff; valaddr_reg:x3; val_offset:34386*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34386*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11463:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f87ffff; valaddr_reg:x3; val_offset:34389*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34389*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11464:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f8fffff; valaddr_reg:x3; val_offset:34392*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34392*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11465:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8f9fffff; valaddr_reg:x3; val_offset:34395*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34395*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11466:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fbfffff; valaddr_reg:x3; val_offset:34398*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34398*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11467:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fc00000; valaddr_reg:x3; val_offset:34401*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34401*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11468:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fe00000; valaddr_reg:x3; val_offset:34404*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34404*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11469:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ff00000; valaddr_reg:x3; val_offset:34407*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34407*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11470:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ff80000; valaddr_reg:x3; val_offset:34410*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34410*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11471:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffc0000; valaddr_reg:x3; val_offset:34413*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34413*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11472:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffe0000; valaddr_reg:x3; val_offset:34416*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34416*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11473:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fff0000; valaddr_reg:x3; val_offset:34419*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34419*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11474:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fff8000; valaddr_reg:x3; val_offset:34422*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34422*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11475:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffc000; valaddr_reg:x3; val_offset:34425*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34425*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11476:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffe000; valaddr_reg:x3; val_offset:34428*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34428*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11477:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffff000; valaddr_reg:x3; val_offset:34431*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34431*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11478:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffff800; valaddr_reg:x3; val_offset:34434*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34434*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11479:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffc00; valaddr_reg:x3; val_offset:34437*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34437*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11480:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffe00; valaddr_reg:x3; val_offset:34440*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34440*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11481:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffff00; valaddr_reg:x3; val_offset:34443*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34443*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11482:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffff80; valaddr_reg:x3; val_offset:34446*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34446*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11483:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffffc0; valaddr_reg:x3; val_offset:34449*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34449*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11484:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffffe0; valaddr_reg:x3; val_offset:34452*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34452*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11485:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffff0; valaddr_reg:x3; val_offset:34455*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34455*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11486:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffff8; valaddr_reg:x3; val_offset:34458*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34458*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11487:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffffc; valaddr_reg:x3; val_offset:34461*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34461*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11488:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8ffffffe; valaddr_reg:x3; val_offset:34464*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34464*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11489:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5ef919 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5ef919; op2val:0x80000000;
op3val:0x8fffffff; valaddr_reg:x3; val_offset:34467*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34467*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11490:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf800001; valaddr_reg:x3; val_offset:34470*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34470*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11491:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf800003; valaddr_reg:x3; val_offset:34473*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34473*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11492:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf800007; valaddr_reg:x3; val_offset:34476*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34476*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11493:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbf999999; valaddr_reg:x3; val_offset:34479*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34479*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11494:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:34482*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34482*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11495:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:34485*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34485*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11496:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:34488*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34488*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11497:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:34491*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34491*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11498:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:34494*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34494*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11499:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:34497*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34497*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11500:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:34500*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34500*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11501:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:34503*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34503*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11502:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:34506*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34506*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11503:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:34509*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34509*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11504:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:34512*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34512*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11505:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:34515*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34515*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11506:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000000; valaddr_reg:x3; val_offset:34518*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34518*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11507:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000001; valaddr_reg:x3; val_offset:34521*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34521*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11508:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000003; valaddr_reg:x3; val_offset:34524*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34524*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11509:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000007; valaddr_reg:x3; val_offset:34527*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34527*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11510:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00000f; valaddr_reg:x3; val_offset:34530*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34530*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11511:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00001f; valaddr_reg:x3; val_offset:34533*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34533*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11512:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00003f; valaddr_reg:x3; val_offset:34536*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34536*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11513:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc00007f; valaddr_reg:x3; val_offset:34539*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34539*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11514:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0000ff; valaddr_reg:x3; val_offset:34542*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34542*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11515:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0001ff; valaddr_reg:x3; val_offset:34545*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34545*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11516:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0003ff; valaddr_reg:x3; val_offset:34548*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34548*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11517:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc0007ff; valaddr_reg:x3; val_offset:34551*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34551*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11518:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc000fff; valaddr_reg:x3; val_offset:34554*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34554*0 + 3*89*FLEN/8, x4, x1, x2)

inst_11519:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x5f83e7 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x129a5c and fs3 == 1 and fe3 == 0x98 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e5f83e7; op2val:0x80929a5c;
op3val:0xcc001fff; valaddr_reg:x3; val_offset:34557*0 + 3*89*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 34557*0 + 3*89*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155873279,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155874303,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155876351,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155880447,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155888639,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155905023,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155937791,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156003327,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156134399,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156396543,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156920831,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157969407,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066559,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066560,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162163712,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163212288,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163736576,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163998720,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164129792,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164195328,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164228096,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164244480,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164252672,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164256768,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164258816,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164259840,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260352,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260608,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260736,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260800,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260832,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260848,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2120127766,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260863,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530496,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530497,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530499,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530503,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530511,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530527,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530559,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530623,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530751,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407531007,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407531519,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407532543,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407534591,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407538687,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407546879,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407563263,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407596031,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407661567,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407792639,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2408054783,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2408579071,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2409627647,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2411724799,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2411724800,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2413821952,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2414870528,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415394816,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415656960,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415788032,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415853568,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415886336,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415902720,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415910912,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415915008,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415917056,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918080,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918592,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918848,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918976,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919040,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919072,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919088,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919096,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919100,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919102,32,FLEN)
NAN_BOXED(2120153369,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919103,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552064,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552065,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552067,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552071,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552079,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552095,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552127,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552191,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552319,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422552575,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422553087,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422554111,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422556159,32,FLEN)
NAN_BOXED(2120188903,32,FLEN)
NAN_BOXED(2157091420,32,FLEN)
NAN_BOXED(3422560255,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
