*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Thu Dec 22 11:54:57 EET 2022
         ppid/pid : 18408/18418
         hostname : 192.168.119.130
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/VLSI-Multipliers/src
         logfile  : /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.log.04
         tmpdir   : /tmp/oasys.18408/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:01(cpu)/0:00:14(wall) 72MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:01(cpu)/0:00:15(wall) 92MB(vsz)/345MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           982|       1728|      35.632
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           982|       1728|      35.632
      Buffers           |             0|          0|       0.000
      Inverters         |           262|        139|       3.761
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           548|        813|      18.344
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1728|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:02(cpu)/0:00:15(wall) 96MB(vsz)/345MB(peak)
Log file for child PID=18457:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w1.04.log 
Log file for child PID=18459:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w2.04.log 
Log file for child PID=18463:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w3.04.log 
Log file for child PID=18466:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w4.04.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1727.9squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -92.6squm (x1), total 1635.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#3, 0 secs)
done optimizing area at 00:00:13(cpu)/0:00:26(wall) 101MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -875.1ps
info: activated path group I2R @ -809.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.5ps
info: (0) optimizing 'i_0' (path group default) @ -875.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0' (path group default) @ -1043.3ps(1/2) (2 secs)
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: reactivating path groups
info: reactivated path group default @ 41.0ps
info: reactivated path group I2R @ 101.7ps
info: reactivated path group R2O @ 1391.2ps
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.03 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:16(cpu)/0:00:29(wall) 107MB(vsz)/365MB(peak)
finished optimize at 00:00:16(cpu)/0:00:29(wall) 107MB(vsz)/365MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1926.0
Slack: 41.0
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_388/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_387/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_386/A1->ZN         NAND4_X4*               rf    320.1     90.9     90.9      0.0      5.2     35.9    312.1     99              /PD_TOP        (1.10)
i_0_0_382/B1->ZN         AOI22_X4                fr    365.5     45.4     43.8      1.6     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_381/A2->ZN         NAND2_X4*               rf    401.7     36.2     36.2      0.0     24.8      1.1     36.2      4              /PD_TOP        (1.10)
i_0_9/i_217/A1->ZN       NOR2_X4*                fr    460.8     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_216/A1->ZN       NAND2_X4*               rf    491.6     30.8     30.8      0.0     15.3      0.8     32.7      3              /PD_TOP        (1.10)
i_0_9/i_215/A2->ZN       OR2_X4*                 ff    559.7     68.1     68.1      0.0     15.3      1.4     41.6      5              /PD_TOP        (1.10)
i_0_9/i_213/A2->ZN       OR3_X4                  ff    643.4     83.7     83.7      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    667.9     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    721.1     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    735.4     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    772.8     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    832.5     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    891.6     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    920.9     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    935.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    960.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    975.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf   1000.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr   1014.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf   1040.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr   1054.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1080.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1096.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1132.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1148.6     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1195.0     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1211.0     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1247.2     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1263.2     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1306.5     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1365.5     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1416.1     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1473.4     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1545.8     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1571.6     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1624.8     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1642.1     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1688.9     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1743.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1756.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1817.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1851.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1879.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1900.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1906.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1926.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1926.0      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1865.3
Slack: 101.7
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.3     16.8      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_7/B1->ZN         OAI21_X2                rf    283.1     12.8     12.8      0.0     10.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1/i_6/A2->ZN         AND2_X4                 ff    310.6     27.5     27.5      0.0      8.7      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_314/B1->ZN         AOI222_X4               fr    442.5    131.9    131.9      0.0      5.1      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_313/A->ZN          INV_X8                  rf    453.8     11.3     11.3      0.0     18.4      1.6     17.2      5              /PD_TOP        (1.10)
i_0_9/i_214/A1->ZN       OR3_X4                  ff    511.3     57.5     57.5      0.0      4.9      0.6      6.9      2              /PD_TOP        (1.10)
i_0_9/i_213/A1->ZN       OR3_X4                  ff    582.7     71.4     71.4      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    607.2     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    660.4     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    674.7     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    712.1     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    771.8     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    830.9     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    860.2     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    874.4     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    900.1     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    914.3     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf    940.0     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr    954.2     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf    979.9     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr    994.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1019.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1035.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1072.0     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1087.9     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1134.3     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1150.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1186.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1202.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1245.8     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1304.8     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1355.4     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1412.7     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1485.1     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1510.9     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1564.1     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1581.4     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1628.2     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1682.3     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1695.9     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1756.5     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1790.5     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1818.4     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1839.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1845.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1865.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1865.3      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.8
Slack: 1391.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.6    108.6    108.6      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.8      0.2               0.2     31.1                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     41.0
2    |I2R    | 1.000|      0.0|    101.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 113.990000 -bottom 83.99 -top 113.990000
info:    create placement blockage 'blk_top' (0.000000 83.990000) (113.990000 113.990000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 113.990000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (113.990000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 113.990000)  [FP-103]
> create_blockage -name blk_right -type macro -left 83.99 -right 113.990000 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_right' (83.990000 0.000000) (113.990000 113.990000)  [FP-103]
> optimize -place
starting optimize at 00:00:16(cpu)/0:00:29(wall) 107MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.07% average utilization: 62.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.24% average utilization: 61.34%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7908.97
Average Wire      =                60.84
Longest Wire      =                67.08
Shortest Wire     =                56.72
WNS               = 41.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41.0ps
done optimize placement at 00:00:17(cpu)/0:00:30(wall) 302MB(vsz)/613MB(peak)
finished optimize at 00:00:17(cpu)/0:00:30(wall) 302MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> start_gui
> start_gui
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:20(cpu)/0:02:52(wall) 306MB(vsz)/613MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:20(cpu)/0:02:52(wall) 316MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           982|       1728|      35.632
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           982|       1728|      35.632
      Buffers           |             0|          0|       0.000
      Inverters         |           262|        139|       3.761
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           548|        813|      18.344
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1728|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:20(cpu)/0:02:53(wall) 317MB(vsz)/613MB(peak)
Log file for child PID=18625:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w1.04.log 
Log file for child PID=18627:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w2.04.log 
Log file for child PID=18629:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w3.04.log 
Log file for child PID=18633:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w4.04.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1727.9squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -92.6squm (x1), total 1635.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#3, 0 secs)
done optimizing area at 00:00:31(cpu)/0:03:03(wall) 322MB(vsz)/613MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -875.1ps
info: activated path group I2R @ -809.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.5ps
info: (0) optimizing 'i_0' (path group default) @ -875.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0' (path group default) @ -1043.3ps(1/2) (1 secs)
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: reactivating path groups
info: reactivated path group default @ 41.0ps
info: reactivated path group I2R @ 101.7ps
info: reactivated path group R2O @ 1391.2ps
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:34(cpu)/0:03:06(wall) 329MB(vsz)/613MB(peak)
finished optimize at 00:00:34(cpu)/0:03:06(wall) 329MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1926.0
Slack: 41.0
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_388/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_387/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_386/A1->ZN         NAND4_X4*               rf    320.1     90.9     90.9      0.0      5.2     35.9    312.1     99              /PD_TOP        (1.10)
i_0_0_382/B1->ZN         AOI22_X4                fr    365.5     45.4     43.8      1.6     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_381/A2->ZN         NAND2_X4*               rf    401.7     36.2     36.2      0.0     24.8      1.1     36.2      4              /PD_TOP        (1.10)
i_0_9/i_217/A1->ZN       NOR2_X4*                fr    460.8     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_216/A1->ZN       NAND2_X4*               rf    491.6     30.8     30.8      0.0     15.3      0.8     32.7      3              /PD_TOP        (1.10)
i_0_9/i_215/A2->ZN       OR2_X4*                 ff    559.7     68.1     68.1      0.0     15.3      1.4     41.6      5              /PD_TOP        (1.10)
i_0_9/i_213/A2->ZN       OR3_X4                  ff    643.4     83.7     83.7      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    667.9     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    721.1     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    735.4     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    772.8     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    832.5     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    891.6     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    920.9     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    935.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    960.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    975.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf   1000.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr   1014.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf   1040.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr   1054.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1080.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1096.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1132.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1148.6     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1195.0     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1211.0     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1247.2     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1263.2     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1306.5     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1365.5     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1416.1     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1473.4     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1545.8     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1571.6     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1624.8     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1642.1     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1688.9     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1743.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1756.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1817.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1851.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1879.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1900.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1906.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1926.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1926.0      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1865.3
Slack: 101.7
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.3     16.8      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_7/B1->ZN         OAI21_X2                rf    283.1     12.8     12.8      0.0     10.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1/i_6/A2->ZN         AND2_X4                 ff    310.6     27.5     27.5      0.0      8.7      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_314/B1->ZN         AOI222_X4               fr    442.5    131.9    131.9      0.0      5.1      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_313/A->ZN          INV_X8                  rf    453.8     11.3     11.3      0.0     18.4      1.6     17.2      5              /PD_TOP        (1.10)
i_0_9/i_214/A1->ZN       OR3_X4                  ff    511.3     57.5     57.5      0.0      4.9      0.6      6.9      2              /PD_TOP        (1.10)
i_0_9/i_213/A1->ZN       OR3_X4                  ff    582.7     71.4     71.4      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    607.2     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    660.4     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    674.7     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    712.1     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    771.8     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    830.9     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    860.2     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    874.4     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    900.1     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    914.3     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf    940.0     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr    954.2     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf    979.9     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr    994.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1019.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1035.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1072.0     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1087.9     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1134.3     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1150.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1186.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1202.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1245.8     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1304.8     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1355.4     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1412.7     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1485.1     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1510.9     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1564.1     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1581.4     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1628.2     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1682.3     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1695.9     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1756.5     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1790.5     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1818.4     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1839.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1845.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1865.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1865.3      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.8
Slack: 1391.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.6    108.6    108.6      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.8      0.2               0.2     31.1                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     41.0
2    |I2R    | 1.000|      0.0|    101.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 113.990000 -bottom 83.99 -top 113.990000
info:    create placement blockage 'blk_top' (0.000000 83.990000) (113.990000 113.990000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 113.990000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (113.990000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 113.990000)  [FP-103]
> create_blockage -name blk_right -type macro -left 83.99 -right 113.990000 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_right' (83.990000 0.000000) (113.990000 113.990000)  [FP-103]
> optimize -place
starting optimize at 00:00:34(cpu)/0:03:06(wall) 329MB(vsz)/613MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.07% average utilization: 62.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.24% average utilization: 61.34%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7908.97
Average Wire      =                60.84
Longest Wire      =                67.08
Shortest Wire     =                56.72
WNS               = 41.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41.0ps
done optimize placement at 00:00:35(cpu)/0:03:07(wall) 331MB(vsz)/636MB(peak)
finished optimize at 00:00:35(cpu)/0:03:07(wall) 331MB(vsz)/636MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> start_gui
> start_gui
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:37(cpu)/0:05:39(wall) 309MB(vsz)/636MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:37(cpu)/0:05:40(wall) 318MB(vsz)/636MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           982|       1728|      35.632
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           982|       1728|      35.632
      Buffers           |             0|          0|       0.000
      Inverters         |           262|        139|       3.761
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           548|        813|      18.344
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1728|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:37(cpu)/0:05:40(wall) 318MB(vsz)/636MB(peak)
Log file for child PID=18790:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w1.04.log 
Log file for child PID=18792:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w2.04.log 
Log file for child PID=18795:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w3.04.log 
Log file for child PID=18798:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w4.04.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1727.9squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -92.6squm (x1), total 1635.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#3, 0 secs)
done optimizing area at 00:00:47(cpu)/0:05:50(wall) 324MB(vsz)/636MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -875.1ps
info: activated path group I2R @ -809.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.5ps
info: (0) optimizing 'i_0' (path group default) @ -875.1ps(1/2) (1 secs)
info: (1) optimizing 'i_0' (path group default) @ -1043.3ps(1/2) (1 secs)
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: reactivating path groups
info: reactivated path group default @ 41.0ps
info: reactivated path group I2R @ 101.7ps
info: reactivated path group R2O @ 1391.2ps
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:50(cpu)/0:05:53(wall) 330MB(vsz)/636MB(peak)
finished optimize at 00:00:50(cpu)/0:05:53(wall) 330MB(vsz)/636MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1926.0
Slack: 41.0
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_388/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_387/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_386/A1->ZN         NAND4_X4*               rf    320.1     90.9     90.9      0.0      5.2     35.9    312.1     99              /PD_TOP        (1.10)
i_0_0_382/B1->ZN         AOI22_X4                fr    365.5     45.4     43.8      1.6     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_381/A2->ZN         NAND2_X4*               rf    401.7     36.2     36.2      0.0     24.8      1.1     36.2      4              /PD_TOP        (1.10)
i_0_9/i_217/A1->ZN       NOR2_X4*                fr    460.8     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_216/A1->ZN       NAND2_X4*               rf    491.6     30.8     30.8      0.0     15.3      0.8     32.7      3              /PD_TOP        (1.10)
i_0_9/i_215/A2->ZN       OR2_X4*                 ff    559.7     68.1     68.1      0.0     15.3      1.4     41.6      5              /PD_TOP        (1.10)
i_0_9/i_213/A2->ZN       OR3_X4                  ff    643.4     83.7     83.7      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    667.9     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    721.1     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    735.4     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    772.8     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    832.5     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    891.6     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    920.9     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    935.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    960.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    975.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf   1000.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr   1014.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf   1040.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr   1054.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1080.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1096.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1132.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1148.6     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1195.0     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1211.0     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1247.2     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1263.2     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1306.5     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1365.5     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1416.1     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1473.4     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1545.8     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1571.6     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1624.8     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1642.1     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1688.9     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1743.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1756.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1817.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1851.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1879.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1900.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1906.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1926.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1926.0      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1865.3
Slack: 101.7
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.3     16.8      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_7/B1->ZN         OAI21_X2                rf    283.1     12.8     12.8      0.0     10.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1/i_6/A2->ZN         AND2_X4                 ff    310.6     27.5     27.5      0.0      8.7      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_314/B1->ZN         AOI222_X4               fr    442.5    131.9    131.9      0.0      5.1      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_313/A->ZN          INV_X8                  rf    453.8     11.3     11.3      0.0     18.4      1.6     17.2      5              /PD_TOP        (1.10)
i_0_9/i_214/A1->ZN       OR3_X4                  ff    511.3     57.5     57.5      0.0      4.9      0.6      6.9      2              /PD_TOP        (1.10)
i_0_9/i_213/A1->ZN       OR3_X4                  ff    582.7     71.4     71.4      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    607.2     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    660.4     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    674.7     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    712.1     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    771.8     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    830.9     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    860.2     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    874.4     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    900.1     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    914.3     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf    940.0     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr    954.2     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf    979.9     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr    994.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1019.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1035.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1072.0     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1087.9     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1134.3     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1150.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1186.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1202.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1245.8     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1304.8     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1355.4     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1412.7     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1485.1     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1510.9     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1564.1     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1581.4     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1628.2     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1682.3     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1695.9     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1756.5     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1790.5     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1818.4     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1839.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1845.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1865.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1865.3      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.8
Slack: 1391.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.6    108.6    108.6      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.8      0.2               0.2     31.1                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     41.0
2    |I2R    | 1.000|      0.0|    101.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 113.990000 -bottom 83.99 -top 113.990000
info:    create placement blockage 'blk_top' (0.000000 83.990000) (113.990000 113.990000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 113.990000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (113.990000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 113.990000)  [FP-103]
> create_blockage -name blk_right -type macro -left 83.99 -right 113.990000 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_right' (83.990000 0.000000) (113.990000 113.990000)  [FP-103]
> optimize -place
starting optimize at 00:00:51(cpu)/0:05:53(wall) 330MB(vsz)/636MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.07% average utilization: 62.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.24% average utilization: 61.34%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7908.97
Average Wire      =                60.84
Longest Wire      =                67.08
Shortest Wire     =                56.72
WNS               = 41.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41.0ps
done optimize placement at 00:00:52(cpu)/0:05:54(wall) 332MB(vsz)/656MB(peak)
finished optimize at 00:00:52(cpu)/0:05:54(wall) 332MB(vsz)/656MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:54(cpu)/0:09:11(wall) 310MB(vsz)/656MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:55(cpu)/0:09:11(wall) 320MB(vsz)/656MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           982|       1728|      35.632
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           982|       1728|      35.632
      Buffers           |             0|          0|       0.000
      Inverters         |           262|        139|       3.761
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           548|        813|      18.344
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1728|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:55(cpu)/0:09:11(wall) 321MB(vsz)/656MB(peak)
Log file for child PID=18971:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w1.04.log 
Log file for child PID=18973:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w2.04.log 
Log file for child PID=18976:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w3.04.log 
Log file for child PID=18980:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.04/oasys.w4.04.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1727.9squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -92.6squm (x1), total 1635.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#3, 0 secs)
done optimizing area at 00:01:05(cpu)/0:09:21(wall) 327MB(vsz)/656MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -875.1ps
info: activated path group I2R @ -809.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.5ps
info: (0) optimizing 'i_0' (path group default) @ -875.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0' (path group default) @ -1043.3ps(1/2) (1 secs)
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: reactivating path groups
info: reactivated path group default @ 41.0ps
info: reactivated path group I2R @ 101.7ps
info: reactivated path group R2O @ 1391.2ps
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:08(cpu)/0:09:24(wall) 335MB(vsz)/656MB(peak)
finished optimize at 00:01:08(cpu)/0:09:24(wall) 335MB(vsz)/656MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1926.0
Slack: 41.0
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_388/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_387/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_386/A1->ZN         NAND4_X4*               rf    320.1     90.9     90.9      0.0      5.2     35.9    312.1     99              /PD_TOP        (1.10)
i_0_0_382/B1->ZN         AOI22_X4                fr    365.5     45.4     43.8      1.6     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_381/A2->ZN         NAND2_X4*               rf    401.7     36.2     36.2      0.0     24.8      1.1     36.2      4              /PD_TOP        (1.10)
i_0_9/i_217/A1->ZN       NOR2_X4*                fr    460.8     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_216/A1->ZN       NAND2_X4*               rf    491.6     30.8     30.8      0.0     15.3      0.8     32.7      3              /PD_TOP        (1.10)
i_0_9/i_215/A2->ZN       OR2_X4*                 ff    559.7     68.1     68.1      0.0     15.3      1.4     41.6      5              /PD_TOP        (1.10)
i_0_9/i_213/A2->ZN       OR3_X4                  ff    643.4     83.7     83.7      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    667.9     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    721.1     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    735.4     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    772.8     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    832.5     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    891.6     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    920.9     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    935.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    960.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    975.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf   1000.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr   1014.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf   1040.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr   1054.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1080.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1096.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1132.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1148.6     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1195.0     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1211.0     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1247.2     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1263.2     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1306.5     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1365.5     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1416.1     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1473.4     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1545.8     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1571.6     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1624.8     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1642.1     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1688.9     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1743.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1756.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1817.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1851.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1879.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1900.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1906.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1926.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1926.0      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1865.3
Slack: 101.7
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.3     16.8      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_7/B1->ZN         OAI21_X2                rf    283.1     12.8     12.8      0.0     10.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1/i_6/A2->ZN         AND2_X4                 ff    310.6     27.5     27.5      0.0      8.7      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_314/B1->ZN         AOI222_X4               fr    442.5    131.9    131.9      0.0      5.1      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_313/A->ZN          INV_X8                  rf    453.8     11.3     11.3      0.0     18.4      1.6     17.2      5              /PD_TOP        (1.10)
i_0_9/i_214/A1->ZN       OR3_X4                  ff    511.3     57.5     57.5      0.0      4.9      0.6      6.9      2              /PD_TOP        (1.10)
i_0_9/i_213/A1->ZN       OR3_X4                  ff    582.7     71.4     71.4      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    607.2     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    660.4     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    674.7     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    712.1     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    771.8     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    830.9     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    860.2     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    874.4     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    900.1     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    914.3     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf    940.0     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr    954.2     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf    979.9     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr    994.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1019.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1035.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1072.0     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1087.9     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1134.3     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1150.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1186.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1202.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1245.8     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1304.8     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1355.4     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1412.7     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1485.1     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1510.9     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1564.1     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1581.4     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1628.2     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1682.3     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1695.9     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1756.5     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1790.5     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1818.4     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1839.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1845.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1865.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1865.3      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.8
Slack: 1391.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.6    108.6    108.6      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.8      0.2               0.2     31.1                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     41.0
2    |I2R    | 1.000|      0.0|    101.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 113.990000 -bottom 83.99 -top 113.990000
info:    create placement blockage 'blk_top' (0.000000 83.990000) (113.990000 113.990000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 113.990000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (113.990000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 113.990000)  [FP-103]
> create_blockage -name blk_right -type macro -left 83.99 -right 113.990000 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_right' (83.990000 0.000000) (113.990000 113.990000)  [FP-103]
> optimize -place
starting optimize at 00:01:08(cpu)/0:09:24(wall) 335MB(vsz)/656MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.07% average utilization: 62.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.24% average utilization: 61.34%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7908.97
Average Wire      =                60.84
Longest Wire      =                67.08
Shortest Wire     =                56.72
WNS               = 41.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41.0ps
done optimize placement at 00:01:09(cpu)/0:09:25(wall) 337MB(vsz)/656MB(peak)
finished optimize at 00:01:09(cpu)/0:09:25(wall) 337MB(vsz)/656MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> start_gui
