Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/Vitis_HLS/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_wrap_top glbl -Oenable_linking_all_libraries -prj fir_wrap.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s fir_wrap 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_wrap_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_41_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_fir_wrap_Pipeline_VITIS_LOOP_47_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fir_wrap_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/fir_wrap_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_wrap_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/fpga_design/fpga_learning/fpga_summer_camp/project/fir_hls_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_wrap_flow_control_loop_pipe_...
Compiling module xil_defaultlib.fir_wrap_fir_wrap_Pipeline_VITIS...
Compiling module xil_defaultlib.fir_wrap_mul_32s_32s_32_2_1(NUM_...
Compiling module xil_defaultlib.fir_wrap_fir_wrap_Pipeline_VITIS...
Compiling module xil_defaultlib.fir_wrap_CTRL_s_axi
Compiling module xil_defaultlib.fir_wrap_control_s_axi
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_burst_conver...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_throttle(CON...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_write(CONSER...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi_read(C_USER_...
Compiling module xil_defaultlib.fir_wrap_gmem_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.fir_wrap
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_wrap_top
Compiling module work.glbl
Built simulation snapshot fir_wrap
