$date
	Mon Aug 23 23:46:10 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module combinational_delay_tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 & E $end
$var wire 1 ' F $end
$var wire 1 ( S1 $end
$var wire 1 ) S2 $end
$var wire 1 * S3 $end
$var wire 1 ! Z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
x&
0%
0$
0#
0"
x!
$end
#1000
1%
#5000
1'
1)
0(
#6000
1&
#7000
0*
#12000
1!
#21000
1"
#26000
0'
#28000
1*
#33000
0!
#44000
1#
#49000
0)
#54000
1'
#56000
0*
#61000
1!
#104000
