EESchema Schematic File Version 2
LIBS:power
LIBS:OHDSP-Lib
LIBS:OHDSP-ADAU1701-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date "10 feb 2015"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 3300 1100 2350 2400
U 54BE4270
F0 "ADAU1701" 50
F1 "ADAU1701.sch" 50
F2 "ADCIN_LRCLK0" I L 3300 1200 60 
F3 "ADCIN_BCLK0" I L 3300 1300 60 
F4 "ADCIN_SDATA0" I L 3300 1400 60 
F5 "ADCIN_SDATA1" I L 3300 1750 60 
F6 "ADCIN_SDATA2" I L 3300 2100 60 
F7 "ADCIN_SDATA3" I L 3300 2450 60 
F8 "DACOUT_LRCLK0" O R 5650 1200 60 
F9 "DACOUT_BCLK0" O R 5650 1300 60 
F10 "DACOUT_SDATA0" O R 5650 1400 60 
F11 "DACOUT_SDATA1" O R 5650 1750 60 
F12 "DACOUT_SDATA2" O R 5650 2100 60 
F13 "DACOUT_SDATA3" O R 5650 2450 60 
F14 "I2C_SCL" B R 5650 2750 60 
F15 "I2C_SDA" B R 5650 2850 60 
F16 "SPI_MISO" B R 5650 3000 60 
F17 "SPI_SCLK" B R 5650 3100 60 
F18 "SPI_MOSI" B R 5650 3200 60 
F19 "SPI_~CS" B R 5650 3300 60 
F20 "MCLK" O R 5650 3400 60 
F21 "RESET" O L 3300 3450 60 
F22 "MRST" I L 3300 3350 60 
$EndSheet
$Sheet
S 8900 1100 1650 1500
U 54DA50D9
F0 "ADAU1701 PSU" 60
F1 "ADAU1701 PSU.sch" 60
$EndSheet
$Sheet
S 8950 4800 1650 1200
U 54E20ECF
F0 "ClockFanout" 60
F1 "ClockFanout.sch" 60
F2 "MCLK_IN" I L 8950 5000 60 
$EndSheet
Text Label 2100 1150 0    60   ~ 0
IN_LRCLK0
Text Label 2100 1250 0    60   ~ 0
IN_BCLK0
Text Label 2100 1350 0    60   ~ 0
IN_SDATA0
Text Label 2100 1500 0    60   ~ 0
IN_LRCLK1
Text Label 2100 1600 0    60   ~ 0
IN_BCLK1
Text Label 2100 1700 0    60   ~ 0
IN_SDATA1
Text Label 2100 2400 0    60   ~ 0
IN_SDATA3
Text Label 2100 2300 0    60   ~ 0
IN_BCLK3
Text Label 2100 2200 0    60   ~ 0
IN_LRCLK3
Text Label 2100 2050 0    60   ~ 0
IN_SDATA2
Text Label 2100 1950 0    60   ~ 0
IN_BCLK2
Text Label 2100 1850 0    60   ~ 0
IN_LRCLK2
Wire Wire Line
	2100 1150 2750 1150
Wire Wire Line
	2750 1250 2100 1250
Wire Wire Line
	2100 1350 2750 1350
Wire Wire Line
	2750 1500 2100 1500
Wire Wire Line
	2100 1600 2750 1600
Wire Wire Line
	2750 1700 2100 1700
Wire Wire Line
	2750 1850 2100 1850
Wire Wire Line
	2100 1950 2750 1950
Wire Wire Line
	2750 2050 2100 2050
Wire Wire Line
	2100 2200 2750 2200
Wire Wire Line
	2750 2300 2100 2300
Wire Wire Line
	2100 2400 2750 2400
Text Label 6300 1200 0    60   ~ 0
OUT_LRCLK0
Text Label 6300 1300 0    60   ~ 0
OUT_BCLK0
Text Label 6300 1400 0    60   ~ 0
OUT_SDATA0
Wire Wire Line
	6200 1200 6800 1200
Wire Wire Line
	6750 1300 6200 1300
Wire Wire Line
	6200 1400 6800 1400
Text Label 6300 1550 0    60   ~ 0
OUT_LRCLK1
Text Label 6300 1650 0    60   ~ 0
OUT_BCLK1
Text Label 6300 1750 0    60   ~ 0
OUT_SDATA1
Wire Wire Line
	6200 1550 6800 1550
Wire Wire Line
	6750 1650 6200 1650
Wire Wire Line
	6200 1750 6800 1750
Text Label 6300 1900 0    60   ~ 0
OUT_LRCLK2
Text Label 6300 2000 0    60   ~ 0
OUT_BCLK2
Text Label 6300 2100 0    60   ~ 0
OUT_SDATA2
Wire Wire Line
	6200 1900 6800 1900
Wire Wire Line
	6750 2000 6200 2000
Wire Wire Line
	6200 2100 6800 2100
Text Label 6300 2250 0    60   ~ 0
OUT_LRCLK3
Text Label 6300 2350 0    60   ~ 0
OUT_BCLK3
Text Label 6300 2450 0    60   ~ 0
OUT_SDATA3
Wire Wire Line
	6200 2250 6800 2250
Wire Wire Line
	6750 2350 6200 2350
Wire Wire Line
	6200 2450 6800 2450
$Sheet
S 3300 3900 2350 2350
U 54E8D6A6
F0 "Connectors" 60
F1 "Connectors.sch" 60
F2 "ADC_LRCLK0" O L 3300 4000 60 
F3 "ADC_BCLK0" O L 3300 4100 60 
F4 "ADC_SDATA0" O L 3300 4200 60 
F5 "DAC_LRCLK0" I R 5650 4000 60 
F6 "DAC_BCLK0" I R 5650 4100 60 
F7 "DAC_SDATA0" I R 5650 4200 60 
F8 "AUXADCIN_1" O L 3300 5500 60 
F9 "AUXADCIN_2" O L 3300 5600 60 
F10 "AUXADCIN_3" O L 3300 5700 60 
F11 "AUXADCIN_4" O L 3300 5800 60 
F12 "AUXADCIN_5" O L 3300 5900 60 
F13 "AUXADCIN_6" O L 3300 6000 60 
F14 "I2C_SCL" B R 5650 5500 60 
F15 "I2C_SDA" B R 5650 5600 60 
F16 "SPI_MISO" B R 5650 5750 60 
F17 "SPI_SCLK" B R 5650 5850 60 
F18 "SPI_MOSI" B R 5650 5950 60 
F19 "SPI_~CS" B R 5650 6050 60 
F20 "ADC_LRCLK1" O L 3300 4350 60 
F21 "ADC_BCLK1" O L 3300 4450 60 
F22 "ADC_SDATA1" O L 3300 4550 60 
F23 "ADC_LRCLK2" O L 3300 4700 60 
F24 "ADC_BCLK2" O L 3300 4800 60 
F25 "ADC_SDATA2" O L 3300 4900 60 
F26 "ADC_LRCLK3" O L 3300 5050 60 
F27 "ADC_BCLK3" O L 3300 5150 60 
F28 "ADC_SDATA3" O L 3300 5250 60 
F29 "DAC_LRCLK1" I R 5650 4350 60 
F30 "DAC_BCLK1" I R 5650 4450 60 
F31 "DAC_SDATA1" I R 5650 4550 60 
F32 "DAC_LRCLK2" I R 5650 4700 60 
F33 "DAC_BCLK2" I R 5650 4800 60 
F34 "DAC_SDATA2" I R 5650 4900 60 
F35 "DAC_LRCLK3" I R 5650 5050 60 
F36 "DAC_BCLK3" I R 5650 5150 60 
F37 "DAC_SDATA3" I R 5650 5250 60 
F38 "MRST" O R 5650 6200 60 
$EndSheet
Text Label 2650 4000 0    60   ~ 0
IN_LRCLK0
Text Label 2650 4100 0    60   ~ 0
IN_BCLK0
Text Label 2650 4200 0    60   ~ 0
IN_SDATA0
Text Label 2650 4350 0    60   ~ 0
IN_LRCLK1
Text Label 2650 4450 0    60   ~ 0
IN_BCLK1
Text Label 2650 4550 0    60   ~ 0
IN_SDATA1
Text Label 2650 5250 0    60   ~ 0
IN_SDATA3
Text Label 2650 5150 0    60   ~ 0
IN_BCLK3
Text Label 2650 5050 0    60   ~ 0
IN_LRCLK3
Text Label 2650 4900 0    60   ~ 0
IN_SDATA2
Text Label 2650 4800 0    60   ~ 0
IN_BCLK2
Text Label 2650 4700 0    60   ~ 0
IN_LRCLK2
Wire Wire Line
	2650 4000 3300 4000
Wire Wire Line
	3300 4100 2650 4100
Wire Wire Line
	2650 4200 3300 4200
Wire Wire Line
	3300 4350 2650 4350
Wire Wire Line
	2650 4450 3300 4450
Wire Wire Line
	3300 4550 2650 4550
Wire Wire Line
	3300 4700 2650 4700
Wire Wire Line
	2650 4800 3300 4800
Wire Wire Line
	3300 4900 2650 4900
Wire Wire Line
	2650 5050 3300 5050
Wire Wire Line
	3300 5150 2650 5150
Wire Wire Line
	2650 5250 3300 5250
Text Label 5750 4000 0    60   ~ 0
OUT_LRCLK0
Text Label 5750 4100 0    60   ~ 0
OUT_BCLK0
Text Label 5750 4200 0    60   ~ 0
OUT_SDATA0
Wire Wire Line
	5650 4000 6250 4000
Wire Wire Line
	6200 4100 5650 4100
Wire Wire Line
	5650 4200 6250 4200
Text Label 5750 4350 0    60   ~ 0
OUT_LRCLK1
Text Label 5750 4450 0    60   ~ 0
OUT_BCLK1
Text Label 5750 4550 0    60   ~ 0
OUT_SDATA1
Wire Wire Line
	5650 4350 6250 4350
Wire Wire Line
	6200 4450 5650 4450
Wire Wire Line
	5650 4550 6250 4550
Text Label 5750 4700 0    60   ~ 0
OUT_LRCLK2
Text Label 5750 4800 0    60   ~ 0
OUT_BCLK2
Text Label 5750 4900 0    60   ~ 0
OUT_SDATA2
Wire Wire Line
	5650 4700 6250 4700
Wire Wire Line
	6200 4800 5650 4800
Wire Wire Line
	5650 4900 6250 4900
Text Label 5750 5050 0    60   ~ 0
OUT_LRCLK3
Text Label 5750 5150 0    60   ~ 0
OUT_BCLK3
Text Label 5750 5250 0    60   ~ 0
OUT_SDATA3
Wire Wire Line
	5650 5050 6250 5050
Wire Wire Line
	6200 5150 5650 5150
Wire Wire Line
	5650 5250 6250 5250
Text Label 6300 2600 0    60   ~ 0
SPDIF_TX
Text Label 2100 2550 0    60   ~ 0
SPDIF_RX
Wire Wire Line
	6200 2600 6650 2600
Wire Wire Line
	2100 2550 2750 2550
Text Label 2100 3000 0    60   ~ 0
AUXADC4
Text Label 2100 3100 0    60   ~ 0
AUXADC5
Text Label 2100 3200 0    60   ~ 0
AUXADC6
Text Label 2100 2700 0    60   ~ 0
AUXADC1
Text Label 2100 2800 0    60   ~ 0
AUXADC2
Text Label 2100 2900 0    60   ~ 0
AUXADC3
Wire Wire Line
	2100 2700 2750 2700
Wire Wire Line
	2750 2800 2100 2800
Wire Wire Line
	2100 2900 2750 2900
Wire Wire Line
	2750 3000 2100 3000
Wire Wire Line
	2100 3100 2750 3100
Wire Wire Line
	2750 3200 2100 3200
Text Label 6300 3400 0    60   ~ 0
MCLK
Wire Wire Line
	6200 3400 6550 3400
Text Label 8600 5000 0    60   ~ 0
MCLK
Wire Wire Line
	8600 5000 8950 5000
Text Label 6300 2750 0    60   ~ 0
SDA
Text Label 6300 2850 0    60   ~ 0
SCL
Text Label 6300 3000 0    60   ~ 0
MISO
Text Label 6300 3100 0    60   ~ 0
SCLK
Text Label 6300 3200 0    60   ~ 0
MOSI
Text Label 6300 3300 0    60   ~ 0
CS
Wire Wire Line
	6200 2750 6450 2750
Wire Wire Line
	6200 2850 6450 2850
Wire Wire Line
	6200 3000 6500 3000
Wire Wire Line
	6200 3100 6500 3100
Wire Wire Line
	6200 3200 6500 3200
Wire Wire Line
	6200 3300 6400 3300
Text Label 5750 5500 0    60   ~ 0
SDA
Text Label 5750 5600 0    60   ~ 0
SCL
Text Label 5750 5750 0    60   ~ 0
MISO
Text Label 5750 5850 0    60   ~ 0
SCLK
Text Label 5750 5950 0    60   ~ 0
MOSI
Text Label 5750 6050 0    60   ~ 0
CS
Wire Wire Line
	5650 5500 5900 5500
Wire Wire Line
	5650 5600 5900 5600
Wire Wire Line
	5650 5750 5950 5750
Wire Wire Line
	5650 5850 5950 5850
Wire Wire Line
	5650 5950 5950 5950
Wire Wire Line
	5650 6050 5850 6050
Text Label 2650 5800 0    60   ~ 0
AUXADC4
Text Label 2650 5900 0    60   ~ 0
AUXADC5
Text Label 2650 6000 0    60   ~ 0
AUXADC6
Text Label 2650 5500 0    60   ~ 0
AUXADC1
Text Label 2650 5600 0    60   ~ 0
AUXADC2
Text Label 2650 5700 0    60   ~ 0
AUXADC3
Wire Wire Line
	2650 5500 3300 5500
Wire Wire Line
	3300 5600 2650 5600
Wire Wire Line
	2650 5700 3300 5700
Wire Wire Line
	3300 5800 2650 5800
Wire Wire Line
	2650 5900 3300 5900
Wire Wire Line
	3300 6000 2650 6000
Text Notes 7000 7100 0    59   ~ 0
Copyright Paul Janicki 2015\n\nLicensed under the TAPR Open Hardware License (www.tapr.org/OHL).\n\nThis documentation is distributed\nWITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF\nMERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A\nPARTICULAR PURPOSE.\n
Text Label 5750 6200 0    60   ~ 0
MAN_RESET
Wire Wire Line
	5650 6200 6250 6200
Text Label 2100 3300 0    60   ~ 0
MAN_RESET
Wire Wire Line
	2100 3300 2750 3300
$EndSCHEMATC
