<profile>

<section name = "Vivado HLS Report for 'matrixmul_1D_rev2'" level="0">
<item name = "Date">Sat Jun  4 03:54:59 2022
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">HW2_2_HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">6.508</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14963, 14963, 14963, 14963, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_A">1023, 1023, 1, -, -, 1024, no</column>
<column name="- memset_B">1023, 1023, 1, -, -, 1024, no</column>
<column name="- Loop 3">40, 40, 10, -, -, 4, no</column>
<column name=" + Loop 3.1">8, 8, 2, -, -, 4, no</column>
<column name="- Loop 4">40, 40, 10, -, -, 4, no</column>
<column name=" + Loop 4.1">8, 8, 2, -, -, 4, no</column>
<column name="- Loop 5">12832, 12832, 802, -, -, 16, no</column>
<column name=" + Loop 5.1">800, 800, 50, -, -, 16, no</column>
<column name="  ++ Loop 5.1.1">48, 48, 3, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 231</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">2, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 239</column>
<column name="Register">-, -, 133, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="matrixmul_1D_rev2bkb_U1">matrixmul_1D_rev2bkb, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_U">matrixmul_1D_rev2_A, 1, 0, 0, 1024, 8, 1, 8192</column>
<column name="B_U">matrixmul_1D_rev2_A, 1, 0, 0, 1024, 8, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_313_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_2_fu_356_p2">+, 0, 0, 12, 3, 1</column>
<column name="i_3_fu_432_p2">+, 0, 0, 15, 5, 1</column>
<column name="indvarinc1_fu_290_p2">+, 0, 0, 14, 10, 1</column>
<column name="indvarinc_fu_273_p2">+, 0, 0, 14, 10, 1</column>
<column name="j_1_fu_325_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_2_fu_384_p2">+, 0, 0, 12, 3, 1</column>
<column name="j_3_fu_444_p2">+, 0, 0, 15, 5, 1</column>
<column name="k_1_fu_456_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp_9_fu_402_p2">+, 0, 0, 15, 8, 8</column>
<column name="exitcond3_fu_378_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond4_fu_350_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond5_fu_319_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond6_fu_307_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="exitcond7_fu_450_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="exitcond9_fu_438_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="exitcond_fu_426_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_1_fu_284_p2">icmp, 0, 0, 13, 10, 2</column>
<column name="tmp_3_fu_301_p2">icmp, 0, 0, 13, 10, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">21, 4, 10, 40</column>
<column name="A_d0">15, 3, 8, 24</column>
<column name="B_address0">21, 4, 10, 40</column>
<column name="B_d0">15, 3, 8, 24</column>
<column name="Input_r_address0">15, 3, 11, 33</column>
<column name="ap_NS_fsm">62, 15, 1, 15</column>
<column name="i1_reg_203">9, 2, 3, 6</column>
<column name="i6_reg_226">9, 2, 5, 10</column>
<column name="i_reg_180">9, 2, 3, 6</column>
<column name="invdar1_reg_169">9, 2, 10, 20</column>
<column name="invdar_reg_158">9, 2, 10, 20</column>
<column name="j2_reg_214">9, 2, 3, 6</column>
<column name="j7_reg_238">9, 2, 5, 10</column>
<column name="j_reg_192">9, 2, 3, 6</column>
<column name="k_reg_262">9, 2, 5, 10</column>
<column name="sum_reg_250">9, 2, 20, 40</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_load_reg_639">8, 0, 8, 0</column>
<column name="B_load_reg_644">8, 0, 8, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="i1_reg_203">3, 0, 3, 0</column>
<column name="i6_reg_226">5, 0, 5, 0</column>
<column name="i_1_reg_551">3, 0, 3, 0</column>
<column name="i_2_reg_577">3, 0, 3, 0</column>
<column name="i_3_reg_608">5, 0, 5, 0</column>
<column name="i_reg_180">3, 0, 3, 0</column>
<column name="invdar1_reg_169">10, 0, 10, 0</column>
<column name="invdar_reg_158">10, 0, 10, 0</column>
<column name="j2_reg_214">3, 0, 3, 0</column>
<column name="j7_reg_238">5, 0, 5, 0</column>
<column name="j_1_reg_559">3, 0, 3, 0</column>
<column name="j_2_reg_595">3, 0, 3, 0</column>
<column name="j_3_reg_616">5, 0, 5, 0</column>
<column name="j_reg_192">3, 0, 3, 0</column>
<column name="k_1_reg_624">5, 0, 5, 0</column>
<column name="k_reg_262">5, 0, 5, 0</column>
<column name="sum_reg_250">20, 0, 20, 0</column>
<column name="tmp_4_reg_582">2, 0, 2, 0</column>
<column name="tmp_5_cast_reg_587">2, 0, 8, 6</column>
<column name="tmp_8_reg_564">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_1D_rev2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_1D_rev2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_1D_rev2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_1D_rev2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_1D_rev2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_1D_rev2, return value</column>
<column name="Input_r_address0">out, 11, ap_memory, Input_r, array</column>
<column name="Input_r_ce0">out, 1, ap_memory, Input_r, array</column>
<column name="Input_r_q0">in, 8, ap_memory, Input_r, array</column>
<column name="AB_address0">out, 10, ap_memory, AB, array</column>
<column name="AB_ce0">out, 1, ap_memory, AB, array</column>
<column name="AB_we0">out, 1, ap_memory, AB, array</column>
<column name="AB_d0">out, 32, ap_memory, AB, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.51</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'Input_load', HW2_2_HLS/1DmatrixMul_rev2.cpp:21">load, 3.25, 3.25, -, -, -, -, -, -, &apos;Input_r&apos;, -, -, -, -</column>
<column name="HW2_2_HLS/1DmatrixMul_rev2.cpp:21">store, 3.25, 6.51, &apos;Input_load&apos;, HW2_2_HLS/1DmatrixMul_rev2.cpp:21, -, -, -, -, -, &apos;A&apos;, HW2_2_HLS/1DmatrixMul_rev2.cpp:16, -, -, -, -</column>
</table>
</item>
</section>
</profile>
