Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: fir_filter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fir_filter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fir_filter"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fir_filter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CE-7\Digital System Design - DSD\Lab\Xilinx Projects\FIR10thOrder\fir_filter.v" into library work
Parsing module <fir_filter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fir_filter>.
WARNING:HDLCompiler:872 - "E:\CE-7\Digital System Design - DSD\Lab\Xilinx Projects\FIR10thOrder\fir_filter.v" Line 33: Using initial value of coeff since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fir_filter>.
    Related source file is "E:\CE-7\Digital System Design - DSD\Lab\Xilinx Projects\FIR10thOrder\fir_filter.v".
    Found 318-bit register for signal <n0006>.
    Found 32-bit register for signal <y>.
    Found 32-bit adder for signal <y_reg[31]_x_reg[9][29]_add_16_OUT> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 350 D-type flip-flop(s).
Unit <fir_filter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 2
 318-bit register                                      : 1
 32-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <x_reg_0_30> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_31> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_62> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_63> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_94> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_95> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_126> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_127> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_158> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_159> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_190> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_191> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_222> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_223> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_254> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_255> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_286> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_287> of sequential type is unconnected in block <fir_filter>.

Synthesizing (advanced) Unit <fir_filter>.
The following registers are absorbed into accumulator <y_reg>: 1 register on signal <y_reg>.
Unit <fir_filter> synthesized (advanced).
WARNING:Xst:2677 - Node <x_reg_0_30> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_31> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_62> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_63> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_94> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_95> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_126> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_127> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_158> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_159> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_190> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_191> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_222> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_223> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_254> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_255> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_286> of sequential type is unconnected in block <fir_filter>.
WARNING:Xst:2677 - Node <x_reg_0_287> of sequential type is unconnected in block <fir_filter>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 300
 Flip-Flops                                            : 300

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <y_reg_0> (without init value) has a constant value of 0 in block <fir_filter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <y_reg_1> (without init value) has a constant value of 0 in block <fir_filter>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <fir_filter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fir_filter, actual ratio is 5.

Final Macro Processing ...

Processing Unit <fir_filter> :
	Found 10-bit shift register for signal <x_reg_0_288>.
	Found 10-bit shift register for signal <x_reg_0_289>.
	Found 10-bit shift register for signal <x_reg_0_290>.
	Found 10-bit shift register for signal <x_reg_0_291>.
	Found 10-bit shift register for signal <x_reg_0_292>.
	Found 10-bit shift register for signal <x_reg_0_293>.
	Found 10-bit shift register for signal <x_reg_0_294>.
	Found 10-bit shift register for signal <x_reg_0_295>.
	Found 10-bit shift register for signal <x_reg_0_296>.
	Found 10-bit shift register for signal <x_reg_0_297>.
	Found 10-bit shift register for signal <x_reg_0_298>.
	Found 10-bit shift register for signal <x_reg_0_299>.
	Found 10-bit shift register for signal <x_reg_0_300>.
	Found 10-bit shift register for signal <x_reg_0_301>.
	Found 10-bit shift register for signal <x_reg_0_302>.
	Found 10-bit shift register for signal <x_reg_0_303>.
	Found 10-bit shift register for signal <x_reg_0_304>.
	Found 10-bit shift register for signal <x_reg_0_305>.
	Found 10-bit shift register for signal <x_reg_0_306>.
	Found 10-bit shift register for signal <x_reg_0_307>.
	Found 10-bit shift register for signal <x_reg_0_308>.
	Found 10-bit shift register for signal <x_reg_0_309>.
	Found 10-bit shift register for signal <x_reg_0_310>.
	Found 10-bit shift register for signal <x_reg_0_311>.
	Found 10-bit shift register for signal <x_reg_0_312>.
	Found 10-bit shift register for signal <x_reg_0_313>.
	Found 10-bit shift register for signal <x_reg_0_314>.
	Found 10-bit shift register for signal <x_reg_0_315>.
	Found 10-bit shift register for signal <x_reg_0_316>.
	Found 10-bit shift register for signal <x_reg_0_317>.
Unit <fir_filter> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30
# Shift Registers                                      : 30
 10-bit shift register                                 : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fir_filter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 121
#      GND                         : 1
#      LUT2                        : 60
#      MUXCY                       : 29
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 99
#      FDC                         : 30
#      FDCE                        : 39
#      FDE                         : 30
# Shift Registers                  : 30
#      SRLC16E                     : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      IBUF                        : 31
#      OBUF                        : 32

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              99  out of  18224     0%  
 Number of Slice LUTs:                   90  out of   9112     0%  
    Number used as Logic:                60  out of   9112     0%  
    Number used as Memory:               30  out of   2176     1%  
       Number used as SRL:               30

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     99
   Number with an unused Flip Flop:       0  out of     99     0%  
   Number with an unused LUT:             9  out of     99     9%  
   Number of fully used LUT-FF pairs:    90  out of     99    90%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  64  out of    232    27%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 129   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.320ns (Maximum Frequency: 431.062MHz)
   Minimum input arrival time before clock: 3.324ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.320ns (frequency: 431.062MHz)
  Total number of paths / destination ports: 1463 / 98
-------------------------------------------------------------------------
Delay:               2.320ns (Levels of Logic = 31)
  Source:            x_reg_0_288 (FF)
  Destination:       y_reg_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x_reg_0_288 to y_reg_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.684  x_reg_0_288 (x_reg_0_288)
     LUT2:I0->O            1   0.203   0.000  Maccum_y_reg_lut<2> (Maccum_y_reg_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Maccum_y_reg_cy<2> (Maccum_y_reg_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<3> (Maccum_y_reg_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<4> (Maccum_y_reg_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<5> (Maccum_y_reg_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<6> (Maccum_y_reg_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<7> (Maccum_y_reg_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<8> (Maccum_y_reg_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<9> (Maccum_y_reg_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<10> (Maccum_y_reg_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<11> (Maccum_y_reg_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<12> (Maccum_y_reg_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<13> (Maccum_y_reg_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<14> (Maccum_y_reg_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<15> (Maccum_y_reg_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<16> (Maccum_y_reg_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<17> (Maccum_y_reg_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<18> (Maccum_y_reg_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<19> (Maccum_y_reg_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<20> (Maccum_y_reg_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<21> (Maccum_y_reg_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<22> (Maccum_y_reg_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<23> (Maccum_y_reg_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<24> (Maccum_y_reg_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<25> (Maccum_y_reg_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<26> (Maccum_y_reg_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<27> (Maccum_y_reg_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<28> (Maccum_y_reg_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  Maccum_y_reg_cy<29> (Maccum_y_reg_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_y_reg_cy<30> (Maccum_y_reg_cy<30>)
     XORCY:CI->O           1   0.180   0.000  Maccum_y_reg_xor<31> (Result<31>)
     FDC:D                     0.102          y_reg_31
    ----------------------------------------
    Total                      2.320ns (1.636ns logic, 0.684ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 99 / 99
-------------------------------------------------------------------------
Offset:              3.324ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       y_reg_2 (FF)
  Destination Clock: clk rising

  Data Path: reset to y_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.222   1.672  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          y_reg_2
    ----------------------------------------
    Total                      3.324ns (1.652ns logic, 1.672ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            y_reg_31 (FF)
  Destination:       y<31> (PAD)
  Source Clock:      clk rising

  Data Path: y_reg_31 to y<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  y_reg_31 (y_reg_31)
     OBUF:I->O                 2.571          y_31_OBUF (y<31>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.320|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.10 secs
 
--> 

Total memory usage is 4486504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    0 (   0 filtered)

