# system info DDS_48_v1 on 2020.02.17.17:48:46
system_info:
name,value
DEVICE,5AGXMA7G4F31C4
DEVICE_FAMILY,Arria V
GENERATION_ID,1581950847
#
#
# Files generated for DDS_48_v1 on 2020.02.17.17:48:46
files:
filepath,kind,attributes,module,is_top
simulation/DDS_48_v1.v,VERILOG,,DDS_48_v1,true
simulation/submodules/mentor/asj_nco_fxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_fxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_apr_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cordic_axor_1p_lpm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cordic_axor_1p_lpm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/dop_reg.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/dop_reg.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cord_seg_sel.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cord_seg_sel.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_dxx_g.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_dxx_g.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cord_2c.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cord_2c.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_altqmcpipe.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_altqmcpipe.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_nco_isdr.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_isdr.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_nco_pxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_nco_pxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cord_fs.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cord_fs.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cord_init_pm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cord_init_pm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_dxx.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_dxx.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cordic_zxor_1p_lpm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cordic_zxor_1p_lpm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/asj_crd_par.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/asj_crd_par.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/mentor/cordic_sxor_1p_lpm.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/aldec/cordic_sxor_1p_lpm.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,DDS_48_v1_nco_ii_0,false
simulation/submodules/DDS_48_v1_nco_ii_0.v,VERILOG,,DDS_48_v1_nco_ii_0,false
simulation/submodules/DDS_48_v1_nco_ii_0_tb.vhd,OTHER,,DDS_48_v1_nco_ii_0,false
simulation/submodules/c_model/model_wrapper.cpp,OTHER,,DDS_48_v1_nco_ii_0,false
simulation/submodules/c_model/nco_model.cpp,OTHER,,DDS_48_v1_nco_ii_0,false
simulation/submodules/c_model/nco_model.h,OTHER,,DDS_48_v1_nco_ii_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
DDS_48_v1.nco_ii_0,DDS_48_v1_nco_ii_0
