<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_LED</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_LED_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>883aa1e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>AXI_LED_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>883aa1e3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d4884779</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>LED_signal</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>LED_TIMER</spirit:name>
        <spirit:displayName>Led Timer</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LED_TIMER">100</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_LED_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_LED_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f7a23857</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_LED_v1_0_S00_AXIS.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_LED_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_LED_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d4884779</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_LED_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>LED_TIMER</spirit:name>
      <spirit:displayName>Led Timer</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LED_TIMER">100</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_LED_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-10-31T00:06:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782762b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d06f83_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487f1e8d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9afe45_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7f738f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666653a5_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab67cca_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628edc1b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46b0f912_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d4f642_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eed63a8_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1173fc22_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288fd40e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2238172e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca807e6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@704b96b3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fe5dd2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ed2a3c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ba14c7_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d25236_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5906494d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18db9af6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4769511b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc2d3bc_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac7b7d5_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5249a807_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680543b2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4f2ac3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a76a2b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347012f6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72afe2ce_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ce8058_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec652f0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d85f2c6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b5637a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b02ea9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef0f5b6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f222e26_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60302d11_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32462620_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4861ddb0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2c49_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cedfbf_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c14dbc_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abc3e54_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3776b663_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42328968_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ddcb9cb_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a96dda9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b2201e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f1cbfc5_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3c573d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36aecbe1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2175536c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@518bf10a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0c4a39_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac4e5d2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0ca443_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e13cfe3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc328b2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dcf5ef4_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcd36c3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27482e08_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5a1cb2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db4b105_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305ddb5b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2c89e6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239e96d6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65185a5c_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c9322b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ee41f1_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d193b1a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220c78f0_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c6077f_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0c5ad6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ca7ab2_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f332c3_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bbca470_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46710558_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d9960d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703012d9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2122c290_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5849fa3a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5437e1b_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bc1c9d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392d8fe9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb7ba79_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dafd3c9_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@894cac6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a655ac_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70997f5a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1fd61a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7359468e_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466deb01_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d06ab9a_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a7f65d_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618eb9ce_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60652a84_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c39d7fd_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53eacef6_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@470d9596_ARCHIVE_LOCATION">c:/GitHub/ReconHardware/FPGA_Files/Projects/ip_repo/AXI_LED_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="af79f148"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7d8acc6b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9a149509"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="42bde899"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="607c7da1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
