|ALU
zero <= eq_32bit:inst19.out
output[0] <= lpm_mux4:inst.result[0]
output[1] <= lpm_mux4:inst.result[1]
output[2] <= lpm_mux4:inst.result[2]
output[3] <= lpm_mux4:inst.result[3]
output[4] <= lpm_mux4:inst.result[4]
output[5] <= lpm_mux4:inst.result[5]
output[6] <= lpm_mux4:inst.result[6]
output[7] <= lpm_mux4:inst.result[7]
output[8] <= lpm_mux4:inst.result[8]
output[9] <= lpm_mux4:inst.result[9]
output[10] <= lpm_mux4:inst.result[10]
output[11] <= lpm_mux4:inst.result[11]
output[12] <= lpm_mux4:inst.result[12]
output[13] <= lpm_mux4:inst.result[13]
output[14] <= lpm_mux4:inst.result[14]
output[15] <= lpm_mux4:inst.result[15]
output[16] <= lpm_mux4:inst.result[16]
output[17] <= lpm_mux4:inst.result[17]
output[18] <= lpm_mux4:inst.result[18]
output[19] <= lpm_mux4:inst.result[19]
output[20] <= lpm_mux4:inst.result[20]
output[21] <= lpm_mux4:inst.result[21]
output[22] <= lpm_mux4:inst.result[22]
output[23] <= lpm_mux4:inst.result[23]
output[24] <= lpm_mux4:inst.result[24]
output[25] <= lpm_mux4:inst.result[25]
output[26] <= lpm_mux4:inst.result[26]
output[27] <= lpm_mux4:inst.result[27]
output[28] <= lpm_mux4:inst.result[28]
output[29] <= lpm_mux4:inst.result[29]
output[30] <= lpm_mux4:inst.result[30]
output[31] <= lpm_mux4:inst.result[31]
cin => Adder_32bit:inst9.cin
data1[0] => Adder_32bit:inst9.a[0]
data1[0] => Subber_32bit:inst10.a[0]
data1[0] => nand_32bit:inst11.a[0]
data1[0] => lpm_mux4:inst.data3x[0]
data1[0] => shift_left_32bit:inst12.in[0]
data1[0] => shift_right_32bit:inst13.in[0]
data1[0] => eq_32bit:inst14.a[0]
data1[0] => inst16[0].IN0
data1[0] => lpm_mux5:inst15.data1x[0]
data1[0] => agb_32bit:inst18.a[0]
data1[1] => Adder_32bit:inst9.a[1]
data1[1] => Subber_32bit:inst10.a[1]
data1[1] => nand_32bit:inst11.a[1]
data1[1] => lpm_mux4:inst.data3x[1]
data1[1] => shift_left_32bit:inst12.in[1]
data1[1] => shift_right_32bit:inst13.in[1]
data1[1] => eq_32bit:inst14.a[1]
data1[1] => inst16[1].IN0
data1[1] => lpm_mux5:inst15.data1x[1]
data1[1] => agb_32bit:inst18.a[1]
data1[2] => Adder_32bit:inst9.a[2]
data1[2] => Subber_32bit:inst10.a[2]
data1[2] => nand_32bit:inst11.a[2]
data1[2] => lpm_mux4:inst.data3x[2]
data1[2] => shift_left_32bit:inst12.in[2]
data1[2] => shift_right_32bit:inst13.in[2]
data1[2] => eq_32bit:inst14.a[2]
data1[2] => inst16[2].IN0
data1[2] => lpm_mux5:inst15.data1x[2]
data1[2] => agb_32bit:inst18.a[2]
data1[3] => Adder_32bit:inst9.a[3]
data1[3] => Subber_32bit:inst10.a[3]
data1[3] => nand_32bit:inst11.a[3]
data1[3] => lpm_mux4:inst.data3x[3]
data1[3] => shift_left_32bit:inst12.in[3]
data1[3] => shift_right_32bit:inst13.in[3]
data1[3] => eq_32bit:inst14.a[3]
data1[3] => inst16[3].IN0
data1[3] => lpm_mux5:inst15.data1x[3]
data1[3] => agb_32bit:inst18.a[3]
data1[4] => Adder_32bit:inst9.a[4]
data1[4] => Subber_32bit:inst10.a[4]
data1[4] => nand_32bit:inst11.a[4]
data1[4] => lpm_mux4:inst.data3x[4]
data1[4] => shift_left_32bit:inst12.in[4]
data1[4] => shift_right_32bit:inst13.in[4]
data1[4] => eq_32bit:inst14.a[4]
data1[4] => inst16[4].IN0
data1[4] => lpm_mux5:inst15.data1x[4]
data1[4] => agb_32bit:inst18.a[4]
data1[5] => Adder_32bit:inst9.a[5]
data1[5] => Subber_32bit:inst10.a[5]
data1[5] => nand_32bit:inst11.a[5]
data1[5] => lpm_mux4:inst.data3x[5]
data1[5] => shift_left_32bit:inst12.in[5]
data1[5] => shift_right_32bit:inst13.in[5]
data1[5] => eq_32bit:inst14.a[5]
data1[5] => inst16[5].IN0
data1[5] => lpm_mux5:inst15.data1x[5]
data1[5] => agb_32bit:inst18.a[5]
data1[6] => Adder_32bit:inst9.a[6]
data1[6] => Subber_32bit:inst10.a[6]
data1[6] => nand_32bit:inst11.a[6]
data1[6] => lpm_mux4:inst.data3x[6]
data1[6] => shift_left_32bit:inst12.in[6]
data1[6] => shift_right_32bit:inst13.in[6]
data1[6] => eq_32bit:inst14.a[6]
data1[6] => inst16[6].IN0
data1[6] => lpm_mux5:inst15.data1x[6]
data1[6] => agb_32bit:inst18.a[6]
data1[7] => Adder_32bit:inst9.a[7]
data1[7] => Subber_32bit:inst10.a[7]
data1[7] => nand_32bit:inst11.a[7]
data1[7] => lpm_mux4:inst.data3x[7]
data1[7] => shift_left_32bit:inst12.in[7]
data1[7] => shift_right_32bit:inst13.in[7]
data1[7] => eq_32bit:inst14.a[7]
data1[7] => inst16[7].IN0
data1[7] => lpm_mux5:inst15.data1x[7]
data1[7] => agb_32bit:inst18.a[7]
data1[8] => Adder_32bit:inst9.a[8]
data1[8] => Subber_32bit:inst10.a[8]
data1[8] => nand_32bit:inst11.a[8]
data1[8] => lpm_mux4:inst.data3x[8]
data1[8] => shift_left_32bit:inst12.in[8]
data1[8] => shift_right_32bit:inst13.in[8]
data1[8] => eq_32bit:inst14.a[8]
data1[8] => inst16[8].IN0
data1[8] => lpm_mux5:inst15.data1x[8]
data1[8] => agb_32bit:inst18.a[8]
data1[9] => Adder_32bit:inst9.a[9]
data1[9] => Subber_32bit:inst10.a[9]
data1[9] => nand_32bit:inst11.a[9]
data1[9] => lpm_mux4:inst.data3x[9]
data1[9] => shift_left_32bit:inst12.in[9]
data1[9] => shift_right_32bit:inst13.in[9]
data1[9] => eq_32bit:inst14.a[9]
data1[9] => inst16[9].IN0
data1[9] => lpm_mux5:inst15.data1x[9]
data1[9] => agb_32bit:inst18.a[9]
data1[10] => Adder_32bit:inst9.a[10]
data1[10] => Subber_32bit:inst10.a[10]
data1[10] => nand_32bit:inst11.a[10]
data1[10] => lpm_mux4:inst.data3x[10]
data1[10] => shift_left_32bit:inst12.in[10]
data1[10] => shift_right_32bit:inst13.in[10]
data1[10] => eq_32bit:inst14.a[10]
data1[10] => inst16[10].IN0
data1[10] => lpm_mux5:inst15.data1x[10]
data1[10] => agb_32bit:inst18.a[10]
data1[11] => Adder_32bit:inst9.a[11]
data1[11] => Subber_32bit:inst10.a[11]
data1[11] => nand_32bit:inst11.a[11]
data1[11] => lpm_mux4:inst.data3x[11]
data1[11] => shift_left_32bit:inst12.in[11]
data1[11] => shift_right_32bit:inst13.in[11]
data1[11] => eq_32bit:inst14.a[11]
data1[11] => inst16[11].IN0
data1[11] => lpm_mux5:inst15.data1x[11]
data1[11] => agb_32bit:inst18.a[11]
data1[12] => Adder_32bit:inst9.a[12]
data1[12] => Subber_32bit:inst10.a[12]
data1[12] => nand_32bit:inst11.a[12]
data1[12] => lpm_mux4:inst.data3x[12]
data1[12] => shift_left_32bit:inst12.in[12]
data1[12] => shift_right_32bit:inst13.in[12]
data1[12] => eq_32bit:inst14.a[12]
data1[12] => inst16[12].IN0
data1[12] => lpm_mux5:inst15.data1x[12]
data1[12] => agb_32bit:inst18.a[12]
data1[13] => Adder_32bit:inst9.a[13]
data1[13] => Subber_32bit:inst10.a[13]
data1[13] => nand_32bit:inst11.a[13]
data1[13] => lpm_mux4:inst.data3x[13]
data1[13] => shift_left_32bit:inst12.in[13]
data1[13] => shift_right_32bit:inst13.in[13]
data1[13] => eq_32bit:inst14.a[13]
data1[13] => inst16[13].IN0
data1[13] => lpm_mux5:inst15.data1x[13]
data1[13] => agb_32bit:inst18.a[13]
data1[14] => Adder_32bit:inst9.a[14]
data1[14] => Subber_32bit:inst10.a[14]
data1[14] => nand_32bit:inst11.a[14]
data1[14] => lpm_mux4:inst.data3x[14]
data1[14] => shift_left_32bit:inst12.in[14]
data1[14] => shift_right_32bit:inst13.in[14]
data1[14] => eq_32bit:inst14.a[14]
data1[14] => inst16[14].IN0
data1[14] => lpm_mux5:inst15.data1x[14]
data1[14] => agb_32bit:inst18.a[14]
data1[15] => Adder_32bit:inst9.a[15]
data1[15] => Subber_32bit:inst10.a[15]
data1[15] => nand_32bit:inst11.a[15]
data1[15] => lpm_mux4:inst.data3x[15]
data1[15] => shift_left_32bit:inst12.in[15]
data1[15] => shift_right_32bit:inst13.in[15]
data1[15] => eq_32bit:inst14.a[15]
data1[15] => inst16[15].IN0
data1[15] => lpm_mux5:inst15.data1x[15]
data1[15] => agb_32bit:inst18.a[15]
data1[16] => Adder_32bit:inst9.a[16]
data1[16] => Subber_32bit:inst10.a[16]
data1[16] => nand_32bit:inst11.a[16]
data1[16] => lpm_mux4:inst.data3x[16]
data1[16] => shift_left_32bit:inst12.in[16]
data1[16] => shift_right_32bit:inst13.in[16]
data1[16] => eq_32bit:inst14.a[16]
data1[16] => inst16[16].IN0
data1[16] => lpm_mux5:inst15.data1x[16]
data1[16] => agb_32bit:inst18.a[16]
data1[17] => Adder_32bit:inst9.a[17]
data1[17] => Subber_32bit:inst10.a[17]
data1[17] => nand_32bit:inst11.a[17]
data1[17] => lpm_mux4:inst.data3x[17]
data1[17] => shift_left_32bit:inst12.in[17]
data1[17] => shift_right_32bit:inst13.in[17]
data1[17] => eq_32bit:inst14.a[17]
data1[17] => inst16[17].IN0
data1[17] => lpm_mux5:inst15.data1x[17]
data1[17] => agb_32bit:inst18.a[17]
data1[18] => Adder_32bit:inst9.a[18]
data1[18] => Subber_32bit:inst10.a[18]
data1[18] => nand_32bit:inst11.a[18]
data1[18] => lpm_mux4:inst.data3x[18]
data1[18] => shift_left_32bit:inst12.in[18]
data1[18] => shift_right_32bit:inst13.in[18]
data1[18] => eq_32bit:inst14.a[18]
data1[18] => inst16[18].IN0
data1[18] => lpm_mux5:inst15.data1x[18]
data1[18] => agb_32bit:inst18.a[18]
data1[19] => Adder_32bit:inst9.a[19]
data1[19] => Subber_32bit:inst10.a[19]
data1[19] => nand_32bit:inst11.a[19]
data1[19] => lpm_mux4:inst.data3x[19]
data1[19] => shift_left_32bit:inst12.in[19]
data1[19] => shift_right_32bit:inst13.in[19]
data1[19] => eq_32bit:inst14.a[19]
data1[19] => inst16[19].IN0
data1[19] => lpm_mux5:inst15.data1x[19]
data1[19] => agb_32bit:inst18.a[19]
data1[20] => Adder_32bit:inst9.a[20]
data1[20] => Subber_32bit:inst10.a[20]
data1[20] => nand_32bit:inst11.a[20]
data1[20] => lpm_mux4:inst.data3x[20]
data1[20] => shift_left_32bit:inst12.in[20]
data1[20] => shift_right_32bit:inst13.in[20]
data1[20] => eq_32bit:inst14.a[20]
data1[20] => inst16[20].IN0
data1[20] => lpm_mux5:inst15.data1x[20]
data1[20] => agb_32bit:inst18.a[20]
data1[21] => Adder_32bit:inst9.a[21]
data1[21] => Subber_32bit:inst10.a[21]
data1[21] => nand_32bit:inst11.a[21]
data1[21] => lpm_mux4:inst.data3x[21]
data1[21] => shift_left_32bit:inst12.in[21]
data1[21] => shift_right_32bit:inst13.in[21]
data1[21] => eq_32bit:inst14.a[21]
data1[21] => inst16[21].IN0
data1[21] => lpm_mux5:inst15.data1x[21]
data1[21] => agb_32bit:inst18.a[21]
data1[22] => Adder_32bit:inst9.a[22]
data1[22] => Subber_32bit:inst10.a[22]
data1[22] => nand_32bit:inst11.a[22]
data1[22] => lpm_mux4:inst.data3x[22]
data1[22] => shift_left_32bit:inst12.in[22]
data1[22] => shift_right_32bit:inst13.in[22]
data1[22] => eq_32bit:inst14.a[22]
data1[22] => inst16[22].IN0
data1[22] => lpm_mux5:inst15.data1x[22]
data1[22] => agb_32bit:inst18.a[22]
data1[23] => Adder_32bit:inst9.a[23]
data1[23] => Subber_32bit:inst10.a[23]
data1[23] => nand_32bit:inst11.a[23]
data1[23] => lpm_mux4:inst.data3x[23]
data1[23] => shift_left_32bit:inst12.in[23]
data1[23] => shift_right_32bit:inst13.in[23]
data1[23] => eq_32bit:inst14.a[23]
data1[23] => inst16[23].IN0
data1[23] => lpm_mux5:inst15.data1x[23]
data1[23] => agb_32bit:inst18.a[23]
data1[24] => Adder_32bit:inst9.a[24]
data1[24] => Subber_32bit:inst10.a[24]
data1[24] => nand_32bit:inst11.a[24]
data1[24] => lpm_mux4:inst.data3x[24]
data1[24] => shift_left_32bit:inst12.in[24]
data1[24] => shift_right_32bit:inst13.in[24]
data1[24] => eq_32bit:inst14.a[24]
data1[24] => inst16[24].IN0
data1[24] => lpm_mux5:inst15.data1x[24]
data1[24] => agb_32bit:inst18.a[24]
data1[25] => Adder_32bit:inst9.a[25]
data1[25] => Subber_32bit:inst10.a[25]
data1[25] => nand_32bit:inst11.a[25]
data1[25] => lpm_mux4:inst.data3x[25]
data1[25] => shift_left_32bit:inst12.in[25]
data1[25] => shift_right_32bit:inst13.in[25]
data1[25] => eq_32bit:inst14.a[25]
data1[25] => inst16[25].IN0
data1[25] => lpm_mux5:inst15.data1x[25]
data1[25] => agb_32bit:inst18.a[25]
data1[26] => Adder_32bit:inst9.a[26]
data1[26] => Subber_32bit:inst10.a[26]
data1[26] => nand_32bit:inst11.a[26]
data1[26] => lpm_mux4:inst.data3x[26]
data1[26] => shift_left_32bit:inst12.in[26]
data1[26] => shift_right_32bit:inst13.in[26]
data1[26] => eq_32bit:inst14.a[26]
data1[26] => inst16[26].IN0
data1[26] => lpm_mux5:inst15.data1x[26]
data1[26] => agb_32bit:inst18.a[26]
data1[27] => Adder_32bit:inst9.a[27]
data1[27] => Subber_32bit:inst10.a[27]
data1[27] => nand_32bit:inst11.a[27]
data1[27] => lpm_mux4:inst.data3x[27]
data1[27] => shift_left_32bit:inst12.in[27]
data1[27] => shift_right_32bit:inst13.in[27]
data1[27] => eq_32bit:inst14.a[27]
data1[27] => inst16[27].IN0
data1[27] => lpm_mux5:inst15.data1x[27]
data1[27] => agb_32bit:inst18.a[27]
data1[28] => Adder_32bit:inst9.a[28]
data1[28] => Subber_32bit:inst10.a[28]
data1[28] => nand_32bit:inst11.a[28]
data1[28] => lpm_mux4:inst.data3x[28]
data1[28] => shift_left_32bit:inst12.in[28]
data1[28] => shift_right_32bit:inst13.in[28]
data1[28] => eq_32bit:inst14.a[28]
data1[28] => inst16[28].IN0
data1[28] => lpm_mux5:inst15.data1x[28]
data1[28] => agb_32bit:inst18.a[28]
data1[29] => Adder_32bit:inst9.a[29]
data1[29] => Subber_32bit:inst10.a[29]
data1[29] => nand_32bit:inst11.a[29]
data1[29] => lpm_mux4:inst.data3x[29]
data1[29] => shift_left_32bit:inst12.in[29]
data1[29] => shift_right_32bit:inst13.in[29]
data1[29] => eq_32bit:inst14.a[29]
data1[29] => inst16[29].IN0
data1[29] => lpm_mux5:inst15.data1x[29]
data1[29] => agb_32bit:inst18.a[29]
data1[30] => Adder_32bit:inst9.a[30]
data1[30] => Subber_32bit:inst10.a[30]
data1[30] => nand_32bit:inst11.a[30]
data1[30] => lpm_mux4:inst.data3x[30]
data1[30] => shift_left_32bit:inst12.in[30]
data1[30] => shift_right_32bit:inst13.in[30]
data1[30] => eq_32bit:inst14.a[30]
data1[30] => inst16[30].IN0
data1[30] => lpm_mux5:inst15.data1x[30]
data1[30] => agb_32bit:inst18.a[30]
data1[31] => Adder_32bit:inst9.a[31]
data1[31] => Subber_32bit:inst10.a[31]
data1[31] => nand_32bit:inst11.a[31]
data1[31] => lpm_mux4:inst.data3x[31]
data1[31] => shift_left_32bit:inst12.in[31]
data1[31] => shift_right_32bit:inst13.in[31]
data1[31] => eq_32bit:inst14.a[31]
data1[31] => inst16[31].IN0
data1[31] => lpm_mux5:inst15.data1x[31]
data1[31] => agb_32bit:inst18.a[31]
data1[31] => inst24.IN0
data1[31] => inst22.IN0
data2[0] => Adder_32bit:inst9.b[0]
data2[0] => Subber_32bit:inst10.b[0]
data2[0] => nand_32bit:inst11.b[0]
data2[0] => eq_32bit:inst14.b[0]
data2[0] => agb_32bit:inst18.b[0]
data2[1] => Adder_32bit:inst9.b[1]
data2[1] => Subber_32bit:inst10.b[1]
data2[1] => nand_32bit:inst11.b[1]
data2[1] => eq_32bit:inst14.b[1]
data2[1] => agb_32bit:inst18.b[1]
data2[2] => Adder_32bit:inst9.b[2]
data2[2] => Subber_32bit:inst10.b[2]
data2[2] => nand_32bit:inst11.b[2]
data2[2] => eq_32bit:inst14.b[2]
data2[2] => agb_32bit:inst18.b[2]
data2[3] => Adder_32bit:inst9.b[3]
data2[3] => Subber_32bit:inst10.b[3]
data2[3] => nand_32bit:inst11.b[3]
data2[3] => eq_32bit:inst14.b[3]
data2[3] => agb_32bit:inst18.b[3]
data2[4] => Adder_32bit:inst9.b[4]
data2[4] => Subber_32bit:inst10.b[4]
data2[4] => nand_32bit:inst11.b[4]
data2[4] => eq_32bit:inst14.b[4]
data2[4] => agb_32bit:inst18.b[4]
data2[5] => Adder_32bit:inst9.b[5]
data2[5] => Subber_32bit:inst10.b[5]
data2[5] => nand_32bit:inst11.b[5]
data2[5] => eq_32bit:inst14.b[5]
data2[5] => agb_32bit:inst18.b[5]
data2[6] => Adder_32bit:inst9.b[6]
data2[6] => Subber_32bit:inst10.b[6]
data2[6] => nand_32bit:inst11.b[6]
data2[6] => eq_32bit:inst14.b[6]
data2[6] => agb_32bit:inst18.b[6]
data2[7] => Adder_32bit:inst9.b[7]
data2[7] => Subber_32bit:inst10.b[7]
data2[7] => nand_32bit:inst11.b[7]
data2[7] => eq_32bit:inst14.b[7]
data2[7] => agb_32bit:inst18.b[7]
data2[8] => Adder_32bit:inst9.b[8]
data2[8] => Subber_32bit:inst10.b[8]
data2[8] => nand_32bit:inst11.b[8]
data2[8] => eq_32bit:inst14.b[8]
data2[8] => agb_32bit:inst18.b[8]
data2[9] => Adder_32bit:inst9.b[9]
data2[9] => Subber_32bit:inst10.b[9]
data2[9] => nand_32bit:inst11.b[9]
data2[9] => eq_32bit:inst14.b[9]
data2[9] => agb_32bit:inst18.b[9]
data2[10] => Adder_32bit:inst9.b[10]
data2[10] => Subber_32bit:inst10.b[10]
data2[10] => nand_32bit:inst11.b[10]
data2[10] => eq_32bit:inst14.b[10]
data2[10] => agb_32bit:inst18.b[10]
data2[11] => Adder_32bit:inst9.b[11]
data2[11] => Subber_32bit:inst10.b[11]
data2[11] => nand_32bit:inst11.b[11]
data2[11] => eq_32bit:inst14.b[11]
data2[11] => agb_32bit:inst18.b[11]
data2[12] => Adder_32bit:inst9.b[12]
data2[12] => Subber_32bit:inst10.b[12]
data2[12] => nand_32bit:inst11.b[12]
data2[12] => eq_32bit:inst14.b[12]
data2[12] => agb_32bit:inst18.b[12]
data2[13] => Adder_32bit:inst9.b[13]
data2[13] => Subber_32bit:inst10.b[13]
data2[13] => nand_32bit:inst11.b[13]
data2[13] => eq_32bit:inst14.b[13]
data2[13] => agb_32bit:inst18.b[13]
data2[14] => Adder_32bit:inst9.b[14]
data2[14] => Subber_32bit:inst10.b[14]
data2[14] => nand_32bit:inst11.b[14]
data2[14] => eq_32bit:inst14.b[14]
data2[14] => agb_32bit:inst18.b[14]
data2[15] => Adder_32bit:inst9.b[15]
data2[15] => Subber_32bit:inst10.b[15]
data2[15] => nand_32bit:inst11.b[15]
data2[15] => eq_32bit:inst14.b[15]
data2[15] => agb_32bit:inst18.b[15]
data2[16] => Adder_32bit:inst9.b[16]
data2[16] => Subber_32bit:inst10.b[16]
data2[16] => nand_32bit:inst11.b[16]
data2[16] => eq_32bit:inst14.b[16]
data2[16] => agb_32bit:inst18.b[16]
data2[17] => Adder_32bit:inst9.b[17]
data2[17] => Subber_32bit:inst10.b[17]
data2[17] => nand_32bit:inst11.b[17]
data2[17] => eq_32bit:inst14.b[17]
data2[17] => agb_32bit:inst18.b[17]
data2[18] => Adder_32bit:inst9.b[18]
data2[18] => Subber_32bit:inst10.b[18]
data2[18] => nand_32bit:inst11.b[18]
data2[18] => eq_32bit:inst14.b[18]
data2[18] => agb_32bit:inst18.b[18]
data2[19] => Adder_32bit:inst9.b[19]
data2[19] => Subber_32bit:inst10.b[19]
data2[19] => nand_32bit:inst11.b[19]
data2[19] => eq_32bit:inst14.b[19]
data2[19] => agb_32bit:inst18.b[19]
data2[20] => Adder_32bit:inst9.b[20]
data2[20] => Subber_32bit:inst10.b[20]
data2[20] => nand_32bit:inst11.b[20]
data2[20] => eq_32bit:inst14.b[20]
data2[20] => agb_32bit:inst18.b[20]
data2[21] => Adder_32bit:inst9.b[21]
data2[21] => Subber_32bit:inst10.b[21]
data2[21] => nand_32bit:inst11.b[21]
data2[21] => eq_32bit:inst14.b[21]
data2[21] => agb_32bit:inst18.b[21]
data2[22] => Adder_32bit:inst9.b[22]
data2[22] => Subber_32bit:inst10.b[22]
data2[22] => nand_32bit:inst11.b[22]
data2[22] => eq_32bit:inst14.b[22]
data2[22] => agb_32bit:inst18.b[22]
data2[23] => Adder_32bit:inst9.b[23]
data2[23] => Subber_32bit:inst10.b[23]
data2[23] => nand_32bit:inst11.b[23]
data2[23] => eq_32bit:inst14.b[23]
data2[23] => agb_32bit:inst18.b[23]
data2[24] => Adder_32bit:inst9.b[24]
data2[24] => Subber_32bit:inst10.b[24]
data2[24] => nand_32bit:inst11.b[24]
data2[24] => eq_32bit:inst14.b[24]
data2[24] => agb_32bit:inst18.b[24]
data2[25] => Adder_32bit:inst9.b[25]
data2[25] => Subber_32bit:inst10.b[25]
data2[25] => nand_32bit:inst11.b[25]
data2[25] => eq_32bit:inst14.b[25]
data2[25] => agb_32bit:inst18.b[25]
data2[26] => Adder_32bit:inst9.b[26]
data2[26] => Subber_32bit:inst10.b[26]
data2[26] => nand_32bit:inst11.b[26]
data2[26] => eq_32bit:inst14.b[26]
data2[26] => agb_32bit:inst18.b[26]
data2[27] => Adder_32bit:inst9.b[27]
data2[27] => Subber_32bit:inst10.b[27]
data2[27] => nand_32bit:inst11.b[27]
data2[27] => eq_32bit:inst14.b[27]
data2[27] => agb_32bit:inst18.b[27]
data2[28] => Adder_32bit:inst9.b[28]
data2[28] => Subber_32bit:inst10.b[28]
data2[28] => nand_32bit:inst11.b[28]
data2[28] => eq_32bit:inst14.b[28]
data2[28] => agb_32bit:inst18.b[28]
data2[29] => Adder_32bit:inst9.b[29]
data2[29] => Subber_32bit:inst10.b[29]
data2[29] => nand_32bit:inst11.b[29]
data2[29] => eq_32bit:inst14.b[29]
data2[29] => agb_32bit:inst18.b[29]
data2[30] => Adder_32bit:inst9.b[30]
data2[30] => Subber_32bit:inst10.b[30]
data2[30] => nand_32bit:inst11.b[30]
data2[30] => eq_32bit:inst14.b[30]
data2[30] => agb_32bit:inst18.b[30]
data2[31] => Adder_32bit:inst9.b[31]
data2[31] => Subber_32bit:inst10.b[31]
data2[31] => nand_32bit:inst11.b[31]
data2[31] => eq_32bit:inst14.b[31]
data2[31] => agb_32bit:inst18.b[31]
data2[31] => inst22.IN1
shamt[0] => shift_left_32bit:inst12.shamt[0]
shamt[0] => shift_right_32bit:inst13.shamt[0]
shamt[1] => shift_left_32bit:inst12.shamt[1]
shamt[1] => shift_right_32bit:inst13.shamt[1]
shamt[2] => shift_left_32bit:inst12.shamt[2]
shamt[2] => shift_right_32bit:inst13.shamt[2]
shamt[3] => shift_left_32bit:inst12.shamt[3]
shamt[3] => shift_right_32bit:inst13.shamt[3]
shamt[4] => shift_left_32bit:inst12.shamt[4]
shamt[4] => shift_right_32bit:inst13.shamt[4]
e <= eq_32bit:inst14.out
op[0] => lpm_mux4:inst.sel[0]
op[0] => lpm_mux7:inst25.sel[0]
op[1] => lpm_mux4:inst.sel[1]
op[1] => lpm_mux7:inst25.sel[1]
op[2] => lpm_mux4:inst.sel[2]
op[2] => lpm_mux7:inst25.sel[2]
sign <= lpm_mux4:inst.result[31]
overflow <= lpm_mux7:inst25.result


|ALU|eq_32bit:inst19
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
a[0] => eq_16bit:inst.a[0]
a[1] => eq_16bit:inst.a[1]
a[2] => eq_16bit:inst.a[2]
a[3] => eq_16bit:inst.a[3]
a[4] => eq_16bit:inst.a[4]
a[5] => eq_16bit:inst.a[5]
a[6] => eq_16bit:inst.a[6]
a[7] => eq_16bit:inst.a[7]
a[8] => eq_16bit:inst.a[8]
a[9] => eq_16bit:inst.a[9]
a[10] => eq_16bit:inst.a[10]
a[11] => eq_16bit:inst.a[11]
a[12] => eq_16bit:inst.a[12]
a[13] => eq_16bit:inst.a[13]
a[14] => eq_16bit:inst.a[14]
a[15] => eq_16bit:inst.a[15]
a[16] => eq_16bit:inst1.a[0]
a[17] => eq_16bit:inst1.a[1]
a[18] => eq_16bit:inst1.a[2]
a[19] => eq_16bit:inst1.a[3]
a[20] => eq_16bit:inst1.a[4]
a[21] => eq_16bit:inst1.a[5]
a[22] => eq_16bit:inst1.a[6]
a[23] => eq_16bit:inst1.a[7]
a[24] => eq_16bit:inst1.a[8]
a[25] => eq_16bit:inst1.a[9]
a[26] => eq_16bit:inst1.a[10]
a[27] => eq_16bit:inst1.a[11]
a[28] => eq_16bit:inst1.a[12]
a[29] => eq_16bit:inst1.a[13]
a[30] => eq_16bit:inst1.a[14]
a[31] => eq_16bit:inst1.a[15]
b[0] => eq_16bit:inst.b[0]
b[1] => eq_16bit:inst.b[1]
b[2] => eq_16bit:inst.b[2]
b[3] => eq_16bit:inst.b[3]
b[4] => eq_16bit:inst.b[4]
b[5] => eq_16bit:inst.b[5]
b[6] => eq_16bit:inst.b[6]
b[7] => eq_16bit:inst.b[7]
b[8] => eq_16bit:inst.b[8]
b[9] => eq_16bit:inst.b[9]
b[10] => eq_16bit:inst.b[10]
b[11] => eq_16bit:inst.b[11]
b[12] => eq_16bit:inst.b[12]
b[13] => eq_16bit:inst.b[13]
b[14] => eq_16bit:inst.b[14]
b[15] => eq_16bit:inst.b[15]
b[16] => eq_16bit:inst1.b[0]
b[17] => eq_16bit:inst1.b[1]
b[18] => eq_16bit:inst1.b[2]
b[19] => eq_16bit:inst1.b[3]
b[20] => eq_16bit:inst1.b[4]
b[21] => eq_16bit:inst1.b[5]
b[22] => eq_16bit:inst1.b[6]
b[23] => eq_16bit:inst1.b[7]
b[24] => eq_16bit:inst1.b[8]
b[25] => eq_16bit:inst1.b[9]
b[26] => eq_16bit:inst1.b[10]
b[27] => eq_16bit:inst1.b[11]
b[28] => eq_16bit:inst1.b[12]
b[29] => eq_16bit:inst1.b[13]
b[30] => eq_16bit:inst1.b[14]
b[31] => eq_16bit:inst1.b[15]


|ALU|eq_32bit:inst19|eq_16bit:inst1
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => eq_4bit:inst.a[0]
a[1] => eq_4bit:inst.a[1]
a[2] => eq_4bit:inst.a[2]
a[3] => eq_4bit:inst.a[3]
a[4] => eq_4bit:inst4.a[0]
a[5] => eq_4bit:inst4.a[1]
a[6] => eq_4bit:inst4.a[2]
a[7] => eq_4bit:inst4.a[3]
a[8] => eq_4bit:inst6.a[0]
a[9] => eq_4bit:inst6.a[1]
a[10] => eq_4bit:inst6.a[2]
a[11] => eq_4bit:inst6.a[3]
a[12] => eq_4bit:inst5.a[0]
a[13] => eq_4bit:inst5.a[1]
a[14] => eq_4bit:inst5.a[2]
a[15] => eq_4bit:inst5.a[3]
b[0] => eq_4bit:inst.b[0]
b[1] => eq_4bit:inst.b[1]
b[2] => eq_4bit:inst.b[2]
b[3] => eq_4bit:inst.b[3]
b[4] => eq_4bit:inst4.b[0]
b[5] => eq_4bit:inst4.b[1]
b[6] => eq_4bit:inst4.b[2]
b[7] => eq_4bit:inst4.b[3]
b[8] => eq_4bit:inst6.b[0]
b[9] => eq_4bit:inst6.b[1]
b[10] => eq_4bit:inst6.b[2]
b[11] => eq_4bit:inst6.b[3]
b[12] => eq_4bit:inst5.b[0]
b[13] => eq_4bit:inst5.b[1]
b[14] => eq_4bit:inst5.b[2]
b[15] => eq_4bit:inst5.b[3]


|ALU|eq_32bit:inst19|eq_16bit:inst1|eq_4bit:inst5
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst1|eq_4bit:inst6
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst1|eq_4bit:inst4
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst1|eq_4bit:inst
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => eq_4bit:inst.a[0]
a[1] => eq_4bit:inst.a[1]
a[2] => eq_4bit:inst.a[2]
a[3] => eq_4bit:inst.a[3]
a[4] => eq_4bit:inst4.a[0]
a[5] => eq_4bit:inst4.a[1]
a[6] => eq_4bit:inst4.a[2]
a[7] => eq_4bit:inst4.a[3]
a[8] => eq_4bit:inst6.a[0]
a[9] => eq_4bit:inst6.a[1]
a[10] => eq_4bit:inst6.a[2]
a[11] => eq_4bit:inst6.a[3]
a[12] => eq_4bit:inst5.a[0]
a[13] => eq_4bit:inst5.a[1]
a[14] => eq_4bit:inst5.a[2]
a[15] => eq_4bit:inst5.a[3]
b[0] => eq_4bit:inst.b[0]
b[1] => eq_4bit:inst.b[1]
b[2] => eq_4bit:inst.b[2]
b[3] => eq_4bit:inst.b[3]
b[4] => eq_4bit:inst4.b[0]
b[5] => eq_4bit:inst4.b[1]
b[6] => eq_4bit:inst4.b[2]
b[7] => eq_4bit:inst4.b[3]
b[8] => eq_4bit:inst6.b[0]
b[9] => eq_4bit:inst6.b[1]
b[10] => eq_4bit:inst6.b[2]
b[11] => eq_4bit:inst6.b[3]
b[12] => eq_4bit:inst5.b[0]
b[13] => eq_4bit:inst5.b[1]
b[14] => eq_4bit:inst5.b[2]
b[15] => eq_4bit:inst5.b[3]


|ALU|eq_32bit:inst19|eq_16bit:inst|eq_4bit:inst5
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst|eq_4bit:inst6
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst|eq_4bit:inst4
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst19|eq_16bit:inst|eq_4bit:inst
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|lpm_mux4:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data2x[4] => LPM_MUX:lpm_mux_component.DATA[2][4]
data2x[5] => LPM_MUX:lpm_mux_component.DATA[2][5]
data2x[6] => LPM_MUX:lpm_mux_component.DATA[2][6]
data2x[7] => LPM_MUX:lpm_mux_component.DATA[2][7]
data2x[8] => LPM_MUX:lpm_mux_component.DATA[2][8]
data2x[9] => LPM_MUX:lpm_mux_component.DATA[2][9]
data2x[10] => LPM_MUX:lpm_mux_component.DATA[2][10]
data2x[11] => LPM_MUX:lpm_mux_component.DATA[2][11]
data2x[12] => LPM_MUX:lpm_mux_component.DATA[2][12]
data2x[13] => LPM_MUX:lpm_mux_component.DATA[2][13]
data2x[14] => LPM_MUX:lpm_mux_component.DATA[2][14]
data2x[15] => LPM_MUX:lpm_mux_component.DATA[2][15]
data2x[16] => LPM_MUX:lpm_mux_component.DATA[2][16]
data2x[17] => LPM_MUX:lpm_mux_component.DATA[2][17]
data2x[18] => LPM_MUX:lpm_mux_component.DATA[2][18]
data2x[19] => LPM_MUX:lpm_mux_component.DATA[2][19]
data2x[20] => LPM_MUX:lpm_mux_component.DATA[2][20]
data2x[21] => LPM_MUX:lpm_mux_component.DATA[2][21]
data2x[22] => LPM_MUX:lpm_mux_component.DATA[2][22]
data2x[23] => LPM_MUX:lpm_mux_component.DATA[2][23]
data2x[24] => LPM_MUX:lpm_mux_component.DATA[2][24]
data2x[25] => LPM_MUX:lpm_mux_component.DATA[2][25]
data2x[26] => LPM_MUX:lpm_mux_component.DATA[2][26]
data2x[27] => LPM_MUX:lpm_mux_component.DATA[2][27]
data2x[28] => LPM_MUX:lpm_mux_component.DATA[2][28]
data2x[29] => LPM_MUX:lpm_mux_component.DATA[2][29]
data2x[30] => LPM_MUX:lpm_mux_component.DATA[2][30]
data2x[31] => LPM_MUX:lpm_mux_component.DATA[2][31]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
data3x[4] => LPM_MUX:lpm_mux_component.DATA[3][4]
data3x[5] => LPM_MUX:lpm_mux_component.DATA[3][5]
data3x[6] => LPM_MUX:lpm_mux_component.DATA[3][6]
data3x[7] => LPM_MUX:lpm_mux_component.DATA[3][7]
data3x[8] => LPM_MUX:lpm_mux_component.DATA[3][8]
data3x[9] => LPM_MUX:lpm_mux_component.DATA[3][9]
data3x[10] => LPM_MUX:lpm_mux_component.DATA[3][10]
data3x[11] => LPM_MUX:lpm_mux_component.DATA[3][11]
data3x[12] => LPM_MUX:lpm_mux_component.DATA[3][12]
data3x[13] => LPM_MUX:lpm_mux_component.DATA[3][13]
data3x[14] => LPM_MUX:lpm_mux_component.DATA[3][14]
data3x[15] => LPM_MUX:lpm_mux_component.DATA[3][15]
data3x[16] => LPM_MUX:lpm_mux_component.DATA[3][16]
data3x[17] => LPM_MUX:lpm_mux_component.DATA[3][17]
data3x[18] => LPM_MUX:lpm_mux_component.DATA[3][18]
data3x[19] => LPM_MUX:lpm_mux_component.DATA[3][19]
data3x[20] => LPM_MUX:lpm_mux_component.DATA[3][20]
data3x[21] => LPM_MUX:lpm_mux_component.DATA[3][21]
data3x[22] => LPM_MUX:lpm_mux_component.DATA[3][22]
data3x[23] => LPM_MUX:lpm_mux_component.DATA[3][23]
data3x[24] => LPM_MUX:lpm_mux_component.DATA[3][24]
data3x[25] => LPM_MUX:lpm_mux_component.DATA[3][25]
data3x[26] => LPM_MUX:lpm_mux_component.DATA[3][26]
data3x[27] => LPM_MUX:lpm_mux_component.DATA[3][27]
data3x[28] => LPM_MUX:lpm_mux_component.DATA[3][28]
data3x[29] => LPM_MUX:lpm_mux_component.DATA[3][29]
data3x[30] => LPM_MUX:lpm_mux_component.DATA[3][30]
data3x[31] => LPM_MUX:lpm_mux_component.DATA[3][31]
data4x[0] => LPM_MUX:lpm_mux_component.DATA[4][0]
data4x[1] => LPM_MUX:lpm_mux_component.DATA[4][1]
data4x[2] => LPM_MUX:lpm_mux_component.DATA[4][2]
data4x[3] => LPM_MUX:lpm_mux_component.DATA[4][3]
data4x[4] => LPM_MUX:lpm_mux_component.DATA[4][4]
data4x[5] => LPM_MUX:lpm_mux_component.DATA[4][5]
data4x[6] => LPM_MUX:lpm_mux_component.DATA[4][6]
data4x[7] => LPM_MUX:lpm_mux_component.DATA[4][7]
data4x[8] => LPM_MUX:lpm_mux_component.DATA[4][8]
data4x[9] => LPM_MUX:lpm_mux_component.DATA[4][9]
data4x[10] => LPM_MUX:lpm_mux_component.DATA[4][10]
data4x[11] => LPM_MUX:lpm_mux_component.DATA[4][11]
data4x[12] => LPM_MUX:lpm_mux_component.DATA[4][12]
data4x[13] => LPM_MUX:lpm_mux_component.DATA[4][13]
data4x[14] => LPM_MUX:lpm_mux_component.DATA[4][14]
data4x[15] => LPM_MUX:lpm_mux_component.DATA[4][15]
data4x[16] => LPM_MUX:lpm_mux_component.DATA[4][16]
data4x[17] => LPM_MUX:lpm_mux_component.DATA[4][17]
data4x[18] => LPM_MUX:lpm_mux_component.DATA[4][18]
data4x[19] => LPM_MUX:lpm_mux_component.DATA[4][19]
data4x[20] => LPM_MUX:lpm_mux_component.DATA[4][20]
data4x[21] => LPM_MUX:lpm_mux_component.DATA[4][21]
data4x[22] => LPM_MUX:lpm_mux_component.DATA[4][22]
data4x[23] => LPM_MUX:lpm_mux_component.DATA[4][23]
data4x[24] => LPM_MUX:lpm_mux_component.DATA[4][24]
data4x[25] => LPM_MUX:lpm_mux_component.DATA[4][25]
data4x[26] => LPM_MUX:lpm_mux_component.DATA[4][26]
data4x[27] => LPM_MUX:lpm_mux_component.DATA[4][27]
data4x[28] => LPM_MUX:lpm_mux_component.DATA[4][28]
data4x[29] => LPM_MUX:lpm_mux_component.DATA[4][29]
data4x[30] => LPM_MUX:lpm_mux_component.DATA[4][30]
data4x[31] => LPM_MUX:lpm_mux_component.DATA[4][31]
data5x[0] => LPM_MUX:lpm_mux_component.DATA[5][0]
data5x[1] => LPM_MUX:lpm_mux_component.DATA[5][1]
data5x[2] => LPM_MUX:lpm_mux_component.DATA[5][2]
data5x[3] => LPM_MUX:lpm_mux_component.DATA[5][3]
data5x[4] => LPM_MUX:lpm_mux_component.DATA[5][4]
data5x[5] => LPM_MUX:lpm_mux_component.DATA[5][5]
data5x[6] => LPM_MUX:lpm_mux_component.DATA[5][6]
data5x[7] => LPM_MUX:lpm_mux_component.DATA[5][7]
data5x[8] => LPM_MUX:lpm_mux_component.DATA[5][8]
data5x[9] => LPM_MUX:lpm_mux_component.DATA[5][9]
data5x[10] => LPM_MUX:lpm_mux_component.DATA[5][10]
data5x[11] => LPM_MUX:lpm_mux_component.DATA[5][11]
data5x[12] => LPM_MUX:lpm_mux_component.DATA[5][12]
data5x[13] => LPM_MUX:lpm_mux_component.DATA[5][13]
data5x[14] => LPM_MUX:lpm_mux_component.DATA[5][14]
data5x[15] => LPM_MUX:lpm_mux_component.DATA[5][15]
data5x[16] => LPM_MUX:lpm_mux_component.DATA[5][16]
data5x[17] => LPM_MUX:lpm_mux_component.DATA[5][17]
data5x[18] => LPM_MUX:lpm_mux_component.DATA[5][18]
data5x[19] => LPM_MUX:lpm_mux_component.DATA[5][19]
data5x[20] => LPM_MUX:lpm_mux_component.DATA[5][20]
data5x[21] => LPM_MUX:lpm_mux_component.DATA[5][21]
data5x[22] => LPM_MUX:lpm_mux_component.DATA[5][22]
data5x[23] => LPM_MUX:lpm_mux_component.DATA[5][23]
data5x[24] => LPM_MUX:lpm_mux_component.DATA[5][24]
data5x[25] => LPM_MUX:lpm_mux_component.DATA[5][25]
data5x[26] => LPM_MUX:lpm_mux_component.DATA[5][26]
data5x[27] => LPM_MUX:lpm_mux_component.DATA[5][27]
data5x[28] => LPM_MUX:lpm_mux_component.DATA[5][28]
data5x[29] => LPM_MUX:lpm_mux_component.DATA[5][29]
data5x[30] => LPM_MUX:lpm_mux_component.DATA[5][30]
data5x[31] => LPM_MUX:lpm_mux_component.DATA[5][31]
data6x[0] => LPM_MUX:lpm_mux_component.DATA[6][0]
data6x[1] => LPM_MUX:lpm_mux_component.DATA[6][1]
data6x[2] => LPM_MUX:lpm_mux_component.DATA[6][2]
data6x[3] => LPM_MUX:lpm_mux_component.DATA[6][3]
data6x[4] => LPM_MUX:lpm_mux_component.DATA[6][4]
data6x[5] => LPM_MUX:lpm_mux_component.DATA[6][5]
data6x[6] => LPM_MUX:lpm_mux_component.DATA[6][6]
data6x[7] => LPM_MUX:lpm_mux_component.DATA[6][7]
data6x[8] => LPM_MUX:lpm_mux_component.DATA[6][8]
data6x[9] => LPM_MUX:lpm_mux_component.DATA[6][9]
data6x[10] => LPM_MUX:lpm_mux_component.DATA[6][10]
data6x[11] => LPM_MUX:lpm_mux_component.DATA[6][11]
data6x[12] => LPM_MUX:lpm_mux_component.DATA[6][12]
data6x[13] => LPM_MUX:lpm_mux_component.DATA[6][13]
data6x[14] => LPM_MUX:lpm_mux_component.DATA[6][14]
data6x[15] => LPM_MUX:lpm_mux_component.DATA[6][15]
data6x[16] => LPM_MUX:lpm_mux_component.DATA[6][16]
data6x[17] => LPM_MUX:lpm_mux_component.DATA[6][17]
data6x[18] => LPM_MUX:lpm_mux_component.DATA[6][18]
data6x[19] => LPM_MUX:lpm_mux_component.DATA[6][19]
data6x[20] => LPM_MUX:lpm_mux_component.DATA[6][20]
data6x[21] => LPM_MUX:lpm_mux_component.DATA[6][21]
data6x[22] => LPM_MUX:lpm_mux_component.DATA[6][22]
data6x[23] => LPM_MUX:lpm_mux_component.DATA[6][23]
data6x[24] => LPM_MUX:lpm_mux_component.DATA[6][24]
data6x[25] => LPM_MUX:lpm_mux_component.DATA[6][25]
data6x[26] => LPM_MUX:lpm_mux_component.DATA[6][26]
data6x[27] => LPM_MUX:lpm_mux_component.DATA[6][27]
data6x[28] => LPM_MUX:lpm_mux_component.DATA[6][28]
data6x[29] => LPM_MUX:lpm_mux_component.DATA[6][29]
data6x[30] => LPM_MUX:lpm_mux_component.DATA[6][30]
data6x[31] => LPM_MUX:lpm_mux_component.DATA[6][31]
data7x[0] => LPM_MUX:lpm_mux_component.DATA[7][0]
data7x[1] => LPM_MUX:lpm_mux_component.DATA[7][1]
data7x[2] => LPM_MUX:lpm_mux_component.DATA[7][2]
data7x[3] => LPM_MUX:lpm_mux_component.DATA[7][3]
data7x[4] => LPM_MUX:lpm_mux_component.DATA[7][4]
data7x[5] => LPM_MUX:lpm_mux_component.DATA[7][5]
data7x[6] => LPM_MUX:lpm_mux_component.DATA[7][6]
data7x[7] => LPM_MUX:lpm_mux_component.DATA[7][7]
data7x[8] => LPM_MUX:lpm_mux_component.DATA[7][8]
data7x[9] => LPM_MUX:lpm_mux_component.DATA[7][9]
data7x[10] => LPM_MUX:lpm_mux_component.DATA[7][10]
data7x[11] => LPM_MUX:lpm_mux_component.DATA[7][11]
data7x[12] => LPM_MUX:lpm_mux_component.DATA[7][12]
data7x[13] => LPM_MUX:lpm_mux_component.DATA[7][13]
data7x[14] => LPM_MUX:lpm_mux_component.DATA[7][14]
data7x[15] => LPM_MUX:lpm_mux_component.DATA[7][15]
data7x[16] => LPM_MUX:lpm_mux_component.DATA[7][16]
data7x[17] => LPM_MUX:lpm_mux_component.DATA[7][17]
data7x[18] => LPM_MUX:lpm_mux_component.DATA[7][18]
data7x[19] => LPM_MUX:lpm_mux_component.DATA[7][19]
data7x[20] => LPM_MUX:lpm_mux_component.DATA[7][20]
data7x[21] => LPM_MUX:lpm_mux_component.DATA[7][21]
data7x[22] => LPM_MUX:lpm_mux_component.DATA[7][22]
data7x[23] => LPM_MUX:lpm_mux_component.DATA[7][23]
data7x[24] => LPM_MUX:lpm_mux_component.DATA[7][24]
data7x[25] => LPM_MUX:lpm_mux_component.DATA[7][25]
data7x[26] => LPM_MUX:lpm_mux_component.DATA[7][26]
data7x[27] => LPM_MUX:lpm_mux_component.DATA[7][27]
data7x[28] => LPM_MUX:lpm_mux_component.DATA[7][28]
data7x[29] => LPM_MUX:lpm_mux_component.DATA[7][29]
data7x[30] => LPM_MUX:lpm_mux_component.DATA[7][30]
data7x[31] => LPM_MUX:lpm_mux_component.DATA[7][31]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|lpm_mux4:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_58e:auto_generated.data[0]
data[0][1] => mux_58e:auto_generated.data[1]
data[0][2] => mux_58e:auto_generated.data[2]
data[0][3] => mux_58e:auto_generated.data[3]
data[0][4] => mux_58e:auto_generated.data[4]
data[0][5] => mux_58e:auto_generated.data[5]
data[0][6] => mux_58e:auto_generated.data[6]
data[0][7] => mux_58e:auto_generated.data[7]
data[0][8] => mux_58e:auto_generated.data[8]
data[0][9] => mux_58e:auto_generated.data[9]
data[0][10] => mux_58e:auto_generated.data[10]
data[0][11] => mux_58e:auto_generated.data[11]
data[0][12] => mux_58e:auto_generated.data[12]
data[0][13] => mux_58e:auto_generated.data[13]
data[0][14] => mux_58e:auto_generated.data[14]
data[0][15] => mux_58e:auto_generated.data[15]
data[0][16] => mux_58e:auto_generated.data[16]
data[0][17] => mux_58e:auto_generated.data[17]
data[0][18] => mux_58e:auto_generated.data[18]
data[0][19] => mux_58e:auto_generated.data[19]
data[0][20] => mux_58e:auto_generated.data[20]
data[0][21] => mux_58e:auto_generated.data[21]
data[0][22] => mux_58e:auto_generated.data[22]
data[0][23] => mux_58e:auto_generated.data[23]
data[0][24] => mux_58e:auto_generated.data[24]
data[0][25] => mux_58e:auto_generated.data[25]
data[0][26] => mux_58e:auto_generated.data[26]
data[0][27] => mux_58e:auto_generated.data[27]
data[0][28] => mux_58e:auto_generated.data[28]
data[0][29] => mux_58e:auto_generated.data[29]
data[0][30] => mux_58e:auto_generated.data[30]
data[0][31] => mux_58e:auto_generated.data[31]
data[1][0] => mux_58e:auto_generated.data[32]
data[1][1] => mux_58e:auto_generated.data[33]
data[1][2] => mux_58e:auto_generated.data[34]
data[1][3] => mux_58e:auto_generated.data[35]
data[1][4] => mux_58e:auto_generated.data[36]
data[1][5] => mux_58e:auto_generated.data[37]
data[1][6] => mux_58e:auto_generated.data[38]
data[1][7] => mux_58e:auto_generated.data[39]
data[1][8] => mux_58e:auto_generated.data[40]
data[1][9] => mux_58e:auto_generated.data[41]
data[1][10] => mux_58e:auto_generated.data[42]
data[1][11] => mux_58e:auto_generated.data[43]
data[1][12] => mux_58e:auto_generated.data[44]
data[1][13] => mux_58e:auto_generated.data[45]
data[1][14] => mux_58e:auto_generated.data[46]
data[1][15] => mux_58e:auto_generated.data[47]
data[1][16] => mux_58e:auto_generated.data[48]
data[1][17] => mux_58e:auto_generated.data[49]
data[1][18] => mux_58e:auto_generated.data[50]
data[1][19] => mux_58e:auto_generated.data[51]
data[1][20] => mux_58e:auto_generated.data[52]
data[1][21] => mux_58e:auto_generated.data[53]
data[1][22] => mux_58e:auto_generated.data[54]
data[1][23] => mux_58e:auto_generated.data[55]
data[1][24] => mux_58e:auto_generated.data[56]
data[1][25] => mux_58e:auto_generated.data[57]
data[1][26] => mux_58e:auto_generated.data[58]
data[1][27] => mux_58e:auto_generated.data[59]
data[1][28] => mux_58e:auto_generated.data[60]
data[1][29] => mux_58e:auto_generated.data[61]
data[1][30] => mux_58e:auto_generated.data[62]
data[1][31] => mux_58e:auto_generated.data[63]
data[2][0] => mux_58e:auto_generated.data[64]
data[2][1] => mux_58e:auto_generated.data[65]
data[2][2] => mux_58e:auto_generated.data[66]
data[2][3] => mux_58e:auto_generated.data[67]
data[2][4] => mux_58e:auto_generated.data[68]
data[2][5] => mux_58e:auto_generated.data[69]
data[2][6] => mux_58e:auto_generated.data[70]
data[2][7] => mux_58e:auto_generated.data[71]
data[2][8] => mux_58e:auto_generated.data[72]
data[2][9] => mux_58e:auto_generated.data[73]
data[2][10] => mux_58e:auto_generated.data[74]
data[2][11] => mux_58e:auto_generated.data[75]
data[2][12] => mux_58e:auto_generated.data[76]
data[2][13] => mux_58e:auto_generated.data[77]
data[2][14] => mux_58e:auto_generated.data[78]
data[2][15] => mux_58e:auto_generated.data[79]
data[2][16] => mux_58e:auto_generated.data[80]
data[2][17] => mux_58e:auto_generated.data[81]
data[2][18] => mux_58e:auto_generated.data[82]
data[2][19] => mux_58e:auto_generated.data[83]
data[2][20] => mux_58e:auto_generated.data[84]
data[2][21] => mux_58e:auto_generated.data[85]
data[2][22] => mux_58e:auto_generated.data[86]
data[2][23] => mux_58e:auto_generated.data[87]
data[2][24] => mux_58e:auto_generated.data[88]
data[2][25] => mux_58e:auto_generated.data[89]
data[2][26] => mux_58e:auto_generated.data[90]
data[2][27] => mux_58e:auto_generated.data[91]
data[2][28] => mux_58e:auto_generated.data[92]
data[2][29] => mux_58e:auto_generated.data[93]
data[2][30] => mux_58e:auto_generated.data[94]
data[2][31] => mux_58e:auto_generated.data[95]
data[3][0] => mux_58e:auto_generated.data[96]
data[3][1] => mux_58e:auto_generated.data[97]
data[3][2] => mux_58e:auto_generated.data[98]
data[3][3] => mux_58e:auto_generated.data[99]
data[3][4] => mux_58e:auto_generated.data[100]
data[3][5] => mux_58e:auto_generated.data[101]
data[3][6] => mux_58e:auto_generated.data[102]
data[3][7] => mux_58e:auto_generated.data[103]
data[3][8] => mux_58e:auto_generated.data[104]
data[3][9] => mux_58e:auto_generated.data[105]
data[3][10] => mux_58e:auto_generated.data[106]
data[3][11] => mux_58e:auto_generated.data[107]
data[3][12] => mux_58e:auto_generated.data[108]
data[3][13] => mux_58e:auto_generated.data[109]
data[3][14] => mux_58e:auto_generated.data[110]
data[3][15] => mux_58e:auto_generated.data[111]
data[3][16] => mux_58e:auto_generated.data[112]
data[3][17] => mux_58e:auto_generated.data[113]
data[3][18] => mux_58e:auto_generated.data[114]
data[3][19] => mux_58e:auto_generated.data[115]
data[3][20] => mux_58e:auto_generated.data[116]
data[3][21] => mux_58e:auto_generated.data[117]
data[3][22] => mux_58e:auto_generated.data[118]
data[3][23] => mux_58e:auto_generated.data[119]
data[3][24] => mux_58e:auto_generated.data[120]
data[3][25] => mux_58e:auto_generated.data[121]
data[3][26] => mux_58e:auto_generated.data[122]
data[3][27] => mux_58e:auto_generated.data[123]
data[3][28] => mux_58e:auto_generated.data[124]
data[3][29] => mux_58e:auto_generated.data[125]
data[3][30] => mux_58e:auto_generated.data[126]
data[3][31] => mux_58e:auto_generated.data[127]
data[4][0] => mux_58e:auto_generated.data[128]
data[4][1] => mux_58e:auto_generated.data[129]
data[4][2] => mux_58e:auto_generated.data[130]
data[4][3] => mux_58e:auto_generated.data[131]
data[4][4] => mux_58e:auto_generated.data[132]
data[4][5] => mux_58e:auto_generated.data[133]
data[4][6] => mux_58e:auto_generated.data[134]
data[4][7] => mux_58e:auto_generated.data[135]
data[4][8] => mux_58e:auto_generated.data[136]
data[4][9] => mux_58e:auto_generated.data[137]
data[4][10] => mux_58e:auto_generated.data[138]
data[4][11] => mux_58e:auto_generated.data[139]
data[4][12] => mux_58e:auto_generated.data[140]
data[4][13] => mux_58e:auto_generated.data[141]
data[4][14] => mux_58e:auto_generated.data[142]
data[4][15] => mux_58e:auto_generated.data[143]
data[4][16] => mux_58e:auto_generated.data[144]
data[4][17] => mux_58e:auto_generated.data[145]
data[4][18] => mux_58e:auto_generated.data[146]
data[4][19] => mux_58e:auto_generated.data[147]
data[4][20] => mux_58e:auto_generated.data[148]
data[4][21] => mux_58e:auto_generated.data[149]
data[4][22] => mux_58e:auto_generated.data[150]
data[4][23] => mux_58e:auto_generated.data[151]
data[4][24] => mux_58e:auto_generated.data[152]
data[4][25] => mux_58e:auto_generated.data[153]
data[4][26] => mux_58e:auto_generated.data[154]
data[4][27] => mux_58e:auto_generated.data[155]
data[4][28] => mux_58e:auto_generated.data[156]
data[4][29] => mux_58e:auto_generated.data[157]
data[4][30] => mux_58e:auto_generated.data[158]
data[4][31] => mux_58e:auto_generated.data[159]
data[5][0] => mux_58e:auto_generated.data[160]
data[5][1] => mux_58e:auto_generated.data[161]
data[5][2] => mux_58e:auto_generated.data[162]
data[5][3] => mux_58e:auto_generated.data[163]
data[5][4] => mux_58e:auto_generated.data[164]
data[5][5] => mux_58e:auto_generated.data[165]
data[5][6] => mux_58e:auto_generated.data[166]
data[5][7] => mux_58e:auto_generated.data[167]
data[5][8] => mux_58e:auto_generated.data[168]
data[5][9] => mux_58e:auto_generated.data[169]
data[5][10] => mux_58e:auto_generated.data[170]
data[5][11] => mux_58e:auto_generated.data[171]
data[5][12] => mux_58e:auto_generated.data[172]
data[5][13] => mux_58e:auto_generated.data[173]
data[5][14] => mux_58e:auto_generated.data[174]
data[5][15] => mux_58e:auto_generated.data[175]
data[5][16] => mux_58e:auto_generated.data[176]
data[5][17] => mux_58e:auto_generated.data[177]
data[5][18] => mux_58e:auto_generated.data[178]
data[5][19] => mux_58e:auto_generated.data[179]
data[5][20] => mux_58e:auto_generated.data[180]
data[5][21] => mux_58e:auto_generated.data[181]
data[5][22] => mux_58e:auto_generated.data[182]
data[5][23] => mux_58e:auto_generated.data[183]
data[5][24] => mux_58e:auto_generated.data[184]
data[5][25] => mux_58e:auto_generated.data[185]
data[5][26] => mux_58e:auto_generated.data[186]
data[5][27] => mux_58e:auto_generated.data[187]
data[5][28] => mux_58e:auto_generated.data[188]
data[5][29] => mux_58e:auto_generated.data[189]
data[5][30] => mux_58e:auto_generated.data[190]
data[5][31] => mux_58e:auto_generated.data[191]
data[6][0] => mux_58e:auto_generated.data[192]
data[6][1] => mux_58e:auto_generated.data[193]
data[6][2] => mux_58e:auto_generated.data[194]
data[6][3] => mux_58e:auto_generated.data[195]
data[6][4] => mux_58e:auto_generated.data[196]
data[6][5] => mux_58e:auto_generated.data[197]
data[6][6] => mux_58e:auto_generated.data[198]
data[6][7] => mux_58e:auto_generated.data[199]
data[6][8] => mux_58e:auto_generated.data[200]
data[6][9] => mux_58e:auto_generated.data[201]
data[6][10] => mux_58e:auto_generated.data[202]
data[6][11] => mux_58e:auto_generated.data[203]
data[6][12] => mux_58e:auto_generated.data[204]
data[6][13] => mux_58e:auto_generated.data[205]
data[6][14] => mux_58e:auto_generated.data[206]
data[6][15] => mux_58e:auto_generated.data[207]
data[6][16] => mux_58e:auto_generated.data[208]
data[6][17] => mux_58e:auto_generated.data[209]
data[6][18] => mux_58e:auto_generated.data[210]
data[6][19] => mux_58e:auto_generated.data[211]
data[6][20] => mux_58e:auto_generated.data[212]
data[6][21] => mux_58e:auto_generated.data[213]
data[6][22] => mux_58e:auto_generated.data[214]
data[6][23] => mux_58e:auto_generated.data[215]
data[6][24] => mux_58e:auto_generated.data[216]
data[6][25] => mux_58e:auto_generated.data[217]
data[6][26] => mux_58e:auto_generated.data[218]
data[6][27] => mux_58e:auto_generated.data[219]
data[6][28] => mux_58e:auto_generated.data[220]
data[6][29] => mux_58e:auto_generated.data[221]
data[6][30] => mux_58e:auto_generated.data[222]
data[6][31] => mux_58e:auto_generated.data[223]
data[7][0] => mux_58e:auto_generated.data[224]
data[7][1] => mux_58e:auto_generated.data[225]
data[7][2] => mux_58e:auto_generated.data[226]
data[7][3] => mux_58e:auto_generated.data[227]
data[7][4] => mux_58e:auto_generated.data[228]
data[7][5] => mux_58e:auto_generated.data[229]
data[7][6] => mux_58e:auto_generated.data[230]
data[7][7] => mux_58e:auto_generated.data[231]
data[7][8] => mux_58e:auto_generated.data[232]
data[7][9] => mux_58e:auto_generated.data[233]
data[7][10] => mux_58e:auto_generated.data[234]
data[7][11] => mux_58e:auto_generated.data[235]
data[7][12] => mux_58e:auto_generated.data[236]
data[7][13] => mux_58e:auto_generated.data[237]
data[7][14] => mux_58e:auto_generated.data[238]
data[7][15] => mux_58e:auto_generated.data[239]
data[7][16] => mux_58e:auto_generated.data[240]
data[7][17] => mux_58e:auto_generated.data[241]
data[7][18] => mux_58e:auto_generated.data[242]
data[7][19] => mux_58e:auto_generated.data[243]
data[7][20] => mux_58e:auto_generated.data[244]
data[7][21] => mux_58e:auto_generated.data[245]
data[7][22] => mux_58e:auto_generated.data[246]
data[7][23] => mux_58e:auto_generated.data[247]
data[7][24] => mux_58e:auto_generated.data[248]
data[7][25] => mux_58e:auto_generated.data[249]
data[7][26] => mux_58e:auto_generated.data[250]
data[7][27] => mux_58e:auto_generated.data[251]
data[7][28] => mux_58e:auto_generated.data[252]
data[7][29] => mux_58e:auto_generated.data[253]
data[7][30] => mux_58e:auto_generated.data[254]
data[7][31] => mux_58e:auto_generated.data[255]
sel[0] => mux_58e:auto_generated.sel[0]
sel[1] => mux_58e:auto_generated.sel[1]
sel[2] => mux_58e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_58e:auto_generated.result[0]
result[1] <= mux_58e:auto_generated.result[1]
result[2] <= mux_58e:auto_generated.result[2]
result[3] <= mux_58e:auto_generated.result[3]
result[4] <= mux_58e:auto_generated.result[4]
result[5] <= mux_58e:auto_generated.result[5]
result[6] <= mux_58e:auto_generated.result[6]
result[7] <= mux_58e:auto_generated.result[7]
result[8] <= mux_58e:auto_generated.result[8]
result[9] <= mux_58e:auto_generated.result[9]
result[10] <= mux_58e:auto_generated.result[10]
result[11] <= mux_58e:auto_generated.result[11]
result[12] <= mux_58e:auto_generated.result[12]
result[13] <= mux_58e:auto_generated.result[13]
result[14] <= mux_58e:auto_generated.result[14]
result[15] <= mux_58e:auto_generated.result[15]
result[16] <= mux_58e:auto_generated.result[16]
result[17] <= mux_58e:auto_generated.result[17]
result[18] <= mux_58e:auto_generated.result[18]
result[19] <= mux_58e:auto_generated.result[19]
result[20] <= mux_58e:auto_generated.result[20]
result[21] <= mux_58e:auto_generated.result[21]
result[22] <= mux_58e:auto_generated.result[22]
result[23] <= mux_58e:auto_generated.result[23]
result[24] <= mux_58e:auto_generated.result[24]
result[25] <= mux_58e:auto_generated.result[25]
result[26] <= mux_58e:auto_generated.result[26]
result[27] <= mux_58e:auto_generated.result[27]
result[28] <= mux_58e:auto_generated.result[28]
result[29] <= mux_58e:auto_generated.result[29]
result[30] <= mux_58e:auto_generated.result[30]
result[31] <= mux_58e:auto_generated.result[31]


|ALU|lpm_mux4:inst|LPM_MUX:lpm_mux_component|mux_58e:auto_generated
data[0] => _~1357.IN0
data[0] => _~1366.IN0
data[1] => _~1314.IN0
data[1] => _~1323.IN0
data[2] => _~1271.IN0
data[2] => _~1280.IN0
data[3] => _~1228.IN0
data[3] => _~1237.IN0
data[4] => _~1185.IN0
data[4] => _~1194.IN0
data[5] => _~1142.IN0
data[5] => _~1151.IN0
data[6] => _~1099.IN0
data[6] => _~1108.IN0
data[7] => _~1056.IN0
data[7] => _~1065.IN0
data[8] => _~1013.IN0
data[8] => _~1022.IN0
data[9] => _~970.IN0
data[9] => _~979.IN0
data[10] => _~927.IN0
data[10] => _~936.IN0
data[11] => _~884.IN0
data[11] => _~893.IN0
data[12] => _~841.IN0
data[12] => _~850.IN0
data[13] => _~798.IN0
data[13] => _~807.IN0
data[14] => _~755.IN0
data[14] => _~764.IN0
data[15] => _~712.IN0
data[15] => _~721.IN0
data[16] => _~669.IN0
data[16] => _~678.IN0
data[17] => _~626.IN0
data[17] => _~635.IN0
data[18] => _~583.IN0
data[18] => _~592.IN0
data[19] => _~540.IN0
data[19] => _~549.IN0
data[20] => _~497.IN0
data[20] => _~506.IN0
data[21] => _~454.IN0
data[21] => _~463.IN0
data[22] => _~411.IN0
data[22] => _~420.IN0
data[23] => _~368.IN0
data[23] => _~377.IN0
data[24] => _~325.IN0
data[24] => _~334.IN0
data[25] => _~282.IN0
data[25] => _~291.IN0
data[26] => _~239.IN0
data[26] => _~248.IN0
data[27] => _~196.IN0
data[27] => _~205.IN0
data[28] => _~153.IN0
data[28] => _~162.IN0
data[29] => _~110.IN0
data[29] => _~119.IN0
data[30] => _~67.IN0
data[30] => _~76.IN0
data[31] => _~24.IN0
data[31] => _~33.IN0
data[32] => _~1355.IN0
data[33] => _~1312.IN0
data[34] => _~1269.IN0
data[35] => _~1226.IN0
data[36] => _~1183.IN0
data[37] => _~1140.IN0
data[38] => _~1097.IN0
data[39] => _~1054.IN0
data[40] => _~1011.IN0
data[41] => _~968.IN0
data[42] => _~925.IN0
data[43] => _~882.IN0
data[44] => _~839.IN0
data[45] => _~796.IN0
data[46] => _~753.IN0
data[47] => _~710.IN0
data[48] => _~667.IN0
data[49] => _~624.IN0
data[50] => _~581.IN0
data[51] => _~538.IN0
data[52] => _~495.IN0
data[53] => _~452.IN0
data[54] => _~409.IN0
data[55] => _~366.IN0
data[56] => _~323.IN0
data[57] => _~280.IN0
data[58] => _~237.IN0
data[59] => _~194.IN0
data[60] => _~151.IN0
data[61] => _~108.IN0
data[62] => _~65.IN0
data[63] => _~22.IN0
data[64] => _~1360.IN1
data[64] => _~1369.IN1
data[65] => _~1317.IN1
data[65] => _~1326.IN1
data[66] => _~1274.IN1
data[66] => _~1283.IN1
data[67] => _~1231.IN1
data[67] => _~1240.IN1
data[68] => _~1188.IN1
data[68] => _~1197.IN1
data[69] => _~1145.IN1
data[69] => _~1154.IN1
data[70] => _~1102.IN1
data[70] => _~1111.IN1
data[71] => _~1059.IN1
data[71] => _~1068.IN1
data[72] => _~1016.IN1
data[72] => _~1025.IN1
data[73] => _~973.IN1
data[73] => _~982.IN1
data[74] => _~930.IN1
data[74] => _~939.IN1
data[75] => _~887.IN1
data[75] => _~896.IN1
data[76] => _~844.IN1
data[76] => _~853.IN1
data[77] => _~801.IN1
data[77] => _~810.IN1
data[78] => _~758.IN1
data[78] => _~767.IN1
data[79] => _~715.IN1
data[79] => _~724.IN1
data[80] => _~672.IN1
data[80] => _~681.IN1
data[81] => _~629.IN1
data[81] => _~638.IN1
data[82] => _~586.IN1
data[82] => _~595.IN1
data[83] => _~543.IN1
data[83] => _~552.IN1
data[84] => _~500.IN1
data[84] => _~509.IN1
data[85] => _~457.IN1
data[85] => _~466.IN1
data[86] => _~414.IN1
data[86] => _~423.IN1
data[87] => _~371.IN1
data[87] => _~380.IN1
data[88] => _~328.IN1
data[88] => _~337.IN1
data[89] => _~285.IN1
data[89] => _~294.IN1
data[90] => _~242.IN1
data[90] => _~251.IN1
data[91] => _~199.IN1
data[91] => _~208.IN1
data[92] => _~156.IN1
data[92] => _~165.IN1
data[93] => _~113.IN1
data[93] => _~122.IN1
data[94] => _~70.IN1
data[94] => _~79.IN1
data[95] => _~27.IN1
data[95] => _~36.IN1
data[96] => _~1373.IN0
data[97] => _~1330.IN0
data[98] => _~1287.IN0
data[99] => _~1244.IN0
data[100] => _~1201.IN0
data[101] => _~1158.IN0
data[102] => _~1115.IN0
data[103] => _~1072.IN0
data[104] => _~1029.IN0
data[105] => _~986.IN0
data[106] => _~943.IN0
data[107] => _~900.IN0
data[108] => _~857.IN0
data[109] => _~814.IN0
data[110] => _~771.IN0
data[111] => _~728.IN0
data[112] => _~685.IN0
data[113] => _~642.IN0
data[114] => _~599.IN0
data[115] => _~556.IN0
data[116] => _~513.IN0
data[117] => _~470.IN0
data[118] => _~427.IN0
data[119] => _~384.IN0
data[120] => _~341.IN0
data[121] => _~298.IN0
data[122] => _~255.IN0
data[123] => _~212.IN0
data[124] => _~169.IN0
data[125] => _~126.IN0
data[126] => _~83.IN0
data[127] => _~40.IN0
data[128] => _~1335.IN0
data[128] => _~1344.IN0
data[129] => _~1292.IN0
data[129] => _~1301.IN0
data[130] => _~1249.IN0
data[130] => _~1258.IN0
data[131] => _~1206.IN0
data[131] => _~1215.IN0
data[132] => _~1163.IN0
data[132] => _~1172.IN0
data[133] => _~1120.IN0
data[133] => _~1129.IN0
data[134] => _~1077.IN0
data[134] => _~1086.IN0
data[135] => _~1034.IN0
data[135] => _~1043.IN0
data[136] => _~991.IN0
data[136] => _~1000.IN0
data[137] => _~948.IN0
data[137] => _~957.IN0
data[138] => _~905.IN0
data[138] => _~914.IN0
data[139] => _~862.IN0
data[139] => _~871.IN0
data[140] => _~819.IN0
data[140] => _~828.IN0
data[141] => _~776.IN0
data[141] => _~785.IN0
data[142] => _~733.IN0
data[142] => _~742.IN0
data[143] => _~690.IN0
data[143] => _~699.IN0
data[144] => _~647.IN0
data[144] => _~656.IN0
data[145] => _~604.IN0
data[145] => _~613.IN0
data[146] => _~561.IN0
data[146] => _~570.IN0
data[147] => _~518.IN0
data[147] => _~527.IN0
data[148] => _~475.IN0
data[148] => _~484.IN0
data[149] => _~432.IN0
data[149] => _~441.IN0
data[150] => _~389.IN0
data[150] => _~398.IN0
data[151] => _~346.IN0
data[151] => _~355.IN0
data[152] => _~303.IN0
data[152] => _~312.IN0
data[153] => _~260.IN0
data[153] => _~269.IN0
data[154] => _~217.IN0
data[154] => _~226.IN0
data[155] => _~174.IN0
data[155] => _~183.IN0
data[156] => _~131.IN0
data[156] => _~140.IN0
data[157] => _~88.IN0
data[157] => _~97.IN0
data[158] => _~45.IN0
data[158] => _~54.IN0
data[159] => _~2.IN0
data[159] => _~11.IN0
data[160] => _~1333.IN0
data[161] => _~1290.IN0
data[162] => _~1247.IN0
data[163] => _~1204.IN0
data[164] => _~1161.IN0
data[165] => _~1118.IN0
data[166] => _~1075.IN0
data[167] => _~1032.IN0
data[168] => _~989.IN0
data[169] => _~946.IN0
data[170] => _~903.IN0
data[171] => _~860.IN0
data[172] => _~817.IN0
data[173] => _~774.IN0
data[174] => _~731.IN0
data[175] => _~688.IN0
data[176] => _~645.IN0
data[177] => _~602.IN0
data[178] => _~559.IN0
data[179] => _~516.IN0
data[180] => _~473.IN0
data[181] => _~430.IN0
data[182] => _~387.IN0
data[183] => _~344.IN0
data[184] => _~301.IN0
data[185] => _~258.IN0
data[186] => _~215.IN0
data[187] => _~172.IN0
data[188] => _~129.IN0
data[189] => _~86.IN0
data[190] => _~43.IN0
data[191] => _~0.IN0
data[192] => _~1338.IN1
data[192] => _~1347.IN1
data[193] => _~1295.IN1
data[193] => _~1304.IN1
data[194] => _~1252.IN1
data[194] => _~1261.IN1
data[195] => _~1209.IN1
data[195] => _~1218.IN1
data[196] => _~1166.IN1
data[196] => _~1175.IN1
data[197] => _~1123.IN1
data[197] => _~1132.IN1
data[198] => _~1080.IN1
data[198] => _~1089.IN1
data[199] => _~1037.IN1
data[199] => _~1046.IN1
data[200] => _~994.IN1
data[200] => _~1003.IN1
data[201] => _~951.IN1
data[201] => _~960.IN1
data[202] => _~908.IN1
data[202] => _~917.IN1
data[203] => _~865.IN1
data[203] => _~874.IN1
data[204] => _~822.IN1
data[204] => _~831.IN1
data[205] => _~779.IN1
data[205] => _~788.IN1
data[206] => _~736.IN1
data[206] => _~745.IN1
data[207] => _~693.IN1
data[207] => _~702.IN1
data[208] => _~650.IN1
data[208] => _~659.IN1
data[209] => _~607.IN1
data[209] => _~616.IN1
data[210] => _~564.IN1
data[210] => _~573.IN1
data[211] => _~521.IN1
data[211] => _~530.IN1
data[212] => _~478.IN1
data[212] => _~487.IN1
data[213] => _~435.IN1
data[213] => _~444.IN1
data[214] => _~392.IN1
data[214] => _~401.IN1
data[215] => _~349.IN1
data[215] => _~358.IN1
data[216] => _~306.IN1
data[216] => _~315.IN1
data[217] => _~263.IN1
data[217] => _~272.IN1
data[218] => _~220.IN1
data[218] => _~229.IN1
data[219] => _~177.IN1
data[219] => _~186.IN1
data[220] => _~134.IN1
data[220] => _~143.IN1
data[221] => _~91.IN1
data[221] => _~100.IN1
data[222] => _~48.IN1
data[222] => _~57.IN1
data[223] => _~5.IN1
data[223] => _~14.IN1
data[224] => _~1351.IN0
data[225] => _~1308.IN0
data[226] => _~1265.IN0
data[227] => _~1222.IN0
data[228] => _~1179.IN0
data[229] => _~1136.IN0
data[230] => _~1093.IN0
data[231] => _~1050.IN0
data[232] => _~1007.IN0
data[233] => _~964.IN0
data[234] => _~921.IN0
data[235] => _~878.IN0
data[236] => _~835.IN0
data[237] => _~792.IN0
data[238] => _~749.IN0
data[239] => _~706.IN0
data[240] => _~663.IN0
data[241] => _~620.IN0
data[242] => _~577.IN0
data[243] => _~534.IN0
data[244] => _~491.IN0
data[245] => _~448.IN0
data[246] => _~405.IN0
data[247] => _~362.IN0
data[248] => _~319.IN0
data[249] => _~276.IN0
data[250] => _~233.IN0
data[251] => _~190.IN0
data[252] => _~147.IN0
data[253] => _~104.IN0
data[254] => _~61.IN0
data[255] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~731.IN1
sel[0] => _~734.IN0
sel[0] => _~736.IN0
sel[0] => _~743.IN0
sel[0] => _~745.IN0
sel[0] => _~748.IN0
sel[0] => _~753.IN1
sel[0] => _~756.IN0
sel[0] => _~758.IN0
sel[0] => _~765.IN0
sel[0] => _~767.IN0
sel[0] => _~770.IN0
sel[0] => _~1290.IN1
sel[0] => _~1293.IN0
sel[0] => _~1295.IN0
sel[0] => _~1302.IN0
sel[0] => _~1304.IN0
sel[0] => _~1307.IN0
sel[0] => _~1312.IN1
sel[0] => _~1315.IN0
sel[0] => _~1317.IN0
sel[0] => _~1324.IN0
sel[0] => _~1326.IN0
sel[0] => _~1329.IN0
sel[0] => _~688.IN1
sel[0] => _~691.IN0
sel[0] => _~693.IN0
sel[0] => _~700.IN0
sel[0] => _~702.IN0
sel[0] => _~705.IN0
sel[0] => _~710.IN1
sel[0] => _~713.IN0
sel[0] => _~715.IN0
sel[0] => _~722.IN0
sel[0] => _~724.IN0
sel[0] => _~727.IN0
sel[0] => _~645.IN1
sel[0] => _~648.IN0
sel[0] => _~650.IN0
sel[0] => _~657.IN0
sel[0] => _~659.IN0
sel[0] => _~662.IN0
sel[0] => _~667.IN1
sel[0] => _~670.IN0
sel[0] => _~672.IN0
sel[0] => _~679.IN0
sel[0] => _~681.IN0
sel[0] => _~684.IN0
sel[0] => _~602.IN1
sel[0] => _~605.IN0
sel[0] => _~607.IN0
sel[0] => _~614.IN0
sel[0] => _~616.IN0
sel[0] => _~619.IN0
sel[0] => _~624.IN1
sel[0] => _~627.IN0
sel[0] => _~629.IN0
sel[0] => _~636.IN0
sel[0] => _~638.IN0
sel[0] => _~641.IN0
sel[0] => _~559.IN1
sel[0] => _~562.IN0
sel[0] => _~564.IN0
sel[0] => _~571.IN0
sel[0] => _~573.IN0
sel[0] => _~576.IN0
sel[0] => _~581.IN1
sel[0] => _~584.IN0
sel[0] => _~586.IN0
sel[0] => _~593.IN0
sel[0] => _~595.IN0
sel[0] => _~598.IN0
sel[0] => _~516.IN1
sel[0] => _~519.IN0
sel[0] => _~521.IN0
sel[0] => _~528.IN0
sel[0] => _~530.IN0
sel[0] => _~533.IN0
sel[0] => _~538.IN1
sel[0] => _~541.IN0
sel[0] => _~543.IN0
sel[0] => _~550.IN0
sel[0] => _~552.IN0
sel[0] => _~555.IN0
sel[0] => _~473.IN1
sel[0] => _~476.IN0
sel[0] => _~478.IN0
sel[0] => _~485.IN0
sel[0] => _~487.IN0
sel[0] => _~490.IN0
sel[0] => _~495.IN1
sel[0] => _~498.IN0
sel[0] => _~500.IN0
sel[0] => _~507.IN0
sel[0] => _~509.IN0
sel[0] => _~512.IN0
sel[0] => _~430.IN1
sel[0] => _~433.IN0
sel[0] => _~435.IN0
sel[0] => _~442.IN0
sel[0] => _~444.IN0
sel[0] => _~447.IN0
sel[0] => _~452.IN1
sel[0] => _~455.IN0
sel[0] => _~457.IN0
sel[0] => _~464.IN0
sel[0] => _~466.IN0
sel[0] => _~469.IN0
sel[0] => _~387.IN1
sel[0] => _~390.IN0
sel[0] => _~392.IN0
sel[0] => _~399.IN0
sel[0] => _~401.IN0
sel[0] => _~404.IN0
sel[0] => _~409.IN1
sel[0] => _~412.IN0
sel[0] => _~414.IN0
sel[0] => _~421.IN0
sel[0] => _~423.IN0
sel[0] => _~426.IN0
sel[0] => _~344.IN1
sel[0] => _~347.IN0
sel[0] => _~349.IN0
sel[0] => _~356.IN0
sel[0] => _~358.IN0
sel[0] => _~361.IN0
sel[0] => _~366.IN1
sel[0] => _~369.IN0
sel[0] => _~371.IN0
sel[0] => _~378.IN0
sel[0] => _~380.IN0
sel[0] => _~383.IN0
sel[0] => _~301.IN1
sel[0] => _~304.IN0
sel[0] => _~306.IN0
sel[0] => _~313.IN0
sel[0] => _~315.IN0
sel[0] => _~318.IN0
sel[0] => _~323.IN1
sel[0] => _~326.IN0
sel[0] => _~328.IN0
sel[0] => _~335.IN0
sel[0] => _~337.IN0
sel[0] => _~340.IN0
sel[0] => _~1247.IN1
sel[0] => _~1250.IN0
sel[0] => _~1252.IN0
sel[0] => _~1259.IN0
sel[0] => _~1261.IN0
sel[0] => _~1264.IN0
sel[0] => _~1269.IN1
sel[0] => _~1272.IN0
sel[0] => _~1274.IN0
sel[0] => _~1281.IN0
sel[0] => _~1283.IN0
sel[0] => _~1286.IN0
sel[0] => _~258.IN1
sel[0] => _~261.IN0
sel[0] => _~263.IN0
sel[0] => _~270.IN0
sel[0] => _~272.IN0
sel[0] => _~275.IN0
sel[0] => _~280.IN1
sel[0] => _~283.IN0
sel[0] => _~285.IN0
sel[0] => _~292.IN0
sel[0] => _~294.IN0
sel[0] => _~297.IN0
sel[0] => _~215.IN1
sel[0] => _~218.IN0
sel[0] => _~220.IN0
sel[0] => _~227.IN0
sel[0] => _~229.IN0
sel[0] => _~232.IN0
sel[0] => _~237.IN1
sel[0] => _~240.IN0
sel[0] => _~242.IN0
sel[0] => _~249.IN0
sel[0] => _~251.IN0
sel[0] => _~254.IN0
sel[0] => _~172.IN1
sel[0] => _~175.IN0
sel[0] => _~177.IN0
sel[0] => _~184.IN0
sel[0] => _~186.IN0
sel[0] => _~189.IN0
sel[0] => _~194.IN1
sel[0] => _~197.IN0
sel[0] => _~199.IN0
sel[0] => _~206.IN0
sel[0] => _~208.IN0
sel[0] => _~211.IN0
sel[0] => _~129.IN1
sel[0] => _~132.IN0
sel[0] => _~134.IN0
sel[0] => _~141.IN0
sel[0] => _~143.IN0
sel[0] => _~146.IN0
sel[0] => _~151.IN1
sel[0] => _~154.IN0
sel[0] => _~156.IN0
sel[0] => _~163.IN0
sel[0] => _~165.IN0
sel[0] => _~168.IN0
sel[0] => _~86.IN1
sel[0] => _~89.IN0
sel[0] => _~91.IN0
sel[0] => _~98.IN0
sel[0] => _~100.IN0
sel[0] => _~103.IN0
sel[0] => _~108.IN1
sel[0] => _~111.IN0
sel[0] => _~113.IN0
sel[0] => _~120.IN0
sel[0] => _~122.IN0
sel[0] => _~125.IN0
sel[0] => _~43.IN1
sel[0] => _~46.IN0
sel[0] => _~48.IN0
sel[0] => _~55.IN0
sel[0] => _~57.IN0
sel[0] => _~60.IN0
sel[0] => _~65.IN1
sel[0] => _~68.IN0
sel[0] => _~70.IN0
sel[0] => _~77.IN0
sel[0] => _~79.IN0
sel[0] => _~82.IN0
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[0] => _~1204.IN1
sel[0] => _~1207.IN0
sel[0] => _~1209.IN0
sel[0] => _~1216.IN0
sel[0] => _~1218.IN0
sel[0] => _~1221.IN0
sel[0] => _~1226.IN1
sel[0] => _~1229.IN0
sel[0] => _~1231.IN0
sel[0] => _~1238.IN0
sel[0] => _~1240.IN0
sel[0] => _~1243.IN0
sel[0] => _~1161.IN1
sel[0] => _~1164.IN0
sel[0] => _~1166.IN0
sel[0] => _~1173.IN0
sel[0] => _~1175.IN0
sel[0] => _~1178.IN0
sel[0] => _~1183.IN1
sel[0] => _~1186.IN0
sel[0] => _~1188.IN0
sel[0] => _~1195.IN0
sel[0] => _~1197.IN0
sel[0] => _~1200.IN0
sel[0] => _~1333.IN1
sel[0] => _~1336.IN0
sel[0] => _~1338.IN0
sel[0] => _~1345.IN0
sel[0] => _~1347.IN0
sel[0] => _~1350.IN0
sel[0] => _~1355.IN1
sel[0] => _~1358.IN0
sel[0] => _~1360.IN0
sel[0] => _~1367.IN0
sel[0] => _~1369.IN0
sel[0] => _~1372.IN0
sel[0] => _~1118.IN1
sel[0] => _~1121.IN0
sel[0] => _~1123.IN0
sel[0] => _~1130.IN0
sel[0] => _~1132.IN0
sel[0] => _~1135.IN0
sel[0] => _~1140.IN1
sel[0] => _~1143.IN0
sel[0] => _~1145.IN0
sel[0] => _~1152.IN0
sel[0] => _~1154.IN0
sel[0] => _~1157.IN0
sel[0] => _~1075.IN1
sel[0] => _~1078.IN0
sel[0] => _~1080.IN0
sel[0] => _~1087.IN0
sel[0] => _~1089.IN0
sel[0] => _~1092.IN0
sel[0] => _~1097.IN1
sel[0] => _~1100.IN0
sel[0] => _~1102.IN0
sel[0] => _~1109.IN0
sel[0] => _~1111.IN0
sel[0] => _~1114.IN0
sel[0] => _~1032.IN1
sel[0] => _~1035.IN0
sel[0] => _~1037.IN0
sel[0] => _~1044.IN0
sel[0] => _~1046.IN0
sel[0] => _~1049.IN0
sel[0] => _~1054.IN1
sel[0] => _~1057.IN0
sel[0] => _~1059.IN0
sel[0] => _~1066.IN0
sel[0] => _~1068.IN0
sel[0] => _~1071.IN0
sel[0] => _~989.IN1
sel[0] => _~992.IN0
sel[0] => _~994.IN0
sel[0] => _~1001.IN0
sel[0] => _~1003.IN0
sel[0] => _~1006.IN0
sel[0] => _~1011.IN1
sel[0] => _~1014.IN0
sel[0] => _~1016.IN0
sel[0] => _~1023.IN0
sel[0] => _~1025.IN0
sel[0] => _~1028.IN0
sel[0] => _~946.IN1
sel[0] => _~949.IN0
sel[0] => _~951.IN0
sel[0] => _~958.IN0
sel[0] => _~960.IN0
sel[0] => _~963.IN0
sel[0] => _~968.IN1
sel[0] => _~971.IN0
sel[0] => _~973.IN0
sel[0] => _~980.IN0
sel[0] => _~982.IN0
sel[0] => _~985.IN0
sel[0] => _~903.IN1
sel[0] => _~906.IN0
sel[0] => _~908.IN0
sel[0] => _~915.IN0
sel[0] => _~917.IN0
sel[0] => _~920.IN0
sel[0] => _~925.IN1
sel[0] => _~928.IN0
sel[0] => _~930.IN0
sel[0] => _~937.IN0
sel[0] => _~939.IN0
sel[0] => _~942.IN0
sel[0] => _~860.IN1
sel[0] => _~863.IN0
sel[0] => _~865.IN0
sel[0] => _~872.IN0
sel[0] => _~874.IN0
sel[0] => _~877.IN0
sel[0] => _~882.IN1
sel[0] => _~885.IN0
sel[0] => _~887.IN0
sel[0] => _~894.IN0
sel[0] => _~896.IN0
sel[0] => _~899.IN0
sel[0] => _~817.IN1
sel[0] => _~820.IN0
sel[0] => _~822.IN0
sel[0] => _~829.IN0
sel[0] => _~831.IN0
sel[0] => _~834.IN0
sel[0] => _~839.IN1
sel[0] => _~842.IN0
sel[0] => _~844.IN0
sel[0] => _~851.IN0
sel[0] => _~853.IN0
sel[0] => _~856.IN0
sel[0] => _~774.IN1
sel[0] => _~777.IN0
sel[0] => _~779.IN0
sel[0] => _~786.IN0
sel[0] => _~788.IN0
sel[0] => _~791.IN0
sel[0] => _~796.IN1
sel[0] => _~799.IN0
sel[0] => _~801.IN0
sel[0] => _~808.IN0
sel[0] => _~810.IN0
sel[0] => _~813.IN0
sel[1] => _~732.IN0
sel[1] => _~737.IN0
sel[1] => _~741.IN0
sel[1] => _~746.IN0
sel[1] => _~754.IN0
sel[1] => _~759.IN0
sel[1] => _~763.IN0
sel[1] => _~768.IN0
sel[1] => _~1291.IN0
sel[1] => _~1296.IN0
sel[1] => _~1300.IN0
sel[1] => _~1305.IN0
sel[1] => _~1313.IN0
sel[1] => _~1318.IN0
sel[1] => _~1322.IN0
sel[1] => _~1327.IN0
sel[1] => _~689.IN0
sel[1] => _~694.IN0
sel[1] => _~698.IN0
sel[1] => _~703.IN0
sel[1] => _~711.IN0
sel[1] => _~716.IN0
sel[1] => _~720.IN0
sel[1] => _~725.IN0
sel[1] => _~646.IN0
sel[1] => _~651.IN0
sel[1] => _~655.IN0
sel[1] => _~660.IN0
sel[1] => _~668.IN0
sel[1] => _~673.IN0
sel[1] => _~677.IN0
sel[1] => _~682.IN0
sel[1] => _~603.IN0
sel[1] => _~608.IN0
sel[1] => _~612.IN0
sel[1] => _~617.IN0
sel[1] => _~625.IN0
sel[1] => _~630.IN0
sel[1] => _~634.IN0
sel[1] => _~639.IN0
sel[1] => _~560.IN0
sel[1] => _~565.IN0
sel[1] => _~569.IN0
sel[1] => _~574.IN0
sel[1] => _~582.IN0
sel[1] => _~587.IN0
sel[1] => _~591.IN0
sel[1] => _~596.IN0
sel[1] => _~517.IN0
sel[1] => _~522.IN0
sel[1] => _~526.IN0
sel[1] => _~531.IN0
sel[1] => _~539.IN0
sel[1] => _~544.IN0
sel[1] => _~548.IN0
sel[1] => _~553.IN0
sel[1] => _~474.IN0
sel[1] => _~479.IN0
sel[1] => _~483.IN0
sel[1] => _~488.IN0
sel[1] => _~496.IN0
sel[1] => _~501.IN0
sel[1] => _~505.IN0
sel[1] => _~510.IN0
sel[1] => _~431.IN0
sel[1] => _~436.IN0
sel[1] => _~440.IN0
sel[1] => _~445.IN0
sel[1] => _~453.IN0
sel[1] => _~458.IN0
sel[1] => _~462.IN0
sel[1] => _~467.IN0
sel[1] => _~388.IN0
sel[1] => _~393.IN0
sel[1] => _~397.IN0
sel[1] => _~402.IN0
sel[1] => _~410.IN0
sel[1] => _~415.IN0
sel[1] => _~419.IN0
sel[1] => _~424.IN0
sel[1] => _~345.IN0
sel[1] => _~350.IN0
sel[1] => _~354.IN0
sel[1] => _~359.IN0
sel[1] => _~367.IN0
sel[1] => _~372.IN0
sel[1] => _~376.IN0
sel[1] => _~381.IN0
sel[1] => _~302.IN0
sel[1] => _~307.IN0
sel[1] => _~311.IN0
sel[1] => _~316.IN0
sel[1] => _~324.IN0
sel[1] => _~329.IN0
sel[1] => _~333.IN0
sel[1] => _~338.IN0
sel[1] => _~1248.IN0
sel[1] => _~1253.IN0
sel[1] => _~1257.IN0
sel[1] => _~1262.IN0
sel[1] => _~1270.IN0
sel[1] => _~1275.IN0
sel[1] => _~1279.IN0
sel[1] => _~1284.IN0
sel[1] => _~259.IN0
sel[1] => _~264.IN0
sel[1] => _~268.IN0
sel[1] => _~273.IN0
sel[1] => _~281.IN0
sel[1] => _~286.IN0
sel[1] => _~290.IN0
sel[1] => _~295.IN0
sel[1] => _~216.IN0
sel[1] => _~221.IN0
sel[1] => _~225.IN0
sel[1] => _~230.IN0
sel[1] => _~238.IN0
sel[1] => _~243.IN0
sel[1] => _~247.IN0
sel[1] => _~252.IN0
sel[1] => _~173.IN0
sel[1] => _~178.IN0
sel[1] => _~182.IN0
sel[1] => _~187.IN0
sel[1] => _~195.IN0
sel[1] => _~200.IN0
sel[1] => _~204.IN0
sel[1] => _~209.IN0
sel[1] => _~130.IN0
sel[1] => _~135.IN0
sel[1] => _~139.IN0
sel[1] => _~144.IN0
sel[1] => _~152.IN0
sel[1] => _~157.IN0
sel[1] => _~161.IN0
sel[1] => _~166.IN0
sel[1] => _~87.IN0
sel[1] => _~92.IN0
sel[1] => _~96.IN0
sel[1] => _~101.IN0
sel[1] => _~109.IN0
sel[1] => _~114.IN0
sel[1] => _~118.IN0
sel[1] => _~123.IN0
sel[1] => _~44.IN0
sel[1] => _~49.IN0
sel[1] => _~53.IN0
sel[1] => _~58.IN0
sel[1] => _~66.IN0
sel[1] => _~71.IN0
sel[1] => _~75.IN0
sel[1] => _~80.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~1205.IN0
sel[1] => _~1210.IN0
sel[1] => _~1214.IN0
sel[1] => _~1219.IN0
sel[1] => _~1227.IN0
sel[1] => _~1232.IN0
sel[1] => _~1236.IN0
sel[1] => _~1241.IN0
sel[1] => _~1162.IN0
sel[1] => _~1167.IN0
sel[1] => _~1171.IN0
sel[1] => _~1176.IN0
sel[1] => _~1184.IN0
sel[1] => _~1189.IN0
sel[1] => _~1193.IN0
sel[1] => _~1198.IN0
sel[1] => _~1334.IN0
sel[1] => _~1339.IN0
sel[1] => _~1343.IN0
sel[1] => _~1348.IN0
sel[1] => _~1356.IN0
sel[1] => _~1361.IN0
sel[1] => _~1365.IN0
sel[1] => _~1370.IN0
sel[1] => _~1119.IN0
sel[1] => _~1124.IN0
sel[1] => _~1128.IN0
sel[1] => _~1133.IN0
sel[1] => _~1141.IN0
sel[1] => _~1146.IN0
sel[1] => _~1150.IN0
sel[1] => _~1155.IN0
sel[1] => _~1076.IN0
sel[1] => _~1081.IN0
sel[1] => _~1085.IN0
sel[1] => _~1090.IN0
sel[1] => _~1098.IN0
sel[1] => _~1103.IN0
sel[1] => _~1107.IN0
sel[1] => _~1112.IN0
sel[1] => _~1033.IN0
sel[1] => _~1038.IN0
sel[1] => _~1042.IN0
sel[1] => _~1047.IN0
sel[1] => _~1055.IN0
sel[1] => _~1060.IN0
sel[1] => _~1064.IN0
sel[1] => _~1069.IN0
sel[1] => _~990.IN0
sel[1] => _~995.IN0
sel[1] => _~999.IN0
sel[1] => _~1004.IN0
sel[1] => _~1012.IN0
sel[1] => _~1017.IN0
sel[1] => _~1021.IN0
sel[1] => _~1026.IN0
sel[1] => _~947.IN0
sel[1] => _~952.IN0
sel[1] => _~956.IN0
sel[1] => _~961.IN0
sel[1] => _~969.IN0
sel[1] => _~974.IN0
sel[1] => _~978.IN0
sel[1] => _~983.IN0
sel[1] => _~904.IN0
sel[1] => _~909.IN0
sel[1] => _~913.IN0
sel[1] => _~918.IN0
sel[1] => _~926.IN0
sel[1] => _~931.IN0
sel[1] => _~935.IN0
sel[1] => _~940.IN0
sel[1] => _~861.IN0
sel[1] => _~866.IN0
sel[1] => _~870.IN0
sel[1] => _~875.IN0
sel[1] => _~883.IN0
sel[1] => _~888.IN0
sel[1] => _~892.IN0
sel[1] => _~897.IN0
sel[1] => _~818.IN0
sel[1] => _~823.IN0
sel[1] => _~827.IN0
sel[1] => _~832.IN0
sel[1] => _~840.IN0
sel[1] => _~845.IN0
sel[1] => _~849.IN0
sel[1] => _~854.IN0
sel[1] => _~775.IN0
sel[1] => _~780.IN0
sel[1] => _~784.IN0
sel[1] => _~789.IN0
sel[1] => _~797.IN0
sel[1] => _~802.IN0
sel[1] => _~806.IN0
sel[1] => _~811.IN0
sel[2] => result_node[31]~0.IN0
sel[2] => _~21.IN0
sel[2] => result_node[30]~2.IN0
sel[2] => _~64.IN0
sel[2] => result_node[29]~4.IN0
sel[2] => _~107.IN0
sel[2] => result_node[28]~6.IN0
sel[2] => _~150.IN0
sel[2] => result_node[27]~8.IN0
sel[2] => _~193.IN0
sel[2] => result_node[26]~10.IN0
sel[2] => _~236.IN0
sel[2] => result_node[25]~12.IN0
sel[2] => _~279.IN0
sel[2] => result_node[24]~14.IN0
sel[2] => _~322.IN0
sel[2] => result_node[23]~16.IN0
sel[2] => _~365.IN0
sel[2] => result_node[22]~18.IN0
sel[2] => _~408.IN0
sel[2] => result_node[21]~20.IN0
sel[2] => _~451.IN0
sel[2] => result_node[20]~22.IN0
sel[2] => _~494.IN0
sel[2] => result_node[19]~24.IN0
sel[2] => _~537.IN0
sel[2] => result_node[18]~26.IN0
sel[2] => _~580.IN0
sel[2] => result_node[17]~28.IN0
sel[2] => _~623.IN0
sel[2] => result_node[16]~30.IN0
sel[2] => _~666.IN0
sel[2] => result_node[15]~32.IN0
sel[2] => _~709.IN0
sel[2] => result_node[14]~34.IN0
sel[2] => _~752.IN0
sel[2] => result_node[13]~36.IN0
sel[2] => _~795.IN0
sel[2] => result_node[12]~38.IN0
sel[2] => _~838.IN0
sel[2] => result_node[11]~40.IN0
sel[2] => _~881.IN0
sel[2] => result_node[10]~42.IN0
sel[2] => _~924.IN0
sel[2] => result_node[9]~44.IN0
sel[2] => _~967.IN0
sel[2] => result_node[8]~46.IN0
sel[2] => _~1010.IN0
sel[2] => result_node[7]~48.IN0
sel[2] => _~1053.IN0
sel[2] => result_node[6]~50.IN0
sel[2] => _~1096.IN0
sel[2] => result_node[5]~52.IN0
sel[2] => _~1139.IN0
sel[2] => result_node[4]~54.IN0
sel[2] => _~1182.IN0
sel[2] => result_node[3]~56.IN0
sel[2] => _~1225.IN0
sel[2] => result_node[2]~58.IN0
sel[2] => _~1268.IN0
sel[2] => result_node[1]~60.IN0
sel[2] => _~1311.IN0
sel[2] => result_node[0]~62.IN0
sel[2] => _~1354.IN0


|ALU|Adder_32bit:inst9
cout <= Adder_16bit:inst1.cout
cin => Adder_16bit:inst.cin
a[0] => Adder_16bit:inst.a[0]
a[1] => Adder_16bit:inst.a[1]
a[2] => Adder_16bit:inst.a[2]
a[3] => Adder_16bit:inst.a[3]
a[4] => Adder_16bit:inst.a[4]
a[5] => Adder_16bit:inst.a[5]
a[6] => Adder_16bit:inst.a[6]
a[7] => Adder_16bit:inst.a[7]
a[8] => Adder_16bit:inst.a[8]
a[9] => Adder_16bit:inst.a[9]
a[10] => Adder_16bit:inst.a[10]
a[11] => Adder_16bit:inst.a[11]
a[12] => Adder_16bit:inst.a[12]
a[13] => Adder_16bit:inst.a[13]
a[14] => Adder_16bit:inst.a[14]
a[15] => Adder_16bit:inst.a[15]
a[16] => Adder_16bit:inst1.a[0]
a[17] => Adder_16bit:inst1.a[1]
a[18] => Adder_16bit:inst1.a[2]
a[19] => Adder_16bit:inst1.a[3]
a[20] => Adder_16bit:inst1.a[4]
a[21] => Adder_16bit:inst1.a[5]
a[22] => Adder_16bit:inst1.a[6]
a[23] => Adder_16bit:inst1.a[7]
a[24] => Adder_16bit:inst1.a[8]
a[25] => Adder_16bit:inst1.a[9]
a[26] => Adder_16bit:inst1.a[10]
a[27] => Adder_16bit:inst1.a[11]
a[28] => Adder_16bit:inst1.a[12]
a[29] => Adder_16bit:inst1.a[13]
a[30] => Adder_16bit:inst1.a[14]
a[31] => Adder_16bit:inst1.a[15]
b[0] => Adder_16bit:inst.b[0]
b[1] => Adder_16bit:inst.b[1]
b[2] => Adder_16bit:inst.b[2]
b[3] => Adder_16bit:inst.b[3]
b[4] => Adder_16bit:inst.b[4]
b[5] => Adder_16bit:inst.b[5]
b[6] => Adder_16bit:inst.b[6]
b[7] => Adder_16bit:inst.b[7]
b[8] => Adder_16bit:inst.b[8]
b[9] => Adder_16bit:inst.b[9]
b[10] => Adder_16bit:inst.b[10]
b[11] => Adder_16bit:inst.b[11]
b[12] => Adder_16bit:inst.b[12]
b[13] => Adder_16bit:inst.b[13]
b[14] => Adder_16bit:inst.b[14]
b[15] => Adder_16bit:inst.b[15]
b[16] => Adder_16bit:inst1.b[0]
b[17] => Adder_16bit:inst1.b[1]
b[18] => Adder_16bit:inst1.b[2]
b[19] => Adder_16bit:inst1.b[3]
b[20] => Adder_16bit:inst1.b[4]
b[21] => Adder_16bit:inst1.b[5]
b[22] => Adder_16bit:inst1.b[6]
b[23] => Adder_16bit:inst1.b[7]
b[24] => Adder_16bit:inst1.b[8]
b[25] => Adder_16bit:inst1.b[9]
b[26] => Adder_16bit:inst1.b[10]
b[27] => Adder_16bit:inst1.b[11]
b[28] => Adder_16bit:inst1.b[12]
b[29] => Adder_16bit:inst1.b[13]
b[30] => Adder_16bit:inst1.b[14]
b[31] => Adder_16bit:inst1.b[15]
result[0] <= Adder_16bit:inst.s[0]
result[1] <= Adder_16bit:inst.s[1]
result[2] <= Adder_16bit:inst.s[2]
result[3] <= Adder_16bit:inst.s[3]
result[4] <= Adder_16bit:inst.s[4]
result[5] <= Adder_16bit:inst.s[5]
result[6] <= Adder_16bit:inst.s[6]
result[7] <= Adder_16bit:inst.s[7]
result[8] <= Adder_16bit:inst.s[8]
result[9] <= Adder_16bit:inst.s[9]
result[10] <= Adder_16bit:inst.s[10]
result[11] <= Adder_16bit:inst.s[11]
result[12] <= Adder_16bit:inst.s[12]
result[13] <= Adder_16bit:inst.s[13]
result[14] <= Adder_16bit:inst.s[14]
result[15] <= Adder_16bit:inst.s[15]
result[16] <= Adder_16bit:inst1.s[0]
result[17] <= Adder_16bit:inst1.s[1]
result[18] <= Adder_16bit:inst1.s[2]
result[19] <= Adder_16bit:inst1.s[3]
result[20] <= Adder_16bit:inst1.s[4]
result[21] <= Adder_16bit:inst1.s[5]
result[22] <= Adder_16bit:inst1.s[6]
result[23] <= Adder_16bit:inst1.s[7]
result[24] <= Adder_16bit:inst1.s[8]
result[25] <= Adder_16bit:inst1.s[9]
result[26] <= Adder_16bit:inst1.s[10]
result[27] <= Adder_16bit:inst1.s[11]
result[28] <= Adder_16bit:inst1.s[12]
result[29] <= Adder_16bit:inst1.s[13]
result[30] <= Adder_16bit:inst1.s[14]
result[31] <= Adder_16bit:inst1.s[15]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1
cout <= Adder_4bit:inst3.cout
sos => Adder_4bit:inst3.sos
sos => Adder_4bit:inst2.sos
sos => Adder_4bit:inst1.sos
sos => Adder_4bit:inst.sos
cin => Adder_4bit:inst.cin
a[0] => Adder_4bit:inst.a[0]
a[1] => Adder_4bit:inst.a[1]
a[2] => Adder_4bit:inst.a[2]
a[3] => Adder_4bit:inst.a[3]
a[4] => Adder_4bit:inst1.a[0]
a[5] => Adder_4bit:inst1.a[1]
a[6] => Adder_4bit:inst1.a[2]
a[7] => Adder_4bit:inst1.a[3]
a[8] => Adder_4bit:inst2.a[0]
a[9] => Adder_4bit:inst2.a[1]
a[10] => Adder_4bit:inst2.a[2]
a[11] => Adder_4bit:inst2.a[3]
a[12] => Adder_4bit:inst3.a[0]
a[13] => Adder_4bit:inst3.a[1]
a[14] => Adder_4bit:inst3.a[2]
a[15] => Adder_4bit:inst3.a[3]
b[0] => Adder_4bit:inst.b[0]
b[1] => Adder_4bit:inst.b[1]
b[2] => Adder_4bit:inst.b[2]
b[3] => Adder_4bit:inst.b[3]
b[4] => Adder_4bit:inst1.b[0]
b[5] => Adder_4bit:inst1.b[1]
b[6] => Adder_4bit:inst1.b[2]
b[7] => Adder_4bit:inst1.b[3]
b[8] => Adder_4bit:inst2.b[0]
b[9] => Adder_4bit:inst2.b[1]
b[10] => Adder_4bit:inst2.b[2]
b[11] => Adder_4bit:inst2.b[3]
b[12] => Adder_4bit:inst3.b[0]
b[13] => Adder_4bit:inst3.b[1]
b[14] => Adder_4bit:inst3.b[2]
b[15] => Adder_4bit:inst3.b[3]
s[0] <= Adder_4bit:inst.s[0]
s[1] <= Adder_4bit:inst.s[1]
s[2] <= Adder_4bit:inst.s[2]
s[3] <= Adder_4bit:inst.s[3]
s[4] <= Adder_4bit:inst1.s[0]
s[5] <= Adder_4bit:inst1.s[1]
s[6] <= Adder_4bit:inst1.s[2]
s[7] <= Adder_4bit:inst1.s[3]
s[8] <= Adder_4bit:inst2.s[0]
s[9] <= Adder_4bit:inst2.s[1]
s[10] <= Adder_4bit:inst2.s[2]
s[11] <= Adder_4bit:inst2.s[3]
s[12] <= Adder_4bit:inst3.s[0]
s[13] <= Adder_4bit:inst3.s[1]
s[14] <= Adder_4bit:inst3.s[2]
s[15] <= Adder_4bit:inst3.s[3]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst
cout <= Adder_4bit:inst3.cout
sos => Adder_4bit:inst3.sos
sos => Adder_4bit:inst2.sos
sos => Adder_4bit:inst1.sos
sos => Adder_4bit:inst.sos
cin => Adder_4bit:inst.cin
a[0] => Adder_4bit:inst.a[0]
a[1] => Adder_4bit:inst.a[1]
a[2] => Adder_4bit:inst.a[2]
a[3] => Adder_4bit:inst.a[3]
a[4] => Adder_4bit:inst1.a[0]
a[5] => Adder_4bit:inst1.a[1]
a[6] => Adder_4bit:inst1.a[2]
a[7] => Adder_4bit:inst1.a[3]
a[8] => Adder_4bit:inst2.a[0]
a[9] => Adder_4bit:inst2.a[1]
a[10] => Adder_4bit:inst2.a[2]
a[11] => Adder_4bit:inst2.a[3]
a[12] => Adder_4bit:inst3.a[0]
a[13] => Adder_4bit:inst3.a[1]
a[14] => Adder_4bit:inst3.a[2]
a[15] => Adder_4bit:inst3.a[3]
b[0] => Adder_4bit:inst.b[0]
b[1] => Adder_4bit:inst.b[1]
b[2] => Adder_4bit:inst.b[2]
b[3] => Adder_4bit:inst.b[3]
b[4] => Adder_4bit:inst1.b[0]
b[5] => Adder_4bit:inst1.b[1]
b[6] => Adder_4bit:inst1.b[2]
b[7] => Adder_4bit:inst1.b[3]
b[8] => Adder_4bit:inst2.b[0]
b[9] => Adder_4bit:inst2.b[1]
b[10] => Adder_4bit:inst2.b[2]
b[11] => Adder_4bit:inst2.b[3]
b[12] => Adder_4bit:inst3.b[0]
b[13] => Adder_4bit:inst3.b[1]
b[14] => Adder_4bit:inst3.b[2]
b[15] => Adder_4bit:inst3.b[3]
s[0] <= Adder_4bit:inst.s[0]
s[1] <= Adder_4bit:inst.s[1]
s[2] <= Adder_4bit:inst.s[2]
s[3] <= Adder_4bit:inst.s[3]
s[4] <= Adder_4bit:inst1.s[0]
s[5] <= Adder_4bit:inst1.s[1]
s[6] <= Adder_4bit:inst1.s[2]
s[7] <= Adder_4bit:inst1.s[3]
s[8] <= Adder_4bit:inst2.s[0]
s[9] <= Adder_4bit:inst2.s[1]
s[10] <= Adder_4bit:inst2.s[2]
s[11] <= Adder_4bit:inst2.s[3]
s[12] <= Adder_4bit:inst3.s[0]
s[13] <= Adder_4bit:inst3.s[1]
s[14] <= Adder_4bit:inst3.s[2]
s[15] <= Adder_4bit:inst3.s[3]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Adder_32bit:inst9|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10
cout <= Adder_16bit:inst1.cout
a[0] => Adder_16bit:inst.a[0]
a[1] => Adder_16bit:inst.a[1]
a[2] => Adder_16bit:inst.a[2]
a[3] => Adder_16bit:inst.a[3]
a[4] => Adder_16bit:inst.a[4]
a[5] => Adder_16bit:inst.a[5]
a[6] => Adder_16bit:inst.a[6]
a[7] => Adder_16bit:inst.a[7]
a[8] => Adder_16bit:inst.a[8]
a[9] => Adder_16bit:inst.a[9]
a[10] => Adder_16bit:inst.a[10]
a[11] => Adder_16bit:inst.a[11]
a[12] => Adder_16bit:inst.a[12]
a[13] => Adder_16bit:inst.a[13]
a[14] => Adder_16bit:inst.a[14]
a[15] => Adder_16bit:inst.a[15]
a[16] => Adder_16bit:inst1.a[0]
a[17] => Adder_16bit:inst1.a[1]
a[18] => Adder_16bit:inst1.a[2]
a[19] => Adder_16bit:inst1.a[3]
a[20] => Adder_16bit:inst1.a[4]
a[21] => Adder_16bit:inst1.a[5]
a[22] => Adder_16bit:inst1.a[6]
a[23] => Adder_16bit:inst1.a[7]
a[24] => Adder_16bit:inst1.a[8]
a[25] => Adder_16bit:inst1.a[9]
a[26] => Adder_16bit:inst1.a[10]
a[27] => Adder_16bit:inst1.a[11]
a[28] => Adder_16bit:inst1.a[12]
a[29] => Adder_16bit:inst1.a[13]
a[30] => Adder_16bit:inst1.a[14]
a[31] => Adder_16bit:inst1.a[15]
b[0] => Adder_16bit:inst.b[0]
b[1] => Adder_16bit:inst.b[1]
b[2] => Adder_16bit:inst.b[2]
b[3] => Adder_16bit:inst.b[3]
b[4] => Adder_16bit:inst.b[4]
b[5] => Adder_16bit:inst.b[5]
b[6] => Adder_16bit:inst.b[6]
b[7] => Adder_16bit:inst.b[7]
b[8] => Adder_16bit:inst.b[8]
b[9] => Adder_16bit:inst.b[9]
b[10] => Adder_16bit:inst.b[10]
b[11] => Adder_16bit:inst.b[11]
b[12] => Adder_16bit:inst.b[12]
b[13] => Adder_16bit:inst.b[13]
b[14] => Adder_16bit:inst.b[14]
b[15] => Adder_16bit:inst.b[15]
b[16] => Adder_16bit:inst1.b[0]
b[17] => Adder_16bit:inst1.b[1]
b[18] => Adder_16bit:inst1.b[2]
b[19] => Adder_16bit:inst1.b[3]
b[20] => Adder_16bit:inst1.b[4]
b[21] => Adder_16bit:inst1.b[5]
b[22] => Adder_16bit:inst1.b[6]
b[23] => Adder_16bit:inst1.b[7]
b[24] => Adder_16bit:inst1.b[8]
b[25] => Adder_16bit:inst1.b[9]
b[26] => Adder_16bit:inst1.b[10]
b[27] => Adder_16bit:inst1.b[11]
b[28] => Adder_16bit:inst1.b[12]
b[29] => Adder_16bit:inst1.b[13]
b[30] => Adder_16bit:inst1.b[14]
b[31] => Adder_16bit:inst1.b[15]
result[0] <= Adder_16bit:inst.s[0]
result[1] <= Adder_16bit:inst.s[1]
result[2] <= Adder_16bit:inst.s[2]
result[3] <= Adder_16bit:inst.s[3]
result[4] <= Adder_16bit:inst.s[4]
result[5] <= Adder_16bit:inst.s[5]
result[6] <= Adder_16bit:inst.s[6]
result[7] <= Adder_16bit:inst.s[7]
result[8] <= Adder_16bit:inst.s[8]
result[9] <= Adder_16bit:inst.s[9]
result[10] <= Adder_16bit:inst.s[10]
result[11] <= Adder_16bit:inst.s[11]
result[12] <= Adder_16bit:inst.s[12]
result[13] <= Adder_16bit:inst.s[13]
result[14] <= Adder_16bit:inst.s[14]
result[15] <= Adder_16bit:inst.s[15]
result[16] <= Adder_16bit:inst1.s[0]
result[17] <= Adder_16bit:inst1.s[1]
result[18] <= Adder_16bit:inst1.s[2]
result[19] <= Adder_16bit:inst1.s[3]
result[20] <= Adder_16bit:inst1.s[4]
result[21] <= Adder_16bit:inst1.s[5]
result[22] <= Adder_16bit:inst1.s[6]
result[23] <= Adder_16bit:inst1.s[7]
result[24] <= Adder_16bit:inst1.s[8]
result[25] <= Adder_16bit:inst1.s[9]
result[26] <= Adder_16bit:inst1.s[10]
result[27] <= Adder_16bit:inst1.s[11]
result[28] <= Adder_16bit:inst1.s[12]
result[29] <= Adder_16bit:inst1.s[13]
result[30] <= Adder_16bit:inst1.s[14]
result[31] <= Adder_16bit:inst1.s[15]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1
cout <= Adder_4bit:inst3.cout
sos => Adder_4bit:inst3.sos
sos => Adder_4bit:inst2.sos
sos => Adder_4bit:inst1.sos
sos => Adder_4bit:inst.sos
cin => Adder_4bit:inst.cin
a[0] => Adder_4bit:inst.a[0]
a[1] => Adder_4bit:inst.a[1]
a[2] => Adder_4bit:inst.a[2]
a[3] => Adder_4bit:inst.a[3]
a[4] => Adder_4bit:inst1.a[0]
a[5] => Adder_4bit:inst1.a[1]
a[6] => Adder_4bit:inst1.a[2]
a[7] => Adder_4bit:inst1.a[3]
a[8] => Adder_4bit:inst2.a[0]
a[9] => Adder_4bit:inst2.a[1]
a[10] => Adder_4bit:inst2.a[2]
a[11] => Adder_4bit:inst2.a[3]
a[12] => Adder_4bit:inst3.a[0]
a[13] => Adder_4bit:inst3.a[1]
a[14] => Adder_4bit:inst3.a[2]
a[15] => Adder_4bit:inst3.a[3]
b[0] => Adder_4bit:inst.b[0]
b[1] => Adder_4bit:inst.b[1]
b[2] => Adder_4bit:inst.b[2]
b[3] => Adder_4bit:inst.b[3]
b[4] => Adder_4bit:inst1.b[0]
b[5] => Adder_4bit:inst1.b[1]
b[6] => Adder_4bit:inst1.b[2]
b[7] => Adder_4bit:inst1.b[3]
b[8] => Adder_4bit:inst2.b[0]
b[9] => Adder_4bit:inst2.b[1]
b[10] => Adder_4bit:inst2.b[2]
b[11] => Adder_4bit:inst2.b[3]
b[12] => Adder_4bit:inst3.b[0]
b[13] => Adder_4bit:inst3.b[1]
b[14] => Adder_4bit:inst3.b[2]
b[15] => Adder_4bit:inst3.b[3]
s[0] <= Adder_4bit:inst.s[0]
s[1] <= Adder_4bit:inst.s[1]
s[2] <= Adder_4bit:inst.s[2]
s[3] <= Adder_4bit:inst.s[3]
s[4] <= Adder_4bit:inst1.s[0]
s[5] <= Adder_4bit:inst1.s[1]
s[6] <= Adder_4bit:inst1.s[2]
s[7] <= Adder_4bit:inst1.s[3]
s[8] <= Adder_4bit:inst2.s[0]
s[9] <= Adder_4bit:inst2.s[1]
s[10] <= Adder_4bit:inst2.s[2]
s[11] <= Adder_4bit:inst2.s[3]
s[12] <= Adder_4bit:inst3.s[0]
s[13] <= Adder_4bit:inst3.s[1]
s[14] <= Adder_4bit:inst3.s[2]
s[15] <= Adder_4bit:inst3.s[3]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst1|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst
cout <= Adder_4bit:inst3.cout
sos => Adder_4bit:inst3.sos
sos => Adder_4bit:inst2.sos
sos => Adder_4bit:inst1.sos
sos => Adder_4bit:inst.sos
cin => Adder_4bit:inst.cin
a[0] => Adder_4bit:inst.a[0]
a[1] => Adder_4bit:inst.a[1]
a[2] => Adder_4bit:inst.a[2]
a[3] => Adder_4bit:inst.a[3]
a[4] => Adder_4bit:inst1.a[0]
a[5] => Adder_4bit:inst1.a[1]
a[6] => Adder_4bit:inst1.a[2]
a[7] => Adder_4bit:inst1.a[3]
a[8] => Adder_4bit:inst2.a[0]
a[9] => Adder_4bit:inst2.a[1]
a[10] => Adder_4bit:inst2.a[2]
a[11] => Adder_4bit:inst2.a[3]
a[12] => Adder_4bit:inst3.a[0]
a[13] => Adder_4bit:inst3.a[1]
a[14] => Adder_4bit:inst3.a[2]
a[15] => Adder_4bit:inst3.a[3]
b[0] => Adder_4bit:inst.b[0]
b[1] => Adder_4bit:inst.b[1]
b[2] => Adder_4bit:inst.b[2]
b[3] => Adder_4bit:inst.b[3]
b[4] => Adder_4bit:inst1.b[0]
b[5] => Adder_4bit:inst1.b[1]
b[6] => Adder_4bit:inst1.b[2]
b[7] => Adder_4bit:inst1.b[3]
b[8] => Adder_4bit:inst2.b[0]
b[9] => Adder_4bit:inst2.b[1]
b[10] => Adder_4bit:inst2.b[2]
b[11] => Adder_4bit:inst2.b[3]
b[12] => Adder_4bit:inst3.b[0]
b[13] => Adder_4bit:inst3.b[1]
b[14] => Adder_4bit:inst3.b[2]
b[15] => Adder_4bit:inst3.b[3]
s[0] <= Adder_4bit:inst.s[0]
s[1] <= Adder_4bit:inst.s[1]
s[2] <= Adder_4bit:inst.s[2]
s[3] <= Adder_4bit:inst.s[3]
s[4] <= Adder_4bit:inst1.s[0]
s[5] <= Adder_4bit:inst1.s[1]
s[6] <= Adder_4bit:inst1.s[2]
s[7] <= Adder_4bit:inst1.s[3]
s[8] <= Adder_4bit:inst2.s[0]
s[9] <= Adder_4bit:inst2.s[1]
s[10] <= Adder_4bit:inst2.s[2]
s[11] <= Adder_4bit:inst2.s[3]
s[12] <= Adder_4bit:inst3.s[0]
s[13] <= Adder_4bit:inst3.s[1]
s[14] <= Adder_4bit:inst3.s[2]
s[15] <= Adder_4bit:inst3.s[3]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst3|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst2|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst1|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst
cout <= Adder_1bit:inst3.cout
a[0] => Adder_1bit:inst.a
a[1] => Adder_1bit:inst1.a
a[2] => Adder_1bit:inst2.a
a[3] => Adder_1bit:inst3.a
b[0] => Adder_1bit:inst.b
b[1] => Adder_1bit:inst1.b
b[2] => Adder_1bit:inst2.b
b[3] => Adder_1bit:inst3.b
sos => Adder_1bit:inst3.sum_or_sub
sos => Adder_1bit:inst2.sum_or_sub
sos => Adder_1bit:inst1.sum_or_sub
sos => Adder_1bit:inst.sum_or_sub
cin => Adder_1bit:inst.cin
s[0] <= Adder_1bit:inst.sum
s[1] <= Adder_1bit:inst1.sum
s[2] <= Adder_1bit:inst2.sum
s[3] <= Adder_1bit:inst3.sum


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst3|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst2|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst1|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst
cout <= inst5.DB_MAX_OUTPUT_PORT_TYPE
cin => inst4.IN0
cin => inst1.IN1
a => inst.IN0
a => inst3.IN0
b => inst6.IN0
b => lpm_mux0:inst8.data0
sum_or_sub => lpm_mux0:inst8.sel
sum <= inst1.DB_MAX_OUTPUT_PORT_TYPE


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|Subber_32bit:inst10|Adder_16bit:inst|Adder_4bit:inst|Adder_1bit:inst|lpm_mux0:inst8|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|nand_32bit:inst11
out[0] <= nand_16bit:inst.out[0]
out[1] <= nand_16bit:inst.out[1]
out[2] <= nand_16bit:inst.out[2]
out[3] <= nand_16bit:inst.out[3]
out[4] <= nand_16bit:inst.out[4]
out[5] <= nand_16bit:inst.out[5]
out[6] <= nand_16bit:inst.out[6]
out[7] <= nand_16bit:inst.out[7]
out[8] <= nand_16bit:inst.out[8]
out[9] <= nand_16bit:inst.out[9]
out[10] <= nand_16bit:inst.out[10]
out[11] <= nand_16bit:inst.out[11]
out[12] <= nand_16bit:inst.out[12]
out[13] <= nand_16bit:inst.out[13]
out[14] <= nand_16bit:inst.out[14]
out[15] <= nand_16bit:inst.out[15]
out[16] <= nand_16bit:inst1.out[0]
out[17] <= nand_16bit:inst1.out[1]
out[18] <= nand_16bit:inst1.out[2]
out[19] <= nand_16bit:inst1.out[3]
out[20] <= nand_16bit:inst1.out[4]
out[21] <= nand_16bit:inst1.out[5]
out[22] <= nand_16bit:inst1.out[6]
out[23] <= nand_16bit:inst1.out[7]
out[24] <= nand_16bit:inst1.out[8]
out[25] <= nand_16bit:inst1.out[9]
out[26] <= nand_16bit:inst1.out[10]
out[27] <= nand_16bit:inst1.out[11]
out[28] <= nand_16bit:inst1.out[12]
out[29] <= nand_16bit:inst1.out[13]
out[30] <= nand_16bit:inst1.out[14]
out[31] <= nand_16bit:inst1.out[15]
a[0] => nand_16bit:inst.a[0]
a[1] => nand_16bit:inst.a[1]
a[2] => nand_16bit:inst.a[2]
a[3] => nand_16bit:inst.a[3]
a[4] => nand_16bit:inst.a[4]
a[5] => nand_16bit:inst.a[5]
a[6] => nand_16bit:inst.a[6]
a[7] => nand_16bit:inst.a[7]
a[8] => nand_16bit:inst.a[8]
a[9] => nand_16bit:inst.a[9]
a[10] => nand_16bit:inst.a[10]
a[11] => nand_16bit:inst.a[11]
a[12] => nand_16bit:inst.a[12]
a[13] => nand_16bit:inst.a[13]
a[14] => nand_16bit:inst.a[14]
a[15] => nand_16bit:inst.a[15]
a[16] => nand_16bit:inst1.a[0]
a[17] => nand_16bit:inst1.a[1]
a[18] => nand_16bit:inst1.a[2]
a[19] => nand_16bit:inst1.a[3]
a[20] => nand_16bit:inst1.a[4]
a[21] => nand_16bit:inst1.a[5]
a[22] => nand_16bit:inst1.a[6]
a[23] => nand_16bit:inst1.a[7]
a[24] => nand_16bit:inst1.a[8]
a[25] => nand_16bit:inst1.a[9]
a[26] => nand_16bit:inst1.a[10]
a[27] => nand_16bit:inst1.a[11]
a[28] => nand_16bit:inst1.a[12]
a[29] => nand_16bit:inst1.a[13]
a[30] => nand_16bit:inst1.a[14]
a[31] => nand_16bit:inst1.a[15]
b[0] => nand_16bit:inst.b[0]
b[1] => nand_16bit:inst.b[1]
b[2] => nand_16bit:inst.b[2]
b[3] => nand_16bit:inst.b[3]
b[4] => nand_16bit:inst.b[4]
b[5] => nand_16bit:inst.b[5]
b[6] => nand_16bit:inst.b[6]
b[7] => nand_16bit:inst.b[7]
b[8] => nand_16bit:inst.b[8]
b[9] => nand_16bit:inst.b[9]
b[10] => nand_16bit:inst.b[10]
b[11] => nand_16bit:inst.b[11]
b[12] => nand_16bit:inst.b[12]
b[13] => nand_16bit:inst.b[13]
b[14] => nand_16bit:inst.b[14]
b[15] => nand_16bit:inst.b[15]
b[16] => nand_16bit:inst1.b[0]
b[17] => nand_16bit:inst1.b[1]
b[18] => nand_16bit:inst1.b[2]
b[19] => nand_16bit:inst1.b[3]
b[20] => nand_16bit:inst1.b[4]
b[21] => nand_16bit:inst1.b[5]
b[22] => nand_16bit:inst1.b[6]
b[23] => nand_16bit:inst1.b[7]
b[24] => nand_16bit:inst1.b[8]
b[25] => nand_16bit:inst1.b[9]
b[26] => nand_16bit:inst1.b[10]
b[27] => nand_16bit:inst1.b[11]
b[28] => nand_16bit:inst1.b[12]
b[29] => nand_16bit:inst1.b[13]
b[30] => nand_16bit:inst1.b[14]
b[31] => nand_16bit:inst1.b[15]


|ALU|nand_32bit:inst11|nand_16bit:inst
out[0] <= nand_4bit:inst.out[0]
out[1] <= nand_4bit:inst.out[1]
out[2] <= nand_4bit:inst.out[2]
out[3] <= nand_4bit:inst.out[3]
out[4] <= nand_4bit:inst1.out[0]
out[5] <= nand_4bit:inst1.out[1]
out[6] <= nand_4bit:inst1.out[2]
out[7] <= nand_4bit:inst1.out[3]
out[8] <= nand_4bit:inst2.out[0]
out[9] <= nand_4bit:inst2.out[1]
out[10] <= nand_4bit:inst2.out[2]
out[11] <= nand_4bit:inst2.out[3]
out[12] <= nand_4bit:inst3.out[0]
out[13] <= nand_4bit:inst3.out[1]
out[14] <= nand_4bit:inst3.out[2]
out[15] <= nand_4bit:inst3.out[3]
a[0] => nand_4bit:inst.a[0]
a[1] => nand_4bit:inst.a[1]
a[2] => nand_4bit:inst.a[2]
a[3] => nand_4bit:inst.a[3]
a[4] => nand_4bit:inst1.a[0]
a[5] => nand_4bit:inst1.a[1]
a[6] => nand_4bit:inst1.a[2]
a[7] => nand_4bit:inst1.a[3]
a[8] => nand_4bit:inst2.a[0]
a[9] => nand_4bit:inst2.a[1]
a[10] => nand_4bit:inst2.a[2]
a[11] => nand_4bit:inst2.a[3]
a[12] => nand_4bit:inst3.a[0]
a[13] => nand_4bit:inst3.a[1]
a[14] => nand_4bit:inst3.a[2]
a[15] => nand_4bit:inst3.a[3]
b[0] => nand_4bit:inst.b[0]
b[1] => nand_4bit:inst.b[1]
b[2] => nand_4bit:inst.b[2]
b[3] => nand_4bit:inst.b[3]
b[4] => nand_4bit:inst1.b[0]
b[5] => nand_4bit:inst1.b[1]
b[6] => nand_4bit:inst1.b[2]
b[7] => nand_4bit:inst1.b[3]
b[8] => nand_4bit:inst2.b[0]
b[9] => nand_4bit:inst2.b[1]
b[10] => nand_4bit:inst2.b[2]
b[11] => nand_4bit:inst2.b[3]
b[12] => nand_4bit:inst3.b[0]
b[13] => nand_4bit:inst3.b[1]
b[14] => nand_4bit:inst3.b[2]
b[15] => nand_4bit:inst3.b[3]


|ALU|nand_32bit:inst11|nand_16bit:inst|nand_4bit:inst
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst|nand_4bit:inst1
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst|nand_4bit:inst2
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst|nand_4bit:inst3
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst1
out[0] <= nand_4bit:inst.out[0]
out[1] <= nand_4bit:inst.out[1]
out[2] <= nand_4bit:inst.out[2]
out[3] <= nand_4bit:inst.out[3]
out[4] <= nand_4bit:inst1.out[0]
out[5] <= nand_4bit:inst1.out[1]
out[6] <= nand_4bit:inst1.out[2]
out[7] <= nand_4bit:inst1.out[3]
out[8] <= nand_4bit:inst2.out[0]
out[9] <= nand_4bit:inst2.out[1]
out[10] <= nand_4bit:inst2.out[2]
out[11] <= nand_4bit:inst2.out[3]
out[12] <= nand_4bit:inst3.out[0]
out[13] <= nand_4bit:inst3.out[1]
out[14] <= nand_4bit:inst3.out[2]
out[15] <= nand_4bit:inst3.out[3]
a[0] => nand_4bit:inst.a[0]
a[1] => nand_4bit:inst.a[1]
a[2] => nand_4bit:inst.a[2]
a[3] => nand_4bit:inst.a[3]
a[4] => nand_4bit:inst1.a[0]
a[5] => nand_4bit:inst1.a[1]
a[6] => nand_4bit:inst1.a[2]
a[7] => nand_4bit:inst1.a[3]
a[8] => nand_4bit:inst2.a[0]
a[9] => nand_4bit:inst2.a[1]
a[10] => nand_4bit:inst2.a[2]
a[11] => nand_4bit:inst2.a[3]
a[12] => nand_4bit:inst3.a[0]
a[13] => nand_4bit:inst3.a[1]
a[14] => nand_4bit:inst3.a[2]
a[15] => nand_4bit:inst3.a[3]
b[0] => nand_4bit:inst.b[0]
b[1] => nand_4bit:inst.b[1]
b[2] => nand_4bit:inst.b[2]
b[3] => nand_4bit:inst.b[3]
b[4] => nand_4bit:inst1.b[0]
b[5] => nand_4bit:inst1.b[1]
b[6] => nand_4bit:inst1.b[2]
b[7] => nand_4bit:inst1.b[3]
b[8] => nand_4bit:inst2.b[0]
b[9] => nand_4bit:inst2.b[1]
b[10] => nand_4bit:inst2.b[2]
b[11] => nand_4bit:inst2.b[3]
b[12] => nand_4bit:inst3.b[0]
b[13] => nand_4bit:inst3.b[1]
b[14] => nand_4bit:inst3.b[2]
b[15] => nand_4bit:inst3.b[3]


|ALU|nand_32bit:inst11|nand_16bit:inst1|nand_4bit:inst
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst1|nand_4bit:inst1
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst1|nand_4bit:inst2
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|nand_32bit:inst11|nand_16bit:inst1|nand_4bit:inst3
out[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
b[0] => inst.IN0
b[1] => inst1.IN0
b[2] => inst2.IN0
b[3] => inst3.IN0
a[0] => inst.IN1
a[1] => inst1.IN1
a[2] => inst2.IN1
a[3] => inst3.IN1


|ALU|shift_left_32bit:inst12
output[0] <= shift_left_16bit:inst4.out[0]
output[1] <= shift_left_16bit:inst4.out[1]
output[2] <= shift_left_16bit:inst4.out[2]
output[3] <= shift_left_16bit:inst4.out[3]
output[4] <= shift_left_16bit:inst4.out[4]
output[5] <= shift_left_16bit:inst4.out[5]
output[6] <= shift_left_16bit:inst4.out[6]
output[7] <= shift_left_16bit:inst4.out[7]
output[8] <= shift_left_16bit:inst4.out[8]
output[9] <= shift_left_16bit:inst4.out[9]
output[10] <= shift_left_16bit:inst4.out[10]
output[11] <= shift_left_16bit:inst4.out[11]
output[12] <= shift_left_16bit:inst4.out[12]
output[13] <= shift_left_16bit:inst4.out[13]
output[14] <= shift_left_16bit:inst4.out[14]
output[15] <= shift_left_16bit:inst4.out[15]
output[16] <= shift_left_16bit:inst4.out[16]
output[17] <= shift_left_16bit:inst4.out[17]
output[18] <= shift_left_16bit:inst4.out[18]
output[19] <= shift_left_16bit:inst4.out[19]
output[20] <= shift_left_16bit:inst4.out[20]
output[21] <= shift_left_16bit:inst4.out[21]
output[22] <= shift_left_16bit:inst4.out[22]
output[23] <= shift_left_16bit:inst4.out[23]
output[24] <= shift_left_16bit:inst4.out[24]
output[25] <= shift_left_16bit:inst4.out[25]
output[26] <= shift_left_16bit:inst4.out[26]
output[27] <= shift_left_16bit:inst4.out[27]
output[28] <= shift_left_16bit:inst4.out[28]
output[29] <= shift_left_16bit:inst4.out[29]
output[30] <= shift_left_16bit:inst4.out[30]
output[31] <= shift_left_16bit:inst4.out[31]
shamt[0] => shift_left_1bit:inst.en
shamt[1] => shift_left_2bit:inst1.en
shamt[2] => shift_left_4bit:inst2.en
shamt[3] => shift_left_8bit:inst3.en
shamt[4] => shift_left_16bit:inst4.en
in[0] => shift_left_1bit:inst.in[0]
in[1] => shift_left_1bit:inst.in[1]
in[2] => shift_left_1bit:inst.in[2]
in[3] => shift_left_1bit:inst.in[3]
in[4] => shift_left_1bit:inst.in[4]
in[5] => shift_left_1bit:inst.in[5]
in[6] => shift_left_1bit:inst.in[6]
in[7] => shift_left_1bit:inst.in[7]
in[8] => shift_left_1bit:inst.in[8]
in[9] => shift_left_1bit:inst.in[9]
in[10] => shift_left_1bit:inst.in[10]
in[11] => shift_left_1bit:inst.in[11]
in[12] => shift_left_1bit:inst.in[12]
in[13] => shift_left_1bit:inst.in[13]
in[14] => shift_left_1bit:inst.in[14]
in[15] => shift_left_1bit:inst.in[15]
in[16] => shift_left_1bit:inst.in[16]
in[17] => shift_left_1bit:inst.in[17]
in[18] => shift_left_1bit:inst.in[18]
in[19] => shift_left_1bit:inst.in[19]
in[20] => shift_left_1bit:inst.in[20]
in[21] => shift_left_1bit:inst.in[21]
in[22] => shift_left_1bit:inst.in[22]
in[23] => shift_left_1bit:inst.in[23]
in[24] => shift_left_1bit:inst.in[24]
in[25] => shift_left_1bit:inst.in[25]
in[26] => shift_left_1bit:inst.in[26]
in[27] => shift_left_1bit:inst.in[27]
in[28] => shift_left_1bit:inst.in[28]
in[29] => shift_left_1bit:inst.in[29]
in[30] => shift_left_1bit:inst.in[30]
in[31] => shift_left_1bit:inst.in[31]


|ALU|shift_left_32bit:inst12|shift_left_16bit:inst4
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[0] => lpm_mux1:inst.data1x[16]
in[1] => lpm_mux1:inst.data0x[1]
in[1] => lpm_mux1:inst.data1x[17]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[18]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[19]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[20]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[21]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[22]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[23]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[24]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[25]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[26]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[27]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[28]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[29]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[30]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[31]
in[16] => lpm_mux1:inst.data0x[16]
in[17] => lpm_mux1:inst.data0x[17]
in[18] => lpm_mux1:inst.data0x[18]
in[19] => lpm_mux1:inst.data0x[19]
in[20] => lpm_mux1:inst.data0x[20]
in[21] => lpm_mux1:inst.data0x[21]
in[22] => lpm_mux1:inst.data0x[22]
in[23] => lpm_mux1:inst.data0x[23]
in[24] => lpm_mux1:inst.data0x[24]
in[25] => lpm_mux1:inst.data0x[25]
in[26] => lpm_mux1:inst.data0x[26]
in[27] => lpm_mux1:inst.data0x[27]
in[28] => lpm_mux1:inst.data0x[28]
in[29] => lpm_mux1:inst.data0x[29]
in[30] => lpm_mux1:inst.data0x[30]
in[31] => lpm_mux1:inst.data0x[31]


|ALU|shift_left_32bit:inst12|shift_left_16bit:inst4|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_left_32bit:inst12|shift_left_16bit:inst4|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_left_32bit:inst12|shift_left_16bit:inst4|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_left_32bit:inst12|shift_left_8bit:inst3
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[0] => lpm_mux1:inst.data1x[8]
in[1] => lpm_mux1:inst.data0x[1]
in[1] => lpm_mux1:inst.data1x[9]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[10]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[11]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[12]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[13]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[14]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[15]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[16]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[17]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[18]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[19]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[20]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[21]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[22]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[23]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[24]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[25]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[26]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[27]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[28]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[29]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[30]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[31]
in[24] => lpm_mux1:inst.data0x[24]
in[25] => lpm_mux1:inst.data0x[25]
in[26] => lpm_mux1:inst.data0x[26]
in[27] => lpm_mux1:inst.data0x[27]
in[28] => lpm_mux1:inst.data0x[28]
in[29] => lpm_mux1:inst.data0x[29]
in[30] => lpm_mux1:inst.data0x[30]
in[31] => lpm_mux1:inst.data0x[31]


|ALU|shift_left_32bit:inst12|shift_left_8bit:inst3|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_left_32bit:inst12|shift_left_8bit:inst3|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_left_32bit:inst12|shift_left_8bit:inst3|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_left_32bit:inst12|shift_left_4bit:inst2
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[0] => lpm_mux1:inst.data1x[4]
in[1] => lpm_mux1:inst.data0x[1]
in[1] => lpm_mux1:inst.data1x[5]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[6]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[7]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[8]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[9]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[10]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[11]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[12]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[13]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[14]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[15]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[16]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[17]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[18]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[19]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[20]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[21]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[22]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[23]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[24]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[25]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[26]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[27]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[28]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[29]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[30]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[31]
in[28] => lpm_mux1:inst.data0x[28]
in[29] => lpm_mux1:inst.data0x[29]
in[30] => lpm_mux1:inst.data0x[30]
in[31] => lpm_mux1:inst.data0x[31]


|ALU|shift_left_32bit:inst12|shift_left_4bit:inst2|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_left_32bit:inst12|shift_left_4bit:inst2|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_left_32bit:inst12|shift_left_4bit:inst2|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_left_32bit:inst12|shift_left_2bit:inst1
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[0] => lpm_mux1:inst.data1x[2]
in[1] => lpm_mux1:inst.data0x[1]
in[1] => lpm_mux1:inst.data1x[3]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[4]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[5]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[6]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[7]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[8]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[9]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[10]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[11]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[12]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[13]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[14]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[15]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[16]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[17]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[18]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[19]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[20]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[21]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[22]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[23]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[24]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[25]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[26]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[27]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[28]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[29]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[30]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[31]
in[30] => lpm_mux1:inst.data0x[30]
in[31] => lpm_mux1:inst.data0x[31]


|ALU|shift_left_32bit:inst12|shift_left_2bit:inst1|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_left_32bit:inst12|shift_left_2bit:inst1|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_left_32bit:inst12|shift_left_2bit:inst1|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_left_32bit:inst12|shift_left_1bit:inst
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[0] => lpm_mux1:inst.data1x[1]
in[1] => lpm_mux1:inst.data0x[1]
in[1] => lpm_mux1:inst.data1x[2]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[3]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[4]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[5]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[6]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[7]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[8]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[9]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[10]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[11]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[12]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[13]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[14]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[15]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[16]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[17]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[18]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[19]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[20]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[21]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[22]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[23]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[24]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[25]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[26]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[27]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[28]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[29]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[30]
in[30] => lpm_mux1:inst.data0x[30]
in[30] => lpm_mux1:inst.data1x[31]
in[31] => lpm_mux1:inst.data0x[31]


|ALU|shift_left_32bit:inst12|shift_left_1bit:inst|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_left_32bit:inst12|shift_left_1bit:inst|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_left_32bit:inst12|shift_left_1bit:inst|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_right_32bit:inst13
out[0] <= shift_right_16bit:inst4.out[0]
out[1] <= shift_right_16bit:inst4.out[1]
out[2] <= shift_right_16bit:inst4.out[2]
out[3] <= shift_right_16bit:inst4.out[3]
out[4] <= shift_right_16bit:inst4.out[4]
out[5] <= shift_right_16bit:inst4.out[5]
out[6] <= shift_right_16bit:inst4.out[6]
out[7] <= shift_right_16bit:inst4.out[7]
out[8] <= shift_right_16bit:inst4.out[8]
out[9] <= shift_right_16bit:inst4.out[9]
out[10] <= shift_right_16bit:inst4.out[10]
out[11] <= shift_right_16bit:inst4.out[11]
out[12] <= shift_right_16bit:inst4.out[12]
out[13] <= shift_right_16bit:inst4.out[13]
out[14] <= shift_right_16bit:inst4.out[14]
out[15] <= shift_right_16bit:inst4.out[15]
out[16] <= shift_right_16bit:inst4.out[16]
out[17] <= shift_right_16bit:inst4.out[17]
out[18] <= shift_right_16bit:inst4.out[18]
out[19] <= shift_right_16bit:inst4.out[19]
out[20] <= shift_right_16bit:inst4.out[20]
out[21] <= shift_right_16bit:inst4.out[21]
out[22] <= shift_right_16bit:inst4.out[22]
out[23] <= shift_right_16bit:inst4.out[23]
out[24] <= shift_right_16bit:inst4.out[24]
out[25] <= shift_right_16bit:inst4.out[25]
out[26] <= shift_right_16bit:inst4.out[26]
out[27] <= shift_right_16bit:inst4.out[27]
out[28] <= shift_right_16bit:inst4.out[28]
out[29] <= shift_right_16bit:inst4.out[29]
out[30] <= shift_right_16bit:inst4.out[30]
out[31] <= shift_right_16bit:inst4.out[31]
shamt[0] => shift_right_1bit:inst.en
shamt[1] => shift_right_2bit:inst1.en
shamt[2] => shift_right_4bit:inst2.en
shamt[3] => shift_right_8bit:inst3.en
shamt[4] => shift_right_16bit:inst4.en
in[0] => shift_right_1bit:inst.in[0]
in[1] => shift_right_1bit:inst.in[1]
in[2] => shift_right_1bit:inst.in[2]
in[3] => shift_right_1bit:inst.in[3]
in[4] => shift_right_1bit:inst.in[4]
in[5] => shift_right_1bit:inst.in[5]
in[6] => shift_right_1bit:inst.in[6]
in[7] => shift_right_1bit:inst.in[7]
in[8] => shift_right_1bit:inst.in[8]
in[9] => shift_right_1bit:inst.in[9]
in[10] => shift_right_1bit:inst.in[10]
in[11] => shift_right_1bit:inst.in[11]
in[12] => shift_right_1bit:inst.in[12]
in[13] => shift_right_1bit:inst.in[13]
in[14] => shift_right_1bit:inst.in[14]
in[15] => shift_right_1bit:inst.in[15]
in[16] => shift_right_1bit:inst.in[16]
in[17] => shift_right_1bit:inst.in[17]
in[18] => shift_right_1bit:inst.in[18]
in[19] => shift_right_1bit:inst.in[19]
in[20] => shift_right_1bit:inst.in[20]
in[21] => shift_right_1bit:inst.in[21]
in[22] => shift_right_1bit:inst.in[22]
in[23] => shift_right_1bit:inst.in[23]
in[24] => shift_right_1bit:inst.in[24]
in[25] => shift_right_1bit:inst.in[25]
in[26] => shift_right_1bit:inst.in[26]
in[27] => shift_right_1bit:inst.in[27]
in[28] => shift_right_1bit:inst.in[28]
in[29] => shift_right_1bit:inst.in[29]
in[30] => shift_right_1bit:inst.in[30]
in[31] => shift_right_1bit:inst.in[31]


|ALU|shift_right_32bit:inst13|shift_right_16bit:inst4
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[1] => lpm_mux1:inst.data0x[1]
in[2] => lpm_mux1:inst.data0x[2]
in[3] => lpm_mux1:inst.data0x[3]
in[4] => lpm_mux1:inst.data0x[4]
in[5] => lpm_mux1:inst.data0x[5]
in[6] => lpm_mux1:inst.data0x[6]
in[7] => lpm_mux1:inst.data0x[7]
in[8] => lpm_mux1:inst.data0x[8]
in[9] => lpm_mux1:inst.data0x[9]
in[10] => lpm_mux1:inst.data0x[10]
in[11] => lpm_mux1:inst.data0x[11]
in[12] => lpm_mux1:inst.data0x[12]
in[13] => lpm_mux1:inst.data0x[13]
in[14] => lpm_mux1:inst.data0x[14]
in[15] => lpm_mux1:inst.data0x[15]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[0]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[1]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[2]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[3]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[4]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[5]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[6]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[7]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[8]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[9]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[10]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[11]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[12]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[13]
in[30] => lpm_mux1:inst.data0x[30]
in[30] => lpm_mux1:inst.data1x[14]
in[31] => lpm_mux1:inst.data0x[31]
in[31] => lpm_mux1:inst.data1x[31]
in[31] => lpm_mux1:inst.data1x[30]
in[31] => lpm_mux1:inst.data1x[29]
in[31] => lpm_mux1:inst.data1x[28]
in[31] => lpm_mux1:inst.data1x[27]
in[31] => lpm_mux1:inst.data1x[26]
in[31] => lpm_mux1:inst.data1x[25]
in[31] => lpm_mux1:inst.data1x[24]
in[31] => lpm_mux1:inst.data1x[23]
in[31] => lpm_mux1:inst.data1x[22]
in[31] => lpm_mux1:inst.data1x[21]
in[31] => lpm_mux1:inst.data1x[20]
in[31] => lpm_mux1:inst.data1x[19]
in[31] => lpm_mux1:inst.data1x[18]
in[31] => lpm_mux1:inst.data1x[17]
in[31] => lpm_mux1:inst.data1x[16]
in[31] => lpm_mux1:inst.data1x[15]


|ALU|shift_right_32bit:inst13|shift_right_16bit:inst4|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_right_32bit:inst13|shift_right_16bit:inst4|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_right_32bit:inst13|shift_right_16bit:inst4|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_right_32bit:inst13|shift_right_8bit:inst3
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[1] => lpm_mux1:inst.data0x[1]
in[2] => lpm_mux1:inst.data0x[2]
in[3] => lpm_mux1:inst.data0x[3]
in[4] => lpm_mux1:inst.data0x[4]
in[5] => lpm_mux1:inst.data0x[5]
in[6] => lpm_mux1:inst.data0x[6]
in[7] => lpm_mux1:inst.data0x[7]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[0]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[1]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[2]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[3]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[4]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[5]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[6]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[7]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[8]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[9]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[10]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[11]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[12]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[13]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[14]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[15]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[16]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[17]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[18]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[19]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[20]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[21]
in[30] => lpm_mux1:inst.data0x[30]
in[30] => lpm_mux1:inst.data1x[22]
in[31] => lpm_mux1:inst.data0x[31]
in[31] => lpm_mux1:inst.data1x[31]
in[31] => lpm_mux1:inst.data1x[30]
in[31] => lpm_mux1:inst.data1x[29]
in[31] => lpm_mux1:inst.data1x[28]
in[31] => lpm_mux1:inst.data1x[27]
in[31] => lpm_mux1:inst.data1x[26]
in[31] => lpm_mux1:inst.data1x[25]
in[31] => lpm_mux1:inst.data1x[24]
in[31] => lpm_mux1:inst.data1x[23]


|ALU|shift_right_32bit:inst13|shift_right_8bit:inst3|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_right_32bit:inst13|shift_right_8bit:inst3|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_right_32bit:inst13|shift_right_8bit:inst3|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_right_32bit:inst13|shift_right_4bit:inst2
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[1] => lpm_mux1:inst.data0x[1]
in[2] => lpm_mux1:inst.data0x[2]
in[3] => lpm_mux1:inst.data0x[3]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[0]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[1]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[2]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[3]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[4]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[5]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[6]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[7]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[8]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[9]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[10]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[11]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[12]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[13]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[14]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[15]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[16]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[17]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[18]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[19]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[20]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[21]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[22]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[23]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[24]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[25]
in[30] => lpm_mux1:inst.data0x[30]
in[30] => lpm_mux1:inst.data1x[26]
in[31] => lpm_mux1:inst.data0x[31]
in[31] => lpm_mux1:inst.data1x[31]
in[31] => lpm_mux1:inst.data1x[30]
in[31] => lpm_mux1:inst.data1x[29]
in[31] => lpm_mux1:inst.data1x[28]
in[31] => lpm_mux1:inst.data1x[27]


|ALU|shift_right_32bit:inst13|shift_right_4bit:inst2|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_right_32bit:inst13|shift_right_4bit:inst2|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_right_32bit:inst13|shift_right_4bit:inst2|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_right_32bit:inst13|shift_right_2bit:inst1
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[1] => lpm_mux1:inst.data0x[1]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[0]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[1]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[2]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[3]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[4]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[5]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[6]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[7]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[8]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[9]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[10]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[11]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[12]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[13]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[14]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[15]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[16]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[17]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[18]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[19]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[20]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[21]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[22]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[23]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[24]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[25]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[26]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[27]
in[30] => lpm_mux1:inst.data0x[30]
in[30] => lpm_mux1:inst.data1x[28]
in[31] => lpm_mux1:inst.data0x[31]
in[31] => lpm_mux1:inst.data1x[31]
in[31] => lpm_mux1:inst.data1x[30]
in[31] => lpm_mux1:inst.data1x[29]


|ALU|shift_right_32bit:inst13|shift_right_2bit:inst1|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_right_32bit:inst13|shift_right_2bit:inst1|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_right_32bit:inst13|shift_right_2bit:inst1|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|shift_right_32bit:inst13|shift_right_1bit:inst
out[0] <= lpm_mux1:inst.result[0]
out[1] <= lpm_mux1:inst.result[1]
out[2] <= lpm_mux1:inst.result[2]
out[3] <= lpm_mux1:inst.result[3]
out[4] <= lpm_mux1:inst.result[4]
out[5] <= lpm_mux1:inst.result[5]
out[6] <= lpm_mux1:inst.result[6]
out[7] <= lpm_mux1:inst.result[7]
out[8] <= lpm_mux1:inst.result[8]
out[9] <= lpm_mux1:inst.result[9]
out[10] <= lpm_mux1:inst.result[10]
out[11] <= lpm_mux1:inst.result[11]
out[12] <= lpm_mux1:inst.result[12]
out[13] <= lpm_mux1:inst.result[13]
out[14] <= lpm_mux1:inst.result[14]
out[15] <= lpm_mux1:inst.result[15]
out[16] <= lpm_mux1:inst.result[16]
out[17] <= lpm_mux1:inst.result[17]
out[18] <= lpm_mux1:inst.result[18]
out[19] <= lpm_mux1:inst.result[19]
out[20] <= lpm_mux1:inst.result[20]
out[21] <= lpm_mux1:inst.result[21]
out[22] <= lpm_mux1:inst.result[22]
out[23] <= lpm_mux1:inst.result[23]
out[24] <= lpm_mux1:inst.result[24]
out[25] <= lpm_mux1:inst.result[25]
out[26] <= lpm_mux1:inst.result[26]
out[27] <= lpm_mux1:inst.result[27]
out[28] <= lpm_mux1:inst.result[28]
out[29] <= lpm_mux1:inst.result[29]
out[30] <= lpm_mux1:inst.result[30]
out[31] <= lpm_mux1:inst.result[31]
en => lpm_mux1:inst.sel
in[0] => lpm_mux1:inst.data0x[0]
in[1] => lpm_mux1:inst.data0x[1]
in[1] => lpm_mux1:inst.data1x[0]
in[2] => lpm_mux1:inst.data0x[2]
in[2] => lpm_mux1:inst.data1x[1]
in[3] => lpm_mux1:inst.data0x[3]
in[3] => lpm_mux1:inst.data1x[2]
in[4] => lpm_mux1:inst.data0x[4]
in[4] => lpm_mux1:inst.data1x[3]
in[5] => lpm_mux1:inst.data0x[5]
in[5] => lpm_mux1:inst.data1x[4]
in[6] => lpm_mux1:inst.data0x[6]
in[6] => lpm_mux1:inst.data1x[5]
in[7] => lpm_mux1:inst.data0x[7]
in[7] => lpm_mux1:inst.data1x[6]
in[8] => lpm_mux1:inst.data0x[8]
in[8] => lpm_mux1:inst.data1x[7]
in[9] => lpm_mux1:inst.data0x[9]
in[9] => lpm_mux1:inst.data1x[8]
in[10] => lpm_mux1:inst.data0x[10]
in[10] => lpm_mux1:inst.data1x[9]
in[11] => lpm_mux1:inst.data0x[11]
in[11] => lpm_mux1:inst.data1x[10]
in[12] => lpm_mux1:inst.data0x[12]
in[12] => lpm_mux1:inst.data1x[11]
in[13] => lpm_mux1:inst.data0x[13]
in[13] => lpm_mux1:inst.data1x[12]
in[14] => lpm_mux1:inst.data0x[14]
in[14] => lpm_mux1:inst.data1x[13]
in[15] => lpm_mux1:inst.data0x[15]
in[15] => lpm_mux1:inst.data1x[14]
in[16] => lpm_mux1:inst.data0x[16]
in[16] => lpm_mux1:inst.data1x[15]
in[17] => lpm_mux1:inst.data0x[17]
in[17] => lpm_mux1:inst.data1x[16]
in[18] => lpm_mux1:inst.data0x[18]
in[18] => lpm_mux1:inst.data1x[17]
in[19] => lpm_mux1:inst.data0x[19]
in[19] => lpm_mux1:inst.data1x[18]
in[20] => lpm_mux1:inst.data0x[20]
in[20] => lpm_mux1:inst.data1x[19]
in[21] => lpm_mux1:inst.data0x[21]
in[21] => lpm_mux1:inst.data1x[20]
in[22] => lpm_mux1:inst.data0x[22]
in[22] => lpm_mux1:inst.data1x[21]
in[23] => lpm_mux1:inst.data0x[23]
in[23] => lpm_mux1:inst.data1x[22]
in[24] => lpm_mux1:inst.data0x[24]
in[24] => lpm_mux1:inst.data1x[23]
in[25] => lpm_mux1:inst.data0x[25]
in[25] => lpm_mux1:inst.data1x[24]
in[26] => lpm_mux1:inst.data0x[26]
in[26] => lpm_mux1:inst.data1x[25]
in[27] => lpm_mux1:inst.data0x[27]
in[27] => lpm_mux1:inst.data1x[26]
in[28] => lpm_mux1:inst.data0x[28]
in[28] => lpm_mux1:inst.data1x[27]
in[29] => lpm_mux1:inst.data0x[29]
in[29] => lpm_mux1:inst.data1x[28]
in[30] => lpm_mux1:inst.data0x[30]
in[30] => lpm_mux1:inst.data1x[29]
in[31] => lpm_mux1:inst.data0x[31]
in[31] => lpm_mux1:inst.data1x[31]
in[31] => lpm_mux1:inst.data1x[30]


|ALU|shift_right_32bit:inst13|shift_right_1bit:inst|lpm_mux1:inst
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|shift_right_32bit:inst13|shift_right_1bit:inst|lpm_mux1:inst|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|shift_right_32bit:inst13|shift_right_1bit:inst|lpm_mux1:inst|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|lpm_mux5:inst15
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data0x[4] => LPM_MUX:lpm_mux_component.DATA[0][4]
data0x[5] => LPM_MUX:lpm_mux_component.DATA[0][5]
data0x[6] => LPM_MUX:lpm_mux_component.DATA[0][6]
data0x[7] => LPM_MUX:lpm_mux_component.DATA[0][7]
data0x[8] => LPM_MUX:lpm_mux_component.DATA[0][8]
data0x[9] => LPM_MUX:lpm_mux_component.DATA[0][9]
data0x[10] => LPM_MUX:lpm_mux_component.DATA[0][10]
data0x[11] => LPM_MUX:lpm_mux_component.DATA[0][11]
data0x[12] => LPM_MUX:lpm_mux_component.DATA[0][12]
data0x[13] => LPM_MUX:lpm_mux_component.DATA[0][13]
data0x[14] => LPM_MUX:lpm_mux_component.DATA[0][14]
data0x[15] => LPM_MUX:lpm_mux_component.DATA[0][15]
data0x[16] => LPM_MUX:lpm_mux_component.DATA[0][16]
data0x[17] => LPM_MUX:lpm_mux_component.DATA[0][17]
data0x[18] => LPM_MUX:lpm_mux_component.DATA[0][18]
data0x[19] => LPM_MUX:lpm_mux_component.DATA[0][19]
data0x[20] => LPM_MUX:lpm_mux_component.DATA[0][20]
data0x[21] => LPM_MUX:lpm_mux_component.DATA[0][21]
data0x[22] => LPM_MUX:lpm_mux_component.DATA[0][22]
data0x[23] => LPM_MUX:lpm_mux_component.DATA[0][23]
data0x[24] => LPM_MUX:lpm_mux_component.DATA[0][24]
data0x[25] => LPM_MUX:lpm_mux_component.DATA[0][25]
data0x[26] => LPM_MUX:lpm_mux_component.DATA[0][26]
data0x[27] => LPM_MUX:lpm_mux_component.DATA[0][27]
data0x[28] => LPM_MUX:lpm_mux_component.DATA[0][28]
data0x[29] => LPM_MUX:lpm_mux_component.DATA[0][29]
data0x[30] => LPM_MUX:lpm_mux_component.DATA[0][30]
data0x[31] => LPM_MUX:lpm_mux_component.DATA[0][31]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data1x[4] => LPM_MUX:lpm_mux_component.DATA[1][4]
data1x[5] => LPM_MUX:lpm_mux_component.DATA[1][5]
data1x[6] => LPM_MUX:lpm_mux_component.DATA[1][6]
data1x[7] => LPM_MUX:lpm_mux_component.DATA[1][7]
data1x[8] => LPM_MUX:lpm_mux_component.DATA[1][8]
data1x[9] => LPM_MUX:lpm_mux_component.DATA[1][9]
data1x[10] => LPM_MUX:lpm_mux_component.DATA[1][10]
data1x[11] => LPM_MUX:lpm_mux_component.DATA[1][11]
data1x[12] => LPM_MUX:lpm_mux_component.DATA[1][12]
data1x[13] => LPM_MUX:lpm_mux_component.DATA[1][13]
data1x[14] => LPM_MUX:lpm_mux_component.DATA[1][14]
data1x[15] => LPM_MUX:lpm_mux_component.DATA[1][15]
data1x[16] => LPM_MUX:lpm_mux_component.DATA[1][16]
data1x[17] => LPM_MUX:lpm_mux_component.DATA[1][17]
data1x[18] => LPM_MUX:lpm_mux_component.DATA[1][18]
data1x[19] => LPM_MUX:lpm_mux_component.DATA[1][19]
data1x[20] => LPM_MUX:lpm_mux_component.DATA[1][20]
data1x[21] => LPM_MUX:lpm_mux_component.DATA[1][21]
data1x[22] => LPM_MUX:lpm_mux_component.DATA[1][22]
data1x[23] => LPM_MUX:lpm_mux_component.DATA[1][23]
data1x[24] => LPM_MUX:lpm_mux_component.DATA[1][24]
data1x[25] => LPM_MUX:lpm_mux_component.DATA[1][25]
data1x[26] => LPM_MUX:lpm_mux_component.DATA[1][26]
data1x[27] => LPM_MUX:lpm_mux_component.DATA[1][27]
data1x[28] => LPM_MUX:lpm_mux_component.DATA[1][28]
data1x[29] => LPM_MUX:lpm_mux_component.DATA[1][29]
data1x[30] => LPM_MUX:lpm_mux_component.DATA[1][30]
data1x[31] => LPM_MUX:lpm_mux_component.DATA[1][31]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]
result[4] <= LPM_MUX:lpm_mux_component.RESULT[4]
result[5] <= LPM_MUX:lpm_mux_component.RESULT[5]
result[6] <= LPM_MUX:lpm_mux_component.RESULT[6]
result[7] <= LPM_MUX:lpm_mux_component.RESULT[7]
result[8] <= LPM_MUX:lpm_mux_component.RESULT[8]
result[9] <= LPM_MUX:lpm_mux_component.RESULT[9]
result[10] <= LPM_MUX:lpm_mux_component.RESULT[10]
result[11] <= LPM_MUX:lpm_mux_component.RESULT[11]
result[12] <= LPM_MUX:lpm_mux_component.RESULT[12]
result[13] <= LPM_MUX:lpm_mux_component.RESULT[13]
result[14] <= LPM_MUX:lpm_mux_component.RESULT[14]
result[15] <= LPM_MUX:lpm_mux_component.RESULT[15]
result[16] <= LPM_MUX:lpm_mux_component.RESULT[16]
result[17] <= LPM_MUX:lpm_mux_component.RESULT[17]
result[18] <= LPM_MUX:lpm_mux_component.RESULT[18]
result[19] <= LPM_MUX:lpm_mux_component.RESULT[19]
result[20] <= LPM_MUX:lpm_mux_component.RESULT[20]
result[21] <= LPM_MUX:lpm_mux_component.RESULT[21]
result[22] <= LPM_MUX:lpm_mux_component.RESULT[22]
result[23] <= LPM_MUX:lpm_mux_component.RESULT[23]
result[24] <= LPM_MUX:lpm_mux_component.RESULT[24]
result[25] <= LPM_MUX:lpm_mux_component.RESULT[25]
result[26] <= LPM_MUX:lpm_mux_component.RESULT[26]
result[27] <= LPM_MUX:lpm_mux_component.RESULT[27]
result[28] <= LPM_MUX:lpm_mux_component.RESULT[28]
result[29] <= LPM_MUX:lpm_mux_component.RESULT[29]
result[30] <= LPM_MUX:lpm_mux_component.RESULT[30]
result[31] <= LPM_MUX:lpm_mux_component.RESULT[31]


|ALU|lpm_mux5:inst15|LPM_MUX:lpm_mux_component
data[0][0] => mux_t7e:auto_generated.data[0]
data[0][1] => mux_t7e:auto_generated.data[1]
data[0][2] => mux_t7e:auto_generated.data[2]
data[0][3] => mux_t7e:auto_generated.data[3]
data[0][4] => mux_t7e:auto_generated.data[4]
data[0][5] => mux_t7e:auto_generated.data[5]
data[0][6] => mux_t7e:auto_generated.data[6]
data[0][7] => mux_t7e:auto_generated.data[7]
data[0][8] => mux_t7e:auto_generated.data[8]
data[0][9] => mux_t7e:auto_generated.data[9]
data[0][10] => mux_t7e:auto_generated.data[10]
data[0][11] => mux_t7e:auto_generated.data[11]
data[0][12] => mux_t7e:auto_generated.data[12]
data[0][13] => mux_t7e:auto_generated.data[13]
data[0][14] => mux_t7e:auto_generated.data[14]
data[0][15] => mux_t7e:auto_generated.data[15]
data[0][16] => mux_t7e:auto_generated.data[16]
data[0][17] => mux_t7e:auto_generated.data[17]
data[0][18] => mux_t7e:auto_generated.data[18]
data[0][19] => mux_t7e:auto_generated.data[19]
data[0][20] => mux_t7e:auto_generated.data[20]
data[0][21] => mux_t7e:auto_generated.data[21]
data[0][22] => mux_t7e:auto_generated.data[22]
data[0][23] => mux_t7e:auto_generated.data[23]
data[0][24] => mux_t7e:auto_generated.data[24]
data[0][25] => mux_t7e:auto_generated.data[25]
data[0][26] => mux_t7e:auto_generated.data[26]
data[0][27] => mux_t7e:auto_generated.data[27]
data[0][28] => mux_t7e:auto_generated.data[28]
data[0][29] => mux_t7e:auto_generated.data[29]
data[0][30] => mux_t7e:auto_generated.data[30]
data[0][31] => mux_t7e:auto_generated.data[31]
data[1][0] => mux_t7e:auto_generated.data[32]
data[1][1] => mux_t7e:auto_generated.data[33]
data[1][2] => mux_t7e:auto_generated.data[34]
data[1][3] => mux_t7e:auto_generated.data[35]
data[1][4] => mux_t7e:auto_generated.data[36]
data[1][5] => mux_t7e:auto_generated.data[37]
data[1][6] => mux_t7e:auto_generated.data[38]
data[1][7] => mux_t7e:auto_generated.data[39]
data[1][8] => mux_t7e:auto_generated.data[40]
data[1][9] => mux_t7e:auto_generated.data[41]
data[1][10] => mux_t7e:auto_generated.data[42]
data[1][11] => mux_t7e:auto_generated.data[43]
data[1][12] => mux_t7e:auto_generated.data[44]
data[1][13] => mux_t7e:auto_generated.data[45]
data[1][14] => mux_t7e:auto_generated.data[46]
data[1][15] => mux_t7e:auto_generated.data[47]
data[1][16] => mux_t7e:auto_generated.data[48]
data[1][17] => mux_t7e:auto_generated.data[49]
data[1][18] => mux_t7e:auto_generated.data[50]
data[1][19] => mux_t7e:auto_generated.data[51]
data[1][20] => mux_t7e:auto_generated.data[52]
data[1][21] => mux_t7e:auto_generated.data[53]
data[1][22] => mux_t7e:auto_generated.data[54]
data[1][23] => mux_t7e:auto_generated.data[55]
data[1][24] => mux_t7e:auto_generated.data[56]
data[1][25] => mux_t7e:auto_generated.data[57]
data[1][26] => mux_t7e:auto_generated.data[58]
data[1][27] => mux_t7e:auto_generated.data[59]
data[1][28] => mux_t7e:auto_generated.data[60]
data[1][29] => mux_t7e:auto_generated.data[61]
data[1][30] => mux_t7e:auto_generated.data[62]
data[1][31] => mux_t7e:auto_generated.data[63]
sel[0] => mux_t7e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_t7e:auto_generated.result[0]
result[1] <= mux_t7e:auto_generated.result[1]
result[2] <= mux_t7e:auto_generated.result[2]
result[3] <= mux_t7e:auto_generated.result[3]
result[4] <= mux_t7e:auto_generated.result[4]
result[5] <= mux_t7e:auto_generated.result[5]
result[6] <= mux_t7e:auto_generated.result[6]
result[7] <= mux_t7e:auto_generated.result[7]
result[8] <= mux_t7e:auto_generated.result[8]
result[9] <= mux_t7e:auto_generated.result[9]
result[10] <= mux_t7e:auto_generated.result[10]
result[11] <= mux_t7e:auto_generated.result[11]
result[12] <= mux_t7e:auto_generated.result[12]
result[13] <= mux_t7e:auto_generated.result[13]
result[14] <= mux_t7e:auto_generated.result[14]
result[15] <= mux_t7e:auto_generated.result[15]
result[16] <= mux_t7e:auto_generated.result[16]
result[17] <= mux_t7e:auto_generated.result[17]
result[18] <= mux_t7e:auto_generated.result[18]
result[19] <= mux_t7e:auto_generated.result[19]
result[20] <= mux_t7e:auto_generated.result[20]
result[21] <= mux_t7e:auto_generated.result[21]
result[22] <= mux_t7e:auto_generated.result[22]
result[23] <= mux_t7e:auto_generated.result[23]
result[24] <= mux_t7e:auto_generated.result[24]
result[25] <= mux_t7e:auto_generated.result[25]
result[26] <= mux_t7e:auto_generated.result[26]
result[27] <= mux_t7e:auto_generated.result[27]
result[28] <= mux_t7e:auto_generated.result[28]
result[29] <= mux_t7e:auto_generated.result[29]
result[30] <= mux_t7e:auto_generated.result[30]
result[31] <= mux_t7e:auto_generated.result[31]


|ALU|lpm_mux5:inst15|LPM_MUX:lpm_mux_component|mux_t7e:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|eq_32bit:inst14
out <= inst2.DB_MAX_OUTPUT_PORT_TYPE
a[0] => eq_16bit:inst.a[0]
a[1] => eq_16bit:inst.a[1]
a[2] => eq_16bit:inst.a[2]
a[3] => eq_16bit:inst.a[3]
a[4] => eq_16bit:inst.a[4]
a[5] => eq_16bit:inst.a[5]
a[6] => eq_16bit:inst.a[6]
a[7] => eq_16bit:inst.a[7]
a[8] => eq_16bit:inst.a[8]
a[9] => eq_16bit:inst.a[9]
a[10] => eq_16bit:inst.a[10]
a[11] => eq_16bit:inst.a[11]
a[12] => eq_16bit:inst.a[12]
a[13] => eq_16bit:inst.a[13]
a[14] => eq_16bit:inst.a[14]
a[15] => eq_16bit:inst.a[15]
a[16] => eq_16bit:inst1.a[0]
a[17] => eq_16bit:inst1.a[1]
a[18] => eq_16bit:inst1.a[2]
a[19] => eq_16bit:inst1.a[3]
a[20] => eq_16bit:inst1.a[4]
a[21] => eq_16bit:inst1.a[5]
a[22] => eq_16bit:inst1.a[6]
a[23] => eq_16bit:inst1.a[7]
a[24] => eq_16bit:inst1.a[8]
a[25] => eq_16bit:inst1.a[9]
a[26] => eq_16bit:inst1.a[10]
a[27] => eq_16bit:inst1.a[11]
a[28] => eq_16bit:inst1.a[12]
a[29] => eq_16bit:inst1.a[13]
a[30] => eq_16bit:inst1.a[14]
a[31] => eq_16bit:inst1.a[15]
b[0] => eq_16bit:inst.b[0]
b[1] => eq_16bit:inst.b[1]
b[2] => eq_16bit:inst.b[2]
b[3] => eq_16bit:inst.b[3]
b[4] => eq_16bit:inst.b[4]
b[5] => eq_16bit:inst.b[5]
b[6] => eq_16bit:inst.b[6]
b[7] => eq_16bit:inst.b[7]
b[8] => eq_16bit:inst.b[8]
b[9] => eq_16bit:inst.b[9]
b[10] => eq_16bit:inst.b[10]
b[11] => eq_16bit:inst.b[11]
b[12] => eq_16bit:inst.b[12]
b[13] => eq_16bit:inst.b[13]
b[14] => eq_16bit:inst.b[14]
b[15] => eq_16bit:inst.b[15]
b[16] => eq_16bit:inst1.b[0]
b[17] => eq_16bit:inst1.b[1]
b[18] => eq_16bit:inst1.b[2]
b[19] => eq_16bit:inst1.b[3]
b[20] => eq_16bit:inst1.b[4]
b[21] => eq_16bit:inst1.b[5]
b[22] => eq_16bit:inst1.b[6]
b[23] => eq_16bit:inst1.b[7]
b[24] => eq_16bit:inst1.b[8]
b[25] => eq_16bit:inst1.b[9]
b[26] => eq_16bit:inst1.b[10]
b[27] => eq_16bit:inst1.b[11]
b[28] => eq_16bit:inst1.b[12]
b[29] => eq_16bit:inst1.b[13]
b[30] => eq_16bit:inst1.b[14]
b[31] => eq_16bit:inst1.b[15]


|ALU|eq_32bit:inst14|eq_16bit:inst1
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => eq_4bit:inst.a[0]
a[1] => eq_4bit:inst.a[1]
a[2] => eq_4bit:inst.a[2]
a[3] => eq_4bit:inst.a[3]
a[4] => eq_4bit:inst4.a[0]
a[5] => eq_4bit:inst4.a[1]
a[6] => eq_4bit:inst4.a[2]
a[7] => eq_4bit:inst4.a[3]
a[8] => eq_4bit:inst6.a[0]
a[9] => eq_4bit:inst6.a[1]
a[10] => eq_4bit:inst6.a[2]
a[11] => eq_4bit:inst6.a[3]
a[12] => eq_4bit:inst5.a[0]
a[13] => eq_4bit:inst5.a[1]
a[14] => eq_4bit:inst5.a[2]
a[15] => eq_4bit:inst5.a[3]
b[0] => eq_4bit:inst.b[0]
b[1] => eq_4bit:inst.b[1]
b[2] => eq_4bit:inst.b[2]
b[3] => eq_4bit:inst.b[3]
b[4] => eq_4bit:inst4.b[0]
b[5] => eq_4bit:inst4.b[1]
b[6] => eq_4bit:inst4.b[2]
b[7] => eq_4bit:inst4.b[3]
b[8] => eq_4bit:inst6.b[0]
b[9] => eq_4bit:inst6.b[1]
b[10] => eq_4bit:inst6.b[2]
b[11] => eq_4bit:inst6.b[3]
b[12] => eq_4bit:inst5.b[0]
b[13] => eq_4bit:inst5.b[1]
b[14] => eq_4bit:inst5.b[2]
b[15] => eq_4bit:inst5.b[3]


|ALU|eq_32bit:inst14|eq_16bit:inst1|eq_4bit:inst5
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst1|eq_4bit:inst6
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst1|eq_4bit:inst4
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst1|eq_4bit:inst
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => eq_4bit:inst.a[0]
a[1] => eq_4bit:inst.a[1]
a[2] => eq_4bit:inst.a[2]
a[3] => eq_4bit:inst.a[3]
a[4] => eq_4bit:inst4.a[0]
a[5] => eq_4bit:inst4.a[1]
a[6] => eq_4bit:inst4.a[2]
a[7] => eq_4bit:inst4.a[3]
a[8] => eq_4bit:inst6.a[0]
a[9] => eq_4bit:inst6.a[1]
a[10] => eq_4bit:inst6.a[2]
a[11] => eq_4bit:inst6.a[3]
a[12] => eq_4bit:inst5.a[0]
a[13] => eq_4bit:inst5.a[1]
a[14] => eq_4bit:inst5.a[2]
a[15] => eq_4bit:inst5.a[3]
b[0] => eq_4bit:inst.b[0]
b[1] => eq_4bit:inst.b[1]
b[2] => eq_4bit:inst.b[2]
b[3] => eq_4bit:inst.b[3]
b[4] => eq_4bit:inst4.b[0]
b[5] => eq_4bit:inst4.b[1]
b[6] => eq_4bit:inst4.b[2]
b[7] => eq_4bit:inst4.b[3]
b[8] => eq_4bit:inst6.b[0]
b[9] => eq_4bit:inst6.b[1]
b[10] => eq_4bit:inst6.b[2]
b[11] => eq_4bit:inst6.b[3]
b[12] => eq_4bit:inst5.b[0]
b[13] => eq_4bit:inst5.b[1]
b[14] => eq_4bit:inst5.b[2]
b[15] => eq_4bit:inst5.b[3]


|ALU|eq_32bit:inst14|eq_16bit:inst|eq_4bit:inst5
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst|eq_4bit:inst6
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst|eq_4bit:inst4
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|eq_32bit:inst14|eq_16bit:inst|eq_4bit:inst
out <= inst3.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst.IN0
a[1] => inst4.IN0
a[2] => inst5.IN0
a[3] => inst6.IN0
b[0] => inst.IN1
b[1] => inst4.IN1
b[2] => inst5.IN1
b[3] => inst6.IN1


|ALU|agb_32bit:inst18
out[0] <= lpm_mux3:inst3.result[0]
out[1] <= lpm_mux3:inst3.result[1]
out[2] <= lpm_mux3:inst3.result[2]
out[3] <= lpm_mux3:inst3.result[3]
out[4] <= lpm_mux3:inst3.result[4]
out[5] <= lpm_mux3:inst3.result[5]
out[6] <= lpm_mux3:inst3.result[6]
out[7] <= lpm_mux3:inst3.result[7]
out[8] <= lpm_mux3:inst3.result[8]
out[9] <= lpm_mux3:inst3.result[9]
out[10] <= lpm_mux3:inst3.result[10]
out[11] <= lpm_mux3:inst3.result[11]
out[12] <= lpm_mux3:inst3.result[12]
out[13] <= lpm_mux3:inst3.result[13]
out[14] <= lpm_mux3:inst3.result[14]
out[15] <= lpm_mux3:inst3.result[15]
out[16] <= lpm_mux3:inst3.result[16]
out[17] <= lpm_mux3:inst3.result[17]
out[18] <= lpm_mux3:inst3.result[18]
out[19] <= lpm_mux3:inst3.result[19]
out[20] <= lpm_mux3:inst3.result[20]
out[21] <= lpm_mux3:inst3.result[21]
out[22] <= lpm_mux3:inst3.result[22]
out[23] <= lpm_mux3:inst3.result[23]
out[24] <= lpm_mux3:inst3.result[24]
out[25] <= lpm_mux3:inst3.result[25]
out[26] <= lpm_mux3:inst3.result[26]
out[27] <= lpm_mux3:inst3.result[27]
out[28] <= lpm_mux3:inst3.result[28]
out[29] <= lpm_mux3:inst3.result[29]
out[30] <= lpm_mux3:inst3.result[30]
out[31] <= lpm_mux3:inst3.result[31]
a[0] => agb_16bit:inst.a[0]
a[0] => lpm_mux3:inst3.data1x[0]
a[1] => agb_16bit:inst.a[1]
a[1] => lpm_mux3:inst3.data1x[1]
a[2] => agb_16bit:inst.a[2]
a[2] => lpm_mux3:inst3.data1x[2]
a[3] => agb_16bit:inst.a[3]
a[3] => lpm_mux3:inst3.data1x[3]
a[4] => agb_16bit:inst.a[4]
a[4] => lpm_mux3:inst3.data1x[4]
a[5] => agb_16bit:inst.a[5]
a[5] => lpm_mux3:inst3.data1x[5]
a[6] => agb_16bit:inst.a[6]
a[6] => lpm_mux3:inst3.data1x[6]
a[7] => agb_16bit:inst.a[7]
a[7] => lpm_mux3:inst3.data1x[7]
a[8] => agb_16bit:inst.a[8]
a[8] => lpm_mux3:inst3.data1x[8]
a[9] => agb_16bit:inst.a[9]
a[9] => lpm_mux3:inst3.data1x[9]
a[10] => agb_16bit:inst.a[10]
a[10] => lpm_mux3:inst3.data1x[10]
a[11] => agb_16bit:inst.a[11]
a[11] => lpm_mux3:inst3.data1x[11]
a[12] => agb_16bit:inst.a[12]
a[12] => lpm_mux3:inst3.data1x[12]
a[13] => agb_16bit:inst.a[13]
a[13] => lpm_mux3:inst3.data1x[13]
a[14] => agb_16bit:inst.a[14]
a[14] => lpm_mux3:inst3.data1x[14]
a[15] => agb_16bit:inst.a[15]
a[15] => lpm_mux3:inst3.data1x[15]
a[16] => agb_16bit:inst1.a[0]
a[16] => lpm_mux3:inst3.data1x[16]
a[17] => agb_16bit:inst1.a[1]
a[17] => lpm_mux3:inst3.data1x[17]
a[18] => agb_16bit:inst1.a[2]
a[18] => lpm_mux3:inst3.data1x[18]
a[19] => agb_16bit:inst1.a[3]
a[19] => lpm_mux3:inst3.data1x[19]
a[20] => agb_16bit:inst1.a[4]
a[20] => lpm_mux3:inst3.data1x[20]
a[21] => agb_16bit:inst1.a[5]
a[21] => lpm_mux3:inst3.data1x[21]
a[22] => agb_16bit:inst1.a[6]
a[22] => lpm_mux3:inst3.data1x[22]
a[23] => agb_16bit:inst1.a[7]
a[23] => lpm_mux3:inst3.data1x[23]
a[24] => agb_16bit:inst1.a[8]
a[24] => lpm_mux3:inst3.data1x[24]
a[25] => agb_16bit:inst1.a[9]
a[25] => lpm_mux3:inst3.data1x[25]
a[26] => agb_16bit:inst1.a[10]
a[26] => lpm_mux3:inst3.data1x[26]
a[27] => agb_16bit:inst1.a[11]
a[27] => lpm_mux3:inst3.data1x[27]
a[28] => agb_16bit:inst1.a[12]
a[28] => lpm_mux3:inst3.data1x[28]
a[29] => agb_16bit:inst1.a[13]
a[29] => lpm_mux3:inst3.data1x[29]
a[30] => agb_16bit:inst1.a[14]
a[30] => lpm_mux3:inst3.data1x[30]
a[31] => agb_16bit:inst1.a[15]
a[31] => lpm_mux3:inst3.data1x[31]
b[0] => agb_16bit:inst.b[0]
b[0] => lpm_mux3:inst3.data0x[0]
b[1] => agb_16bit:inst.b[1]
b[1] => lpm_mux3:inst3.data0x[1]
b[2] => agb_16bit:inst.b[2]
b[2] => lpm_mux3:inst3.data0x[2]
b[3] => agb_16bit:inst.b[3]
b[3] => lpm_mux3:inst3.data0x[3]
b[4] => agb_16bit:inst.b[4]
b[4] => lpm_mux3:inst3.data0x[4]
b[5] => agb_16bit:inst.b[5]
b[5] => lpm_mux3:inst3.data0x[5]
b[6] => agb_16bit:inst.b[6]
b[6] => lpm_mux3:inst3.data0x[6]
b[7] => agb_16bit:inst.b[7]
b[7] => lpm_mux3:inst3.data0x[7]
b[8] => agb_16bit:inst.b[8]
b[8] => lpm_mux3:inst3.data0x[8]
b[9] => agb_16bit:inst.b[9]
b[9] => lpm_mux3:inst3.data0x[9]
b[10] => agb_16bit:inst.b[10]
b[10] => lpm_mux3:inst3.data0x[10]
b[11] => agb_16bit:inst.b[11]
b[11] => lpm_mux3:inst3.data0x[11]
b[12] => agb_16bit:inst.b[12]
b[12] => lpm_mux3:inst3.data0x[12]
b[13] => agb_16bit:inst.b[13]
b[13] => lpm_mux3:inst3.data0x[13]
b[14] => agb_16bit:inst.b[14]
b[14] => lpm_mux3:inst3.data0x[14]
b[15] => agb_16bit:inst.b[15]
b[15] => lpm_mux3:inst3.data0x[15]
b[16] => agb_16bit:inst1.b[0]
b[16] => lpm_mux3:inst3.data0x[16]
b[17] => agb_16bit:inst1.b[1]
b[17] => lpm_mux3:inst3.data0x[17]
b[18] => agb_16bit:inst1.b[2]
b[18] => lpm_mux3:inst3.data0x[18]
b[19] => agb_16bit:inst1.b[3]
b[19] => lpm_mux3:inst3.data0x[19]
b[20] => agb_16bit:inst1.b[4]
b[20] => lpm_mux3:inst3.data0x[20]
b[21] => agb_16bit:inst1.b[5]
b[21] => lpm_mux3:inst3.data0x[21]
b[22] => agb_16bit:inst1.b[6]
b[22] => lpm_mux3:inst3.data0x[22]
b[23] => agb_16bit:inst1.b[7]
b[23] => lpm_mux3:inst3.data0x[23]
b[24] => agb_16bit:inst1.b[8]
b[24] => lpm_mux3:inst3.data0x[24]
b[25] => agb_16bit:inst1.b[9]
b[25] => lpm_mux3:inst3.data0x[25]
b[26] => agb_16bit:inst1.b[10]
b[26] => lpm_mux3:inst3.data0x[26]
b[27] => agb_16bit:inst1.b[11]
b[27] => lpm_mux3:inst3.data0x[27]
b[28] => agb_16bit:inst1.b[12]
b[28] => lpm_mux3:inst3.data0x[28]
b[29] => agb_16bit:inst1.b[13]
b[29] => lpm_mux3:inst3.data0x[29]
b[30] => agb_16bit:inst1.b[14]
b[30] => lpm_mux3:inst3.data0x[30]
b[31] => agb_16bit:inst1.b[15]
b[31] => lpm_mux3:inst3.data0x[31]


|ALU|agb_32bit:inst18|lpm_mux3:inst3
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data0x[16] => lpm_mux:lpm_mux_component.data[0][16]
data0x[17] => lpm_mux:lpm_mux_component.data[0][17]
data0x[18] => lpm_mux:lpm_mux_component.data[0][18]
data0x[19] => lpm_mux:lpm_mux_component.data[0][19]
data0x[20] => lpm_mux:lpm_mux_component.data[0][20]
data0x[21] => lpm_mux:lpm_mux_component.data[0][21]
data0x[22] => lpm_mux:lpm_mux_component.data[0][22]
data0x[23] => lpm_mux:lpm_mux_component.data[0][23]
data0x[24] => lpm_mux:lpm_mux_component.data[0][24]
data0x[25] => lpm_mux:lpm_mux_component.data[0][25]
data0x[26] => lpm_mux:lpm_mux_component.data[0][26]
data0x[27] => lpm_mux:lpm_mux_component.data[0][27]
data0x[28] => lpm_mux:lpm_mux_component.data[0][28]
data0x[29] => lpm_mux:lpm_mux_component.data[0][29]
data0x[30] => lpm_mux:lpm_mux_component.data[0][30]
data0x[31] => lpm_mux:lpm_mux_component.data[0][31]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data1x[16] => lpm_mux:lpm_mux_component.data[1][16]
data1x[17] => lpm_mux:lpm_mux_component.data[1][17]
data1x[18] => lpm_mux:lpm_mux_component.data[1][18]
data1x[19] => lpm_mux:lpm_mux_component.data[1][19]
data1x[20] => lpm_mux:lpm_mux_component.data[1][20]
data1x[21] => lpm_mux:lpm_mux_component.data[1][21]
data1x[22] => lpm_mux:lpm_mux_component.data[1][22]
data1x[23] => lpm_mux:lpm_mux_component.data[1][23]
data1x[24] => lpm_mux:lpm_mux_component.data[1][24]
data1x[25] => lpm_mux:lpm_mux_component.data[1][25]
data1x[26] => lpm_mux:lpm_mux_component.data[1][26]
data1x[27] => lpm_mux:lpm_mux_component.data[1][27]
data1x[28] => lpm_mux:lpm_mux_component.data[1][28]
data1x[29] => lpm_mux:lpm_mux_component.data[1][29]
data1x[30] => lpm_mux:lpm_mux_component.data[1][30]
data1x[31] => lpm_mux:lpm_mux_component.data[1][31]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]
result[16] <= lpm_mux:lpm_mux_component.result[16]
result[17] <= lpm_mux:lpm_mux_component.result[17]
result[18] <= lpm_mux:lpm_mux_component.result[18]
result[19] <= lpm_mux:lpm_mux_component.result[19]
result[20] <= lpm_mux:lpm_mux_component.result[20]
result[21] <= lpm_mux:lpm_mux_component.result[21]
result[22] <= lpm_mux:lpm_mux_component.result[22]
result[23] <= lpm_mux:lpm_mux_component.result[23]
result[24] <= lpm_mux:lpm_mux_component.result[24]
result[25] <= lpm_mux:lpm_mux_component.result[25]
result[26] <= lpm_mux:lpm_mux_component.result[26]
result[27] <= lpm_mux:lpm_mux_component.result[27]
result[28] <= lpm_mux:lpm_mux_component.result[28]
result[29] <= lpm_mux:lpm_mux_component.result[29]
result[30] <= lpm_mux:lpm_mux_component.result[30]
result[31] <= lpm_mux:lpm_mux_component.result[31]


|ALU|agb_32bit:inst18|lpm_mux3:inst3|LPM_MUX:lpm_mux_component
data[0][0] => mux_irc:auto_generated.data[0]
data[0][1] => mux_irc:auto_generated.data[1]
data[0][2] => mux_irc:auto_generated.data[2]
data[0][3] => mux_irc:auto_generated.data[3]
data[0][4] => mux_irc:auto_generated.data[4]
data[0][5] => mux_irc:auto_generated.data[5]
data[0][6] => mux_irc:auto_generated.data[6]
data[0][7] => mux_irc:auto_generated.data[7]
data[0][8] => mux_irc:auto_generated.data[8]
data[0][9] => mux_irc:auto_generated.data[9]
data[0][10] => mux_irc:auto_generated.data[10]
data[0][11] => mux_irc:auto_generated.data[11]
data[0][12] => mux_irc:auto_generated.data[12]
data[0][13] => mux_irc:auto_generated.data[13]
data[0][14] => mux_irc:auto_generated.data[14]
data[0][15] => mux_irc:auto_generated.data[15]
data[0][16] => mux_irc:auto_generated.data[16]
data[0][17] => mux_irc:auto_generated.data[17]
data[0][18] => mux_irc:auto_generated.data[18]
data[0][19] => mux_irc:auto_generated.data[19]
data[0][20] => mux_irc:auto_generated.data[20]
data[0][21] => mux_irc:auto_generated.data[21]
data[0][22] => mux_irc:auto_generated.data[22]
data[0][23] => mux_irc:auto_generated.data[23]
data[0][24] => mux_irc:auto_generated.data[24]
data[0][25] => mux_irc:auto_generated.data[25]
data[0][26] => mux_irc:auto_generated.data[26]
data[0][27] => mux_irc:auto_generated.data[27]
data[0][28] => mux_irc:auto_generated.data[28]
data[0][29] => mux_irc:auto_generated.data[29]
data[0][30] => mux_irc:auto_generated.data[30]
data[0][31] => mux_irc:auto_generated.data[31]
data[1][0] => mux_irc:auto_generated.data[32]
data[1][1] => mux_irc:auto_generated.data[33]
data[1][2] => mux_irc:auto_generated.data[34]
data[1][3] => mux_irc:auto_generated.data[35]
data[1][4] => mux_irc:auto_generated.data[36]
data[1][5] => mux_irc:auto_generated.data[37]
data[1][6] => mux_irc:auto_generated.data[38]
data[1][7] => mux_irc:auto_generated.data[39]
data[1][8] => mux_irc:auto_generated.data[40]
data[1][9] => mux_irc:auto_generated.data[41]
data[1][10] => mux_irc:auto_generated.data[42]
data[1][11] => mux_irc:auto_generated.data[43]
data[1][12] => mux_irc:auto_generated.data[44]
data[1][13] => mux_irc:auto_generated.data[45]
data[1][14] => mux_irc:auto_generated.data[46]
data[1][15] => mux_irc:auto_generated.data[47]
data[1][16] => mux_irc:auto_generated.data[48]
data[1][17] => mux_irc:auto_generated.data[49]
data[1][18] => mux_irc:auto_generated.data[50]
data[1][19] => mux_irc:auto_generated.data[51]
data[1][20] => mux_irc:auto_generated.data[52]
data[1][21] => mux_irc:auto_generated.data[53]
data[1][22] => mux_irc:auto_generated.data[54]
data[1][23] => mux_irc:auto_generated.data[55]
data[1][24] => mux_irc:auto_generated.data[56]
data[1][25] => mux_irc:auto_generated.data[57]
data[1][26] => mux_irc:auto_generated.data[58]
data[1][27] => mux_irc:auto_generated.data[59]
data[1][28] => mux_irc:auto_generated.data[60]
data[1][29] => mux_irc:auto_generated.data[61]
data[1][30] => mux_irc:auto_generated.data[62]
data[1][31] => mux_irc:auto_generated.data[63]
sel[0] => mux_irc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_irc:auto_generated.result[0]
result[1] <= mux_irc:auto_generated.result[1]
result[2] <= mux_irc:auto_generated.result[2]
result[3] <= mux_irc:auto_generated.result[3]
result[4] <= mux_irc:auto_generated.result[4]
result[5] <= mux_irc:auto_generated.result[5]
result[6] <= mux_irc:auto_generated.result[6]
result[7] <= mux_irc:auto_generated.result[7]
result[8] <= mux_irc:auto_generated.result[8]
result[9] <= mux_irc:auto_generated.result[9]
result[10] <= mux_irc:auto_generated.result[10]
result[11] <= mux_irc:auto_generated.result[11]
result[12] <= mux_irc:auto_generated.result[12]
result[13] <= mux_irc:auto_generated.result[13]
result[14] <= mux_irc:auto_generated.result[14]
result[15] <= mux_irc:auto_generated.result[15]
result[16] <= mux_irc:auto_generated.result[16]
result[17] <= mux_irc:auto_generated.result[17]
result[18] <= mux_irc:auto_generated.result[18]
result[19] <= mux_irc:auto_generated.result[19]
result[20] <= mux_irc:auto_generated.result[20]
result[21] <= mux_irc:auto_generated.result[21]
result[22] <= mux_irc:auto_generated.result[22]
result[23] <= mux_irc:auto_generated.result[23]
result[24] <= mux_irc:auto_generated.result[24]
result[25] <= mux_irc:auto_generated.result[25]
result[26] <= mux_irc:auto_generated.result[26]
result[27] <= mux_irc:auto_generated.result[27]
result[28] <= mux_irc:auto_generated.result[28]
result[29] <= mux_irc:auto_generated.result[29]
result[30] <= mux_irc:auto_generated.result[30]
result[31] <= mux_irc:auto_generated.result[31]


|ALU|agb_32bit:inst18|lpm_mux3:inst3|LPM_MUX:lpm_mux_component|mux_irc:auto_generated
data[0] => result_node[0]~63.IN1
data[1] => result_node[1]~61.IN1
data[2] => result_node[2]~59.IN1
data[3] => result_node[3]~57.IN1
data[4] => result_node[4]~55.IN1
data[5] => result_node[5]~53.IN1
data[6] => result_node[6]~51.IN1
data[7] => result_node[7]~49.IN1
data[8] => result_node[8]~47.IN1
data[9] => result_node[9]~45.IN1
data[10] => result_node[10]~43.IN1
data[11] => result_node[11]~41.IN1
data[12] => result_node[12]~39.IN1
data[13] => result_node[13]~37.IN1
data[14] => result_node[14]~35.IN1
data[15] => result_node[15]~33.IN1
data[16] => result_node[16]~31.IN1
data[17] => result_node[17]~29.IN1
data[18] => result_node[18]~27.IN1
data[19] => result_node[19]~25.IN1
data[20] => result_node[20]~23.IN1
data[21] => result_node[21]~21.IN1
data[22] => result_node[22]~19.IN1
data[23] => result_node[23]~17.IN1
data[24] => result_node[24]~15.IN1
data[25] => result_node[25]~13.IN1
data[26] => result_node[26]~11.IN1
data[27] => result_node[27]~9.IN1
data[28] => result_node[28]~7.IN1
data[29] => result_node[29]~5.IN1
data[30] => result_node[30]~3.IN1
data[31] => result_node[31]~1.IN1
data[32] => result_node[0]~62.IN1
data[33] => result_node[1]~60.IN1
data[34] => result_node[2]~58.IN1
data[35] => result_node[3]~56.IN1
data[36] => result_node[4]~54.IN1
data[37] => result_node[5]~52.IN1
data[38] => result_node[6]~50.IN1
data[39] => result_node[7]~48.IN1
data[40] => result_node[8]~46.IN1
data[41] => result_node[9]~44.IN1
data[42] => result_node[10]~42.IN1
data[43] => result_node[11]~40.IN1
data[44] => result_node[12]~38.IN1
data[45] => result_node[13]~36.IN1
data[46] => result_node[14]~34.IN1
data[47] => result_node[15]~32.IN1
data[48] => result_node[16]~30.IN1
data[49] => result_node[17]~28.IN1
data[50] => result_node[18]~26.IN1
data[51] => result_node[19]~24.IN1
data[52] => result_node[20]~22.IN1
data[53] => result_node[21]~20.IN1
data[54] => result_node[22]~18.IN1
data[55] => result_node[23]~16.IN1
data[56] => result_node[24]~14.IN1
data[57] => result_node[25]~12.IN1
data[58] => result_node[26]~10.IN1
data[59] => result_node[27]~8.IN1
data[60] => result_node[28]~6.IN1
data[61] => result_node[29]~4.IN1
data[62] => result_node[30]~2.IN1
data[63] => result_node[31]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[30]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[29]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[28]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[27]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[26]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[25]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[24]~14.IN0
sel[0] => _~7.IN0
sel[0] => result_node[23]~16.IN0
sel[0] => _~8.IN0
sel[0] => result_node[22]~18.IN0
sel[0] => _~9.IN0
sel[0] => result_node[21]~20.IN0
sel[0] => _~10.IN0
sel[0] => result_node[20]~22.IN0
sel[0] => _~11.IN0
sel[0] => result_node[19]~24.IN0
sel[0] => _~12.IN0
sel[0] => result_node[18]~26.IN0
sel[0] => _~13.IN0
sel[0] => result_node[17]~28.IN0
sel[0] => _~14.IN0
sel[0] => result_node[16]~30.IN0
sel[0] => _~15.IN0
sel[0] => result_node[15]~32.IN0
sel[0] => _~16.IN0
sel[0] => result_node[14]~34.IN0
sel[0] => _~17.IN0
sel[0] => result_node[13]~36.IN0
sel[0] => _~18.IN0
sel[0] => result_node[12]~38.IN0
sel[0] => _~19.IN0
sel[0] => result_node[11]~40.IN0
sel[0] => _~20.IN0
sel[0] => result_node[10]~42.IN0
sel[0] => _~21.IN0
sel[0] => result_node[9]~44.IN0
sel[0] => _~22.IN0
sel[0] => result_node[8]~46.IN0
sel[0] => _~23.IN0
sel[0] => result_node[7]~48.IN0
sel[0] => _~24.IN0
sel[0] => result_node[6]~50.IN0
sel[0] => _~25.IN0
sel[0] => result_node[5]~52.IN0
sel[0] => _~26.IN0
sel[0] => result_node[4]~54.IN0
sel[0] => _~27.IN0
sel[0] => result_node[3]~56.IN0
sel[0] => _~28.IN0
sel[0] => result_node[2]~58.IN0
sel[0] => _~29.IN0
sel[0] => result_node[1]~60.IN0
sel[0] => _~30.IN0
sel[0] => result_node[0]~62.IN0
sel[0] => _~31.IN0


|ALU|agb_32bit:inst18|lpm_mux2:inst16
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|lpm_mux2:inst16|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|lpm_mux2:inst16|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|lpm_mux2:inst11
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|lpm_mux2:inst11|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|lpm_mux2:inst11|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst
agb <= lpm_mux2:inst16.result
a[0] => agb_4bit:inst.a[0]
a[1] => agb_4bit:inst.a[1]
a[2] => agb_4bit:inst.a[2]
a[3] => agb_4bit:inst.a[3]
a[4] => agb_4bit:inst1.a[0]
a[5] => agb_4bit:inst1.a[1]
a[6] => agb_4bit:inst1.a[2]
a[7] => agb_4bit:inst1.a[3]
a[8] => agb_4bit:inst2.a[0]
a[9] => agb_4bit:inst2.a[1]
a[10] => agb_4bit:inst2.a[2]
a[11] => agb_4bit:inst2.a[3]
a[12] => agb_4bit:inst3.a[0]
a[13] => agb_4bit:inst3.a[1]
a[14] => agb_4bit:inst3.a[2]
a[15] => agb_4bit:inst3.a[3]
b[0] => agb_4bit:inst.b[0]
b[1] => agb_4bit:inst.b[1]
b[2] => agb_4bit:inst.b[2]
b[3] => agb_4bit:inst.b[3]
b[4] => agb_4bit:inst1.b[0]
b[5] => agb_4bit:inst1.b[1]
b[6] => agb_4bit:inst1.b[2]
b[7] => agb_4bit:inst1.b[3]
b[8] => agb_4bit:inst2.b[0]
b[9] => agb_4bit:inst2.b[1]
b[10] => agb_4bit:inst2.b[2]
b[11] => agb_4bit:inst2.b[3]
b[12] => agb_4bit:inst3.b[0]
b[13] => agb_4bit:inst3.b[1]
b[14] => agb_4bit:inst3.b[2]
b[15] => agb_4bit:inst3.b[3]
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst16
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst16|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst16|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst11
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst11|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst11|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst9
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst9|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst9|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst10
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst10|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst|lpm_mux2:inst10|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst|agb_4bit:inst
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst|agb_4bit:inst1
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst|agb_4bit:inst2
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst|agb_4bit:inst3
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst1
agb <= lpm_mux2:inst16.result
a[0] => agb_4bit:inst.a[0]
a[1] => agb_4bit:inst.a[1]
a[2] => agb_4bit:inst.a[2]
a[3] => agb_4bit:inst.a[3]
a[4] => agb_4bit:inst1.a[0]
a[5] => agb_4bit:inst1.a[1]
a[6] => agb_4bit:inst1.a[2]
a[7] => agb_4bit:inst1.a[3]
a[8] => agb_4bit:inst2.a[0]
a[9] => agb_4bit:inst2.a[1]
a[10] => agb_4bit:inst2.a[2]
a[11] => agb_4bit:inst2.a[3]
a[12] => agb_4bit:inst3.a[0]
a[13] => agb_4bit:inst3.a[1]
a[14] => agb_4bit:inst3.a[2]
a[15] => agb_4bit:inst3.a[3]
b[0] => agb_4bit:inst.b[0]
b[1] => agb_4bit:inst.b[1]
b[2] => agb_4bit:inst.b[2]
b[3] => agb_4bit:inst.b[3]
b[4] => agb_4bit:inst1.b[0]
b[5] => agb_4bit:inst1.b[1]
b[6] => agb_4bit:inst1.b[2]
b[7] => agb_4bit:inst1.b[3]
b[8] => agb_4bit:inst2.b[0]
b[9] => agb_4bit:inst2.b[1]
b[10] => agb_4bit:inst2.b[2]
b[11] => agb_4bit:inst2.b[3]
b[12] => agb_4bit:inst3.b[0]
b[13] => agb_4bit:inst3.b[1]
b[14] => agb_4bit:inst3.b[2]
b[15] => agb_4bit:inst3.b[3]
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst16
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst16|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst16|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst11
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst11|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst11|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst9
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst9|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst9|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst10
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst10|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|agb_32bit:inst18|agb_16bit:inst1|lpm_mux2:inst10|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


|ALU|agb_32bit:inst18|agb_16bit:inst1|agb_4bit:inst
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst1|agb_4bit:inst1
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst1|agb_4bit:inst2
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|agb_32bit:inst18|agb_16bit:inst1|agb_4bit:inst3
agb <= inst11.DB_MAX_OUTPUT_PORT_TYPE
a[0] => inst45.IN0
a[0] => inst.IN0
a[1] => inst2.IN0
a[1] => inst43.IN0
a[2] => inst3.IN0
a[2] => inst37.IN0
a[3] => inst4.IN0
a[3] => inst26.IN0
b[0] => inst46.IN0
b[0] => inst.IN1
b[1] => inst2.IN1
b[1] => inst44.IN0
b[2] => inst3.IN1
b[2] => inst42.IN0
b[3] => inst4.IN1
b[3] => inst40.IN0
eq <= inst49.DB_MAX_OUTPUT_PORT_TYPE


|ALU|lpm_mux7:inst25
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
data2 => LPM_MUX:lpm_mux_component.DATA[2][0]
data3 => LPM_MUX:lpm_mux_component.DATA[3][0]
data4 => LPM_MUX:lpm_mux_component.DATA[4][0]
data5 => LPM_MUX:lpm_mux_component.DATA[5][0]
data6 => LPM_MUX:lpm_mux_component.DATA[6][0]
data7 => LPM_MUX:lpm_mux_component.DATA[7][0]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
sel[2] => LPM_MUX:lpm_mux_component.SEL[2]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|lpm_mux7:inst25|LPM_MUX:lpm_mux_component
data[0][0] => mux_h6e:auto_generated.data[0]
data[1][0] => mux_h6e:auto_generated.data[1]
data[2][0] => mux_h6e:auto_generated.data[2]
data[3][0] => mux_h6e:auto_generated.data[3]
data[4][0] => mux_h6e:auto_generated.data[4]
data[5][0] => mux_h6e:auto_generated.data[5]
data[6][0] => mux_h6e:auto_generated.data[6]
data[7][0] => mux_h6e:auto_generated.data[7]
sel[0] => mux_h6e:auto_generated.sel[0]
sel[1] => mux_h6e:auto_generated.sel[1]
sel[2] => mux_h6e:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_h6e:auto_generated.result[0]


|ALU|lpm_mux7:inst25|LPM_MUX:lpm_mux_component|mux_h6e:auto_generated
data[0] => _~24.IN0
data[0] => _~33.IN0
data[1] => _~22.IN0
data[2] => _~27.IN1
data[2] => _~36.IN1
data[3] => _~40.IN0
data[4] => _~2.IN0
data[4] => _~11.IN0
data[5] => _~0.IN0
data[6] => _~5.IN1
data[6] => _~14.IN1
data[7] => _~18.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~12.IN0
sel[0] => _~14.IN0
sel[0] => _~17.IN0
sel[0] => _~22.IN1
sel[0] => _~25.IN0
sel[0] => _~27.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN0
sel[0] => _~39.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~10.IN0
sel[1] => _~15.IN0
sel[1] => _~23.IN0
sel[1] => _~28.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[2] => result_node[0]~0.IN0
sel[2] => _~21.IN0


|ALU|lpm_mux6:inst21
data0 => LPM_MUX:lpm_mux_component.DATA[0][0]
data1 => LPM_MUX:lpm_mux_component.DATA[1][0]
sel => LPM_MUX:lpm_mux_component.SEL[0]
result <= LPM_MUX:lpm_mux_component.RESULT[0]


|ALU|lpm_mux6:inst21|LPM_MUX:lpm_mux_component
data[0][0] => mux_96e:auto_generated.data[0]
data[1][0] => mux_96e:auto_generated.data[1]
sel[0] => mux_96e:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_96e:auto_generated.result[0]


|ALU|lpm_mux6:inst21|LPM_MUX:lpm_mux_component|mux_96e:auto_generated
data[0] => result_node[0]~1.IN1
data[1] => result_node[0]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0]~0.IN0
sel[0] => _~0.IN0


