// Seed: 414736972
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wire id_2,
    output tri id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri id_9,
    output wor id_10,
    output supply1 id_11,
    output uwire id_12
);
  assign id_2 = 1;
  wire id_14;
  tri1 id_15;
  assign id_7 = 1 & id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    output uwire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri id_12,
    input tri1 id_13,
    input tri id_14,
    output supply1 id_15,
    input tri id_16,
    output tri0 id_17,
    input wire id_18,
    input supply0 id_19,
    input uwire id_20,
    input uwire id_21,
    output wire id_22
);
  wire id_24;
  assign id_15 = 1;
  module_0(
      id_7, id_18, id_2, id_6, id_16, id_8, id_18, id_15, id_1, id_20, id_22, id_9, id_22
  );
  wand id_25 = 1;
  always @(posedge id_18 or 1) begin
    id_15 = 1;
    id_2  = id_11;
  end
endmodule
