==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.31 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.21 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_37_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_73_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.67 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.223 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_52_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:52) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_73_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_39_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_75_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:35) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37:29) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:37:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.261 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42:23)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:53:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln42', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:42) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_59_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_4_VITIS_LOOP_59_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_58_4_VITIS_LOOP_59_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_73_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_37_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.18 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.16 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_7' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.47 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.21 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.233 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:91:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('out_local_V_addr_3_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' and 'store' operation ('out_local_V_addr_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to schedule 'load' operation ('in_local_V_load_61') on array 'in_local_V' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 78, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_1') [843]  (1.17 ns)
	'sub' operation ('ret.V') [870]  (0.803 ns)
	'mul' operation of DSP[873] ('r.V') [873]  (2.53 ns)
	'add' operation ('add_ln377_3') [877]  (0.803 ns)
	'store' operation ('empty_38_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_3' on local variable 'empty_38' [4005]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.55 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.88 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.22 seconds. CPU system time: 0.83 seconds. Elapsed time: 4.14 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.12 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.88 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.5 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.88 seconds; current allocated memory: 1.238 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) in function 'kalman_filter'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.91 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('temp.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) on port 'gmem0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) and bus read operation ('temp.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) on port 'gmem0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to schedule 'store' operation ('out_local_V_2_addr_62_write_ln85', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85) of variable 'add_ln377_124' on array 'out_local_V_2' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out_local_V_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 78, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_1') [887]  (1.17 ns)
	'sub' operation ('ret.V') [938]  (0.803 ns)
	'mul' operation of DSP[941] ('r.V') [941]  (2.53 ns)
	'add' operation ('add_ln377_3') [945]  (0.803 ns)
	'store' operation ('empty_38_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_3' on local variable 'empty_38' [5695]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 40.16 seconds. CPU system time: 0.07 seconds. Elapsed time: 40.42 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.2 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.77 seconds; current allocated memory: 1.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' pipeline 'VITIS_LOOP_66_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_66_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.33 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' pipeline 'VITIS_LOOP_73_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_19s_39_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_19s_39_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_19_1_1': 2 instance(s).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.19 seconds. CPU system time: 0.88 seconds. Elapsed time: 4.14 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_94_7' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.49 seconds. CPU system time: 0.64 seconds. Elapsed time: 6.23 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.233 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:91:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('out_local_V_addr_3_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_3', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' and 'store' operation ('out_local_V_addr_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to schedule 'load' operation ('in_local_V_load_61') on array 'in_local_V' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 78, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_1') [843]  (1.17 ns)
	'sub' operation ('ret.V') [870]  (0.803 ns)
	'mul' operation of DSP[873] ('r.V') [873]  (2.53 ns)
	'add' operation ('add_ln377_3') [877]  (0.803 ns)
	'store' operation ('empty_38_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_3' on local variable 'empty_38' [4005]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.25 seconds; current allocated memory: 1.376 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.56 seconds; current allocated memory: 1.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.94 seconds; current allocated memory: 1.382 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0 seconds. Elapsed time: 1.58 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.2 seconds. CPU system time: 0.66 seconds. Elapsed time: 3.96 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_43_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Block partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.32 seconds. CPU system time: 0.55 seconds. Elapsed time: 7.03 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.46 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.89 seconds; current allocated memory: 1.238 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) in function 'kalman_filter'... converting 129 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.34 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('temp.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) on port 'gmem0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) and bus read operation ('temp.V', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45) on port 'gmem0' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:45).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to schedule 'store' operation ('out_local_V_2_addr_62_write_ln85', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85) of variable 'add_ln377_124' on array 'out_local_V_2' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'out_local_V_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 32, Depth = 78, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_1') [887]  (1.17 ns)
	'sub' operation ('ret.V') [938]  (0.803 ns)
	'mul' operation of DSP[941] ('r.V') [941]  (2.53 ns)
	'add' operation ('add_ln377_3') [945]  (0.803 ns)
	'store' operation ('empty_38_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_3' on local variable 'empty_38' [5695]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 40.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 41.26 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.28 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.83 seconds; current allocated memory: 1.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.425 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.93 seconds. CPU system time: 0 seconds. Elapsed time: 1.96 seconds; current allocated memory: 1.425 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' pipeline 'VITIS_LOOP_66_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_66_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' pipeline 'VITIS_LOOP_73_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_19s_39_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_19s_39_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_19_1_1': 2 instance(s).
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.19 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.88 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.25 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.88 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.53 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 20.02 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.7 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.82 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.2 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.24 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.85 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.61 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 19.75 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.76 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.83 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.37 seconds. CPU system time: 0.82 seconds. Elapsed time: 4.29 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.69 seconds. CPU system time: 0.68 seconds. Elapsed time: 8.62 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.243 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.72 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 20.45 seconds; current allocated memory: 1.402 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.75 seconds; current allocated memory: 1.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.84 seconds; current allocated memory: 1.414 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.417 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.417 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.31 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.65 seconds. CPU system time: 0.44 seconds. Elapsed time: 8.27 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.236 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.64 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 20.17 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.72 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.82 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.8 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.3 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.03 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_79_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.73 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.34 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.223 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:65) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.262 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:72:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:74:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.34 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_79_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.47 seconds. CPU system time: 0.56 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.223 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:65) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.262 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:72:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:74:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'DTYPE' (aka 'ap_fixed<13 + 6, 13, AP_RND>') and 'double') (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2370:214)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2371:223)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2372:213)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2373:214)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2374:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2375:240)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2376:235)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2377:236)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2378:237)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2379:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2380:245)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2381:246)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'DTYPE' (aka 'ap_fixed<13 + 6, 13, AP_RND>') and 'double') (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.81 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.68 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_79_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.74 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.229 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:65) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.268 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:72:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:74:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.26 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.1 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.27 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.08 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.64 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 20.92 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 9.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.46 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.51 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.05 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.61 seconds. CPU system time: 0.53 seconds. Elapsed time: 8.42 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 20.42 seconds; current allocated memory: 1.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.76 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.82 seconds; current allocated memory: 1.410 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.413 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.413 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.65 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.4 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.67 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 22.76 seconds; current allocated memory: 1.396 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.87 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.81 seconds; current allocated memory: 1.408 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.74 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.411 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 1.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.42 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.26 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.61 seconds. CPU system time: 0.58 seconds. Elapsed time: 8.69 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.236 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.62 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 20.47 seconds; current allocated memory: 1.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.71 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.91 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.77 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.2 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_5' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_2' is marked as complete unroll implied by the pipeline pragma (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter' partially with a factor of 2 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:94:20) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:75:19) in function 'kalman_filter' completely with a factor of 64 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:19) in function 'kalman_filter' partially with a factor of 4 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:21) in function 'kalman_filter' completely with a factor of 8 (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:32:0)
INFO: [HLS 214-248] Applying array_partition to 'in_local': Cyclic partitioning with factor 16 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:36:8)
INFO: [HLS 214-248] Applying array_partition to 'out_local': Block partitioning with factor 2 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:57:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Cyclic partitioning with factor 4 on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:8)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_43_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:43:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_90_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.27 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.99 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:580: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_66_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44:9) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30) in function 'kalman_filter'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:18) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:90:20) in function 'kalman_filter'... converting 145 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.6 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:51:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68:15)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:69:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:85:29)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_66_3'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_66_3' (loop 'VITIS_LOOP_66_3'): Unable to schedule 'store' operation ('out_local_V_addr_1_write_ln70', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70) of variable 'in_local_V_load_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68 on array 'out_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_4'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' (loop 'VITIS_LOOP_73_4'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('empty_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_1' on local variable 'empty' and 'load' operation ('p_load381') on local variable 'empty'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 28, Depth = 56, loop 'VITIS_LOOP_73_4'
WARNING: [HLS 200-871] Estimated clock period (5.69126ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
WARNING: [HLS 200-1016] The critical path in module 'kalman_filter_Pipeline_VITIS_LOOP_73_4' consists of the following:	'sdiv' operation ('sdiv_ln1303_33') [3061]  (1.17 ns)
	'sub' operation ('ret.V') [3112]  (0.803 ns)
	'mul' operation of DSP[3115] ('r.V') [3115]  (2.53 ns)
	'add' operation ('add_ln377_67') [3119]  (0.803 ns)
	'store' operation ('empty_71_write_ln73', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:73) of variable 'add_ln377_67' on local variable 'empty_71' [5165]  (0.387 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 20.32 seconds; current allocated memory: 1.397 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.8 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_6'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) and bus write operation ('gmem1_addr_write_ln104', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104) on port 'gmem1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:104).
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_3') on array 'out_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_5') on array 'out_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_7') on array 'out_local_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_90_6' (loop 'VITIS_LOOP_90_6'): Unable to schedule 'load' operation ('out_local_V_load_13') on array 'out_local_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'out_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_90_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.85 seconds; current allocated memory: 1.409 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.78 seconds. CPU system time: 0 seconds. Elapsed time: 2.45 seconds; current allocated memory: 1.412 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.79 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_43_1' pipeline 'VITIS_LOOP_43_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_43_1/m_axi_gmem0_ARUSER' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.32 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_79_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.45 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.223 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:65) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.262 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:72:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:74:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.4 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.05 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_79_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.77 seconds. CPU system time: 0.5 seconds. Elapsed time: 3.39 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.223 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:65) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.262 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:72:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:74:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.09 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'DTYPE' (aka 'ap_fixed<13 + 6, 13, AP_RND>') and 'double') (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2370:214)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2371:223)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2372:213)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2373:214)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2374:239)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2375:240)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2376:235)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2377:236)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2378:237)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2379:238)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2380:245)
INFO: [HLS 207-4372] candidate function [with _AP_W = 19, _AP_I = 13, _AP_S = true, _AP_Q = AP_RND, _AP_O = AP_WRAP, _AP_N = 0] (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:2381:246)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:35)
ERROR: [HLS 207-3325] use of overloaded operator '+' is ambiguous (with operand types 'DTYPE' (aka 'ap_fixed<13 + 6, 13, AP_RND>') and 'double') (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long long, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned __int128, double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(float, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long double, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__float128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(long long, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(__int128, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned int, unsigned __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, float) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long double) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __float128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, int) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, long long) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370] built-in candidate operator+(unsigned long, __int128) (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:55:47)
INFO: [HLS 207-4370]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.17 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_79_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.66 seconds. CPU system time: 0.6 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.223 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_65_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:65) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_82_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.262 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64:29) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:60:15)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:61:24)
INFO: [HLS 200-472] Inferring partial write operation for 'u_hat_arr.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:70:18)
INFO: [HLS 200-472] Inferring partial write operation for 'p_arr_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:72:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:74:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_58_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_58_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_64_4_VITIS_LOOP_65_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_64_4_VITIS_LOOP_65_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_79_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_79_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kalman_filter_Pipeline_VITIS_LOOP_41_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kalman_filter_Pipeline_VITIS_LOOP_41_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.308 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.07 seconds. CPU system time: 0.76 seconds. Elapsed time: 6.53 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'u_hat_arr': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:53:9)
INFO: [HLS 214-248] Applying array_partition to 'p_arr_1': Complete partitioning on dimension 1. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:54:9)
INFO: [HLS 214-115] Multiple burst reads of length 32768 and bit width 256 in loop 'VITIS_LOOP_41_1'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20)
INFO: [HLS 214-115] Multiple burst writes of length 32768 and bit width 256 in loop 'VITIS_LOOP_84_6'(/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.82 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:668: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.237 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:53) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:53) in function 'kalman_filter' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_6' in function 'kalman_filter' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_41_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41) in function 'kalman_filter' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_84_6' in function 'kalman_filter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:44) in function 'kalman_filter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_87_7' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:39) in function 'kalman_filter' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:28) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:41:20) in function 'kalman_filter'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:84:20) in function 'kalman_filter'... converting 73 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.286 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_69_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:53:9) in function 'kalman_filter'.
INFO: [HLS 200-472] Inferring partial write operation for 'in_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47:30)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_local.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:79:29)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kalman_filter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_1'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_1_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_7' on array 'in_local_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_3_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_15' on array 'in_local_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
WARNING: [HLS 200-885] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' (loop 'VITIS_LOOP_41_1'): Unable to schedule 'store' operation ('in_local_V_addr_5_write_ln47', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:47) of variable 'select_ln560_23' on array 'in_local_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_local_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, loop 'VITIS_LOOP_41_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_63_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=p_Val2_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'.
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'mul' operation of DSP[688] ('r.V') and 'sub' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'mul' operation of DSP[688] ('r.V') and 'sub' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'mul' operation of DSP[688] ('r.V') and 'sub' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'mul' operation of DSP[700] ('__Val2__') and 'sdiv' operation ('sdiv_ln1303').
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'mul' operation of DSP[700] ('__Val2__') and 'sdiv' operation ('sdiv_ln1303').
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'mul' operation of DSP[700] ('__Val2__') and 'sdiv' operation ('sdiv_ln1303').
WARNING: [HLS 200-880] The II Violation in module 'kalman_filter_Pipeline_VITIS_LOOP_69_4_VITIS_LOOP_70_5' (loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'mul' operation of DSP[700] ('__Val2__') and 'sdiv' operation ('sdiv_ln1303').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'VITIS_LOOP_69_4_VITIS_LOOP_70_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter_Pipeline_VITIS_LOOP_84_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'out_local_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_84_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kalman_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kalman_filter_Pipeline_VITIS_LOOP_41_1' pipeline 'VITIS_LOOP_41_1' pipeline type 'loop pipeline'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
