{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738265092197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738265092197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 14:24:52 2025 " "Processing started: Thu Jan 30 14:24:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738265092197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738265092197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2_main -c Project2_main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2_main -c Project2_main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738265092198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1738265092766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Structural " "Found design unit 1: top_level-Structural" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093184 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_Controller-arch " "Found design unit 1: SRAM_Controller-arch" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093191 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "SRAM_Controller.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/SRAM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093198 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093206 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enabler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_enabler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_enabler-behv " "Found design unit 1: clk_enabler-behv" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093213 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_enabler " "Found entity 1: clk_enabler" {  } { { "clk_enabler.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/clk_enabler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_debounce_toggle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_debounce_toggle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093221 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_size_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file var_size_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 var_size_counter-arch " "Found design unit 1: var_size_counter-arch" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093229 ""} { "Info" "ISGN_ENTITY_NAME" "1 var_size_counter " "Found entity 1: var_size_counter" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file var_counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Var_counter_tb-behav " "Found design unit 1: Var_counter_tb-behav" {  } { { "Var_Counter_tb.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_Counter_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093236 ""} { "Info" "ISGN_ENTITY_NAME" "1 Var_counter_tb " "Found entity 1: Var_counter_tb" {  } { { "Var_Counter_tb.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_Counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "univ_bin_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file univ_bin_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univ_bin_counter-arch " "Found design unit 1: univ_bin_counter-arch" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093243 ""} { "Info" "ISGN_ENTITY_NAME" "1 univ_bin_counter " "Found entity 1: univ_bin_counter" {  } { { "univ_bin_counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/univ_bin_counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738265093243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738265093243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738265093295 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[8..1\] DE2_115.vhd(25) " "Using initial value X (don't care) for net \"LEDG\[8..1\]\" at DE2_115.vhd(25)" {  } { { "DE2_115.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1738265093296 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2_115.vhd" "Inst_top_level" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/DE2_115.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738265093299 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON top_level.vhd(7) " "VHDL Signal Declaration warning at top_level.vhd(7): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON top_level.vhd(8) " "VHDL Signal Declaration warning at top_level.vhd(8): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW top_level.vhd(9) " "VHDL Signal Declaration warning at top_level.vhd(9): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN top_level.vhd(10) " "VHDL Signal Declaration warning at top_level.vhd(10): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS top_level.vhd(11) " "VHDL Signal Declaration warning at top_level.vhd(11): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK top_level.vhd(14) " "VHDL Signal Declaration warning at top_level.vhd(14): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N top_level.vhd(17) " "VHDL Signal Declaration warning at top_level.vhd(17): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093300 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N top_level.vhd(18) " "VHDL Signal Declaration warning at top_level.vhd(18): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG0 top_level.vhd(22) " "VHDL Signal Declaration warning at top_level.vhd(22): used implicit default value for signal \"LEDG0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CountOut_var top_level.vhd(127) " "Verilog HDL or VHDL warning at top_level.vhd(127): object \"CountOut_var\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data2Sram top_level.vhd(128) " "VHDL Signal Declaration warning at top_level.vhd(128): used implicit default value for signal \"data2Sram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SramReady top_level.vhd(129) " "Verilog HDL or VHDL warning at top_level.vhd(129): object \"SramReady\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SramAddrIn top_level.vhd(130) " "VHDL Signal Declaration warning at top_level.vhd(130): used implicit default value for signal \"SramAddrIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bReadWrite top_level.vhd(131) " "VHDL Signal Declaration warning at top_level.vhd(131): used implicit default value for signal \"bReadWrite\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 131 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SramActive top_level.vhd(132) " "VHDL Signal Declaration warning at top_level.vhd(132): used implicit default value for signal \"SramActive\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_outR top_level.vhd(133) " "Verilog HDL or VHDL warning at top_level.vhd(133): object \"data_outR\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_outUR top_level.vhd(133) " "Verilog HDL or VHDL warning at top_level.vhd(133): object \"data_outUR\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "romDataOut top_level.vhd(134) " "Verilog HDL or VHDL warning at top_level.vhd(134): object \"romDataOut\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "statereset top_level.vhd(137) " "VHDL Signal Declaration warning at top_level.vhd(137): used implicit default value for signal \"statereset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CountStep top_level.vhd(140) " "VHDL Signal Declaration warning at top_level.vhd(140): used implicit default value for signal \"CountStep\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cnten top_level.vhd(141) " "VHDL Signal Declaration warning at top_level.vhd(141): used implicit default value for signal \"Cnten\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cntDir top_level.vhd(142) " "VHDL Signal Declaration warning at top_level.vhd(142): used implicit default value for signal \"cntDir\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cnten_univ top_level.vhd(143) " "VHDL Signal Declaration warning at top_level.vhd(143): used implicit default value for signal \"Cnten_univ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cntDir_univ top_level.vhd(144) " "VHDL Signal Declaration warning at top_level.vhd(144): used implicit default value for signal \"cntDir_univ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1738265093301 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay\"" {  } { { "top_level.vhd" "Inst_clk_Reset_Delay" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738265093303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:Inst_reset_debounce " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:Inst_reset_debounce\"" {  } { { "top_level.vhd" "Inst_reset_debounce" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738265093307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_enabler top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler60ns " "Elaborating entity \"clk_enabler\" for hierarchy \"top_level:Inst_top_level\|clk_enabler:Inst_clk_enabler60ns\"" {  } { { "top_level.vhd" "Inst_clk_enabler60ns" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738265093310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_size_counter top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter " "Elaborating entity \"var_size_counter\" for hierarchy \"top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter\"" {  } { { "top_level.vhd" "Inst_var_size_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738265093313 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_en Var_size_Counter.vhd(28) " "VHDL Process Statement warning at Var_size_Counter.vhd(28): signal \"clk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Var_size_Counter.vhd" "" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/Var_size_Counter.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1738265093314 "|DE2_115|top_level:Inst_top_level|var_size_counter:Inst_var_size_counter"}
{ "Error" "ESGN_PARAM_UNKNOWN" "Inst_var_size_counter M " "Node instance \"Inst_var_size_counter\" instantiated with unknown parameter \"M\"" {  } { { "top_level.vhd" "Inst_var_size_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 176 0 0 } }  } 0 12077 "Node instance \"%1!s!\" instantiated with unknown parameter \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738265093319 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter " "Can't elaborate user hierarchy \"top_level:Inst_top_level\|var_size_counter:Inst_var_size_counter\"" {  } { { "top_level.vhd" "Inst_var_size_counter" { Text "C:/Users/nathani/Documents/GitHub/EE316_2025/Project2/Mainprogram/top_level.vhd" 176 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738265093319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738265093477 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 30 14:24:53 2025 " "Processing ended: Thu Jan 30 14:24:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738265093477 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738265093477 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738265093477 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738265093477 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738265094102 ""}
