Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Apr 24 13:55:46 2018
| Host         : Archer-PC running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_control_sets -verbose -file MainProcessor_control_sets_placed.rpt
| Design       : MainProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             276 |          170 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           17 |
| Yes          | No                    | No                     |             480 |          226 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+------------------------------------------+--------------------------------------+------------------+----------------+
|               Clock Signal              |               Enable Signal              |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-----------------------------------------+------------------------------------------+--------------------------------------+------------------+----------------+
|  tmpDispClk_reg_n_0                     |                                          | Data/cathode_reg[1]                  |                1 |              1 |
|  tmpDispClk_reg_n_0                     |                                          | Data/cathode_reg[2]                  |                2 |              2 |
|  CONTROL/FSM/registers_reg[15][15]_0[0] |                                          |                                      |                1 |              4 |
|  CONTROL/FSM/registers_reg[13][0][0]    |                                          |                                      |                2 |              4 |
|  tmpDispClk_reg_n_0                     |                                          | Data/cathode_reg[0]                  |                3 |              4 |
|  CONTROL/FSM/E[0]                       |                                          |                                      |                2 |              6 |
|  clk_IBUF_BUFG                          |                                          |                                      |                3 |              6 |
|  tmpDispClk_reg_n_0                     |                                          |                                      |                2 |              8 |
|  push_IBUF_BUFG                         |                                          |                                      |                5 |             16 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[10]_3               |                                      |               10 |             32 |
|  mulHoldSig_BUFG                        |                                          |                                      |                8 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[0]_5                |                                      |                9 |             32 |
|  clk_IBUF_BUFG                          | CONTROL/CONTROL/registers_reg[7][0]_0[0] |                                      |               19 |             32 |
|  clk_IBUF_BUFG                          | CONTROL/CONTROL/registers_reg[11][0][0]  |                                      |               21 |             32 |
|  clk_IBUF_BUFG                          | CONTROL/FSM/count1[0]_i_2_n_0            | CONTROL/FSM/count1[0]_i_1_n_0        |                8 |             32 |
|  clk_IBUF_BUFG                          | CONTROL/FSM/count3[0]_i_2_n_0            | CONTROL/FSM/count3[0]_i_1_n_0        |                8 |             32 |
|  clk_IBUF_BUFG                          | CONTROL/FSM/count2[0]_i_2_n_0            | CONTROL/FSM/count2[0]_i_1_n_0        |                8 |             32 |
|  IW_BUFG                                |                                          |                                      |               18 |             32 |
|  DW_BUFG                                |                                          |                                      |               18 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[12]_8               |                                      |               15 |             32 |
|  clk_IBUF_BUFG                          |                                          | tmpDispClk                           |               11 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[9]_11               |                                      |               21 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[8]_7                |                                      |               20 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[6]_2                |                                      |               21 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[5]_10               |                                      |               17 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[4]_6                |                                      |               15 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[3]_0                |                                      |               14 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[2]_1                |                                      |               11 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[15][31]_i_2_n_0     | Data/RFile/registers[15][31]_i_1_n_0 |                9 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[1]_9                |                                      |                8 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[14]_4               |                                      |               11 |             32 |
|  clk_IBUF_BUFG                          | Data/RFile/registers[13]_12              |                                      |               14 |             32 |
|  shiftHoldSig_BUFG                      |                                          |                                      |               32 |             33 |
|  AW_BUFG                                |                                          |                                      |               22 |             33 |
|  BW_BUFG                                |                                          |                                      |               33 |             33 |
|  ReW_BUFG                               |                                          |                                      |               24 |             37 |
+-----------------------------------------+------------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 4      |                     3 |
| 6      |                     2 |
| 8      |                     1 |
| 16+    |                    28 |
+--------+-----------------------+


