{"vcs1":{"timestamp_begin":1684266824.572550211, "rt":1.28, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684266825.947284998, "rt":1.20, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684266827.213491268, "rt":0.47, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266823.919186237}
{"VCS_COMP_START_TIME": 1684266823.919186237}
{"VCS_COMP_END_TIME": 1684266829.313679630}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330396}}
{"stitch_vcselab": {"peak_mem": 211884}}
