#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026134f8bb90 .scope module, "and_gate_tb" "and_gate_tb" 2 3;
 .timescale -9 -12;
v0000026134f8a100_0 .var "a", 0 0;
v0000026134f8a1a0_0 .var "b", 0 0;
v0000026134f8a240_0 .net "y", 0 0, L_0000026134f8e540;  1 drivers
S_0000026134f89f70 .scope module, "uut" "and_gate" 2 8, 3 1 0, S_0000026134f8bb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0000026134f8e540 .functor AND 1, v0000026134f8a100_0, v0000026134f8a1a0_0, C4<1>, C4<1>;
v0000026134f89cf0_0 .net "a", 0 0, v0000026134f8a100_0;  1 drivers
v0000026134fd4740_0 .net "b", 0 0, v0000026134f8a1a0_0;  1 drivers
v0000026134f8bd20_0 .net "y", 0 0, L_0000026134f8e540;  alias, 1 drivers
    .scope S_0000026134f8bb90;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026134f8bb90 {0 0 0};
    %vpi_call 2 17 "$display", "Starting AND gate Testbench" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026134f8a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026134f8a1a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 21 "$display", "Setting a=%b, b=%b, y=%b", v0000026134f8a100_0, v0000026134f8a1a0_0, v0000026134f8a240_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026134f8a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026134f8a1a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 25 "$display", "Setting a=%b, b=%b, y=%b", v0000026134f8a100_0, v0000026134f8a1a0_0, v0000026134f8a240_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026134f8a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026134f8a1a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 29 "$display", "Setting a=%b, b=%b, y=%b", v0000026134f8a100_0, v0000026134f8a1a0_0, v0000026134f8a240_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026134f8a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026134f8a1a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 33 "$display", "Setting a=%b, b=%b, y=%b", v0000026134f8a100_0, v0000026134f8a1a0_0, v0000026134f8a240_0 {0 0 0};
    %vpi_call 2 35 "$display", "Ending AND gate Testbench" {0 0 0};
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "and_gate_tb.v";
    "and_gate.v";
