INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:05:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.466ns (37.091%)  route 2.486ns (62.909%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1801, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X17Y138        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y138        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.429     1.153    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/ldq_alloc_0_q
    SLICE_X19Y138        LUT4 (Prop_lut4_I0_O)        0.043     1.196 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.196    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4__0_n_0
    SLICE_X19Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.447 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.447    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X19Y139        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.592 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[3]
                         net (fo=5, routed)           0.246     1.838    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_4
    SLICE_X17Y139        LUT3 (Prop_lut3_I0_O)        0.120     1.958 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[29]_i_2__0/O
                         net (fo=33, routed)          0.328     2.286    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/dataReg[29]_i_2__0_n_0
    SLICE_X16Y141        LUT6 (Prop_lut6_I3_O)        0.043     2.329 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_6/O
                         net (fo=2, routed)           0.261     2.590    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_6_n_0
    SLICE_X17Y141        LUT6 (Prop_lut6_I4_O)        0.043     2.633 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_0_q[31]_i_3/O
                         net (fo=24, routed)          0.244     2.877    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/ldq_data_valid_0_q_reg
    SLICE_X17Y141        LUT3 (Prop_lut3_I0_O)        0.043     2.920 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_9_double_out_01_carry_i_9/O
                         net (fo=6, routed)           0.346     3.266    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/buffer18_outs_valid
    SLICE_X20Y142        LUT6 (Prop_lut6_I0_O)        0.043     3.309 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_9_double_out_01_carry__0_i_5__1/O
                         net (fo=1, routed)           0.000     3.309    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/stq_data_1_q_reg[0]_0[1]
    SLICE_X20Y142        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.555 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.555    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry__0_n_0
    SLICE_X20Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     3.707 f  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_9_double_out_01_carry__1/O[1]
                         net (fo=1, routed)           0.251     3.958    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/O[1]
    SLICE_X21Y143        LUT6 (Prop_lut6_I4_O)        0.121     4.079 r  lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/stq_data_3_q[31]_i_1/O
                         net (fo=33, routed)          0.382     4.460    lsq3/handshake_lsq_lsq3_core/stq_data_wen_3
    SLICE_X21Y146        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1801, unset)         0.483     4.683    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X21Y146        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X21Y146        FDRE (Setup_fdre_C_CE)      -0.194     4.453    lsq3/handshake_lsq_lsq3_core/stq_data_3_q_reg[0]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.460    
  -------------------------------------------------------------------
                         slack                                 -0.007    




