<module name="Global_Reg_CM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_POLCTRL" acronym="CM_POLCTRL" offset="0x9C" width="32" description="This register allows setting the polarity of device outputs control signals.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="R"/>
    <bitfield id="CLKOUT2_POL" width="1" begin="0" end="0" resetval="0x0" description="Controls the external output clock 2 polarity when disabled" range="" rwaccess="RW">
      <bitenum value="0" token="CLKOUT2_POL_0" description="sys_clkout2 is gated low when inactive"/>
      <bitenum value="1" token="CLKOUT2_POL_1" description="sys_clkout2 is gated high when inactive"/>
    </bitfield>
  </register>
</module>
