<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Tue Nov 19 05:17:56 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tw1 pong_impl_1_map.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_driver/pll_clock</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {vga_driver/vga_clock/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          24.422 ns |         40.947 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_driver/pll_clock"</big></U></B>

create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_driver/pll_clock              |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          31.920 ns |         31.328 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
       Clock vga_driver/pll_clock       |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 4.61538%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>3333333333 [get_nets clk]</A>               |   83.333 ns |   58.911 ns |   15   |   24.422 ns |  40.947 MHz |       23       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {vga_drive</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>r/pll_clock} -source [get_pins {vga_dri</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ver/vga_clock/lscc_pll_inst/u_PLL_B/REF</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>ERENCECLK}] -multiply_by 67 -divide_by </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>32 [get_pins {vga_driver/vga_clock/lscc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |   39.800 ns |    7.880 ns |   16   |   31.920 ns |  31.328 MHz |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i1/D                 |    7.881 ns 
vga_driver/v_count__i2/D                 |    7.881 ns 
vga_driver/v_count__i3/D                 |    7.881 ns 
vga_driver/v_count__i4/D                 |    7.881 ns 
vga_driver/v_count__i5/D                 |    7.881 ns 
vga_driver/v_count__i6/D                 |    7.881 ns 
vga_driver/v_count__i7/D                 |    7.881 ns 
vga_driver/v_count__i8/D                 |    7.881 ns 
vga_driver/vga_vsync/D                   |    7.881 ns 
vga_driver/v_count__i9/D                 |    7.881 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {clk} -period 83.333</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>3333333333 [get_nets clk]</A>               |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       23       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_drive</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>r/pll_clock} -source [get_pins {vga_dri</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ver/vga_clock/lscc_pll_inst/u_PLL_B/REF</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>ERENCECLK}] -multiply_by 67 -divide_by </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>32 [get_pins {vga_driver/vga_clock/lscc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_pll_inst/u_PLL_B/OUTGLOBAL }] </A>         |    0.000 ns |    5.991 ns |    2   |        ---- |        ---- |       28       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_399__i2/D             |    5.991 ns 
vga_driver/h_count_399__i3/D             |    5.991 ns 
vga_driver/h_count_399__i4/D             |    5.991 ns 
vga_driver/h_count_399__i5/D             |    5.991 ns 
vga_driver/h_count_399__i6/D             |    5.991 ns 
vga_driver/h_count_399__i7/D             |    5.991 ns 
vga_driver/h_count_399__i8/D             |    5.991 ns 
vga_driver/h_count_399__i9/D             |    5.991 ns 
vga_driver/h_count_399__i0/D             |    5.991 ns 
vga_driver/vga_vsync/D                   |    5.991 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
enter                                   |                     input
player_two_down                         |                     input
player_two_up                           |                     input
player_one_up                           |                     input
player_one_down                         |                     input
r                                       |                    output
g                                       |                    output
b                                       |                    output
hsync                                   |                    output
vsync                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
timer_400__i5                           |                  No Clock
timer_400__i6                           |                  No Clock
timer_400__i3                           |                  No Clock
timer_400__i4                           |                  No Clock
timer_400__i1                           |                  No Clock
timer_400__i2                           |                  No Clock
timer_400__i0                           |                  No Clock
timer_400__i7                           |                  No Clock
pos_y_i0                                |                  No Clock
pos_y_i9                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       681
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i13/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 15
Delay Ratio      : 77.1% (route), 22.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 58.911 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       24.223
-------------------------------------   ------
End-of-path arrival time( ns )          26.298

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i13/D",
        "phy_name":"SLICE_43/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI0",
            "phy_name":"SLICE_69/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO0",
            "phy_name":"SLICE_69/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18981",
            "phy_name":"n18981"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI1",
            "phy_name":"SLICE_69/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO1",
            "phy_name":"SLICE_69/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9495",
            "phy_name":"n9495"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI0",
            "phy_name":"SLICE_68/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO0",
            "phy_name":"SLICE_68/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18984",
            "phy_name":"n18984"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI1",
            "phy_name":"SLICE_68/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO1",
            "phy_name":"SLICE_68/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9497",
            "phy_name":"n9497"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_13/CI0",
            "phy_name":"SLICE_45/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_13/CO0",
            "phy_name":"SLICE_45/COUT0"
        },
        "arrive":21.393,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18987",
            "phy_name":"n18987"
        },
        "arrive":21.393,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_13/CI1",
            "phy_name":"SLICE_45/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_13/CO1",
            "phy_name":"SLICE_45/COUT1"
        },
        "arrive":21.671,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9499",
            "phy_name":"n9499"
        },
        "arrive":23.746,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_15/D0",
            "phy_name":"SLICE_43/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_15/S0",
            "phy_name":"SLICE_43/F0"
        },
        "arrive":24.223,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n62_2",
            "phy_name":"n62_2"
        },
        "arrive":26.298,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n9497                                                     NET DELAY            2.075        21.115  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n18987                                                    NET DELAY            0.000        21.393  1       
timer_clock_398_add_4_13/CI1->timer_clock_398_add_4_13/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.671  2       
n9499                                                     NET DELAY            2.075        23.746  1       
timer_clock_398_add_4_15/D0->timer_clock_398_add_4_15/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        24.223  1       
n62_2                                                     NET DELAY            2.075        26.298  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i13/CK",
        "phy_name":"SLICE_43/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i12/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 14
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.264 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.870
-------------------------------------   ------
End-of-path arrival time( ns )          23.945

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i12/D",
        "phy_name":"SLICE_45/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI0",
            "phy_name":"SLICE_69/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO0",
            "phy_name":"SLICE_69/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18981",
            "phy_name":"n18981"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI1",
            "phy_name":"SLICE_69/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO1",
            "phy_name":"SLICE_69/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9495",
            "phy_name":"n9495"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI0",
            "phy_name":"SLICE_68/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO0",
            "phy_name":"SLICE_68/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18984",
            "phy_name":"n18984"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI1",
            "phy_name":"SLICE_68/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO1",
            "phy_name":"SLICE_68/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9497",
            "phy_name":"n9497"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_13/CI0",
            "phy_name":"SLICE_45/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_13/CO0",
            "phy_name":"SLICE_45/COUT0"
        },
        "arrive":21.393,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18987",
            "phy_name":"n18987"
        },
        "arrive":21.393,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_13/D1",
            "phy_name":"SLICE_45/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_13/S1",
            "phy_name":"SLICE_45/F1"
        },
        "arrive":21.870,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n63",
            "phy_name":"n63"
        },
        "arrive":23.945,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n9497                                                     NET DELAY            2.075        21.115  1       
timer_clock_398_add_4_13/CI0->timer_clock_398_add_4_13/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        21.393  2       
n18987                                                    NET DELAY            0.000        21.393  1       
timer_clock_398_add_4_13/D1->timer_clock_398_add_4_13/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        21.870  1       
n63                                                       NET DELAY            2.075        23.945  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i11/CK",
        "phy_name":"SLICE_45/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i11/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 13
Delay Ratio      : 76.9% (route), 23.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 61.542 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       21.592
-------------------------------------   ------
End-of-path arrival time( ns )          23.667

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i11/D",
        "phy_name":"SLICE_45/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI0",
            "phy_name":"SLICE_69/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO0",
            "phy_name":"SLICE_69/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18981",
            "phy_name":"n18981"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI1",
            "phy_name":"SLICE_69/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO1",
            "phy_name":"SLICE_69/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9495",
            "phy_name":"n9495"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI0",
            "phy_name":"SLICE_68/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO0",
            "phy_name":"SLICE_68/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18984",
            "phy_name":"n18984"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI1",
            "phy_name":"SLICE_68/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO1",
            "phy_name":"SLICE_68/COUT1"
        },
        "arrive":19.040,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9497",
            "phy_name":"n9497"
        },
        "arrive":21.115,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_13/D0",
            "phy_name":"SLICE_45/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_13/S0",
            "phy_name":"SLICE_45/F0"
        },
        "arrive":21.592,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n64",
            "phy_name":"n64"
        },
        "arrive":23.667,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/CI1->timer_clock_398_add_4_11/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        19.040  2       
n9497                                                     NET DELAY            2.075        21.115  1       
timer_clock_398_add_4_13/D0->timer_clock_398_add_4_13/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        21.592  1       
n64                                                       NET DELAY            2.075        23.667  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i11/CK",
        "phy_name":"SLICE_45/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i10/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 12
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 63.895 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       19.239
-------------------------------------   ------
End-of-path arrival time( ns )          21.314

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i10/D",
        "phy_name":"SLICE_68/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI0",
            "phy_name":"SLICE_69/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO0",
            "phy_name":"SLICE_69/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18981",
            "phy_name":"n18981"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI1",
            "phy_name":"SLICE_69/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO1",
            "phy_name":"SLICE_69/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9495",
            "phy_name":"n9495"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/CI0",
            "phy_name":"SLICE_68/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/CO0",
            "phy_name":"SLICE_68/COUT0"
        },
        "arrive":18.762,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18984",
            "phy_name":"n18984"
        },
        "arrive":18.762,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/D1",
            "phy_name":"SLICE_68/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/S1",
            "phy_name":"SLICE_68/F1"
        },
        "arrive":19.239,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n65",
            "phy_name":"n65"
        },
        "arrive":21.314,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/CI0->timer_clock_398_add_4_11/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.762  2       
n18984                                                    NET DELAY            0.000        18.762  1       
timer_clock_398_add_4_11/D1->timer_clock_398_add_4_11/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        19.239  1       
n65                                                       NET DELAY            2.075        21.314  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i9/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 11
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 64.173 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       18.961
-------------------------------------   ------
End-of-path arrival time( ns )          21.036

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i9/D",
        "phy_name":"SLICE_68/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI0",
            "phy_name":"SLICE_69/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO0",
            "phy_name":"SLICE_69/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18981",
            "phy_name":"n18981"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI1",
            "phy_name":"SLICE_69/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO1",
            "phy_name":"SLICE_69/COUT1"
        },
        "arrive":16.409,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9495",
            "phy_name":"n9495"
        },
        "arrive":18.484,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_11/D0",
            "phy_name":"SLICE_68/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_11/S0",
            "phy_name":"SLICE_68/F0"
        },
        "arrive":18.961,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n66",
            "phy_name":"n66"
        },
        "arrive":21.036,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/CI1->timer_clock_398_add_4_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        16.409  2       
n9495                                                     NET DELAY            2.075        18.484  1       
timer_clock_398_add_4_11/D0->timer_clock_398_add_4_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        18.961  1       
n66                                                       NET DELAY            2.075        21.036  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i9/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 10
Delay Ratio      : 75.0% (route), 25.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.526 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.608
-------------------------------------   ------
End-of-path arrival time( ns )          18.683

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i8/D",
        "phy_name":"SLICE_69/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/CI0",
            "phy_name":"SLICE_69/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/CO0",
            "phy_name":"SLICE_69/COUT0"
        },
        "arrive":16.131,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18981",
            "phy_name":"n18981"
        },
        "arrive":16.131,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/D1",
            "phy_name":"SLICE_69/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/S1",
            "phy_name":"SLICE_69/F1"
        },
        "arrive":16.608,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n67_2",
            "phy_name":"n67_2"
        },
        "arrive":18.683,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/CI0->timer_clock_398_add_4_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        16.131  2       
n18981                                                    NET DELAY            0.000        16.131  1       
timer_clock_398_add_4_9/D1->timer_clock_398_add_4_9/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        16.608  1       
n67_2                                                     NET DELAY            2.075        18.683  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 9
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 66.804 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       16.330
-------------------------------------   ------
End-of-path arrival time( ns )          18.405

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/D",
        "phy_name":"SLICE_69/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI1",
            "phy_name":"SLICE_70/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO1",
            "phy_name":"SLICE_70/COUT1"
        },
        "arrive":13.778,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9493",
            "phy_name":"n9493"
        },
        "arrive":15.853,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/D0",
            "phy_name":"SLICE_69/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/S0",
            "phy_name":"SLICE_69/F0"
        },
        "arrive":16.330,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n68",
            "phy_name":"n68"
        },
        "arrive":18.405,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/CI1->timer_clock_398_add_4_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        13.778  2       
n9493                                                     NET DELAY            2.075        15.853  1       
timer_clock_398_add_4_9/D0->timer_clock_398_add_4_9/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        16.330  1       
n68                                                       NET DELAY            2.075        18.405  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 8
Delay Ratio      : 74.2% (route), 25.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.157 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.977
-------------------------------------   ------
End-of-path arrival time( ns )          16.052

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i6/D",
        "phy_name":"SLICE_70/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/CI0",
            "phy_name":"SLICE_70/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/CO0",
            "phy_name":"SLICE_70/COUT0"
        },
        "arrive":13.500,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18978",
            "phy_name":"n18978"
        },
        "arrive":13.500,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/D1",
            "phy_name":"SLICE_70/D1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/S1",
            "phy_name":"SLICE_70/F1"
        },
        "arrive":13.977,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n69",
            "phy_name":"n69"
        },
        "arrive":16.052,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/CI0->timer_clock_398_add_4_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        13.500  2       
n18978                                                    NET DELAY            0.000        13.500  1       
timer_clock_398_add_4_7/D1->timer_clock_398_add_4_7/S1
                                          SLICE           D1_TO_F1_DELAY       0.477        13.977  1       
n69                                                       NET DELAY            2.075        16.052  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 7
Delay Ratio      : 75.7% (route), 24.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.435 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.699
-------------------------------------   ------
End-of-path arrival time( ns )          15.774

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/D",
        "phy_name":"SLICE_70/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/CO1",
            "phy_name":"SLICE_44/COUT1"
        },
        "arrive":5.885,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9487",
            "phy_name":"n9487"
        },
        "arrive":7.960,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI0",
            "phy_name":"SLICE_42/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO0",
            "phy_name":"SLICE_42/COUT0"
        },
        "arrive":8.238,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18972",
            "phy_name":"n18972"
        },
        "arrive":8.238,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/CI1",
            "phy_name":"SLICE_42/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/CO1",
            "phy_name":"SLICE_42/COUT1"
        },
        "arrive":8.516,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9489",
            "phy_name":"n9489"
        },
        "arrive":10.591,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI0",
            "phy_name":"SLICE_71/CIN0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO0",
            "phy_name":"SLICE_71/COUT0"
        },
        "arrive":10.869,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n18975",
            "phy_name":"n18975"
        },
        "arrive":10.869,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/CI1",
            "phy_name":"SLICE_71/CIN1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/CO1",
            "phy_name":"SLICE_71/COUT1"
        },
        "arrive":11.147,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n9491",
            "phy_name":"n9491"
        },
        "arrive":13.222,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/D0",
            "phy_name":"SLICE_70/D0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/S0",
            "phy_name":"SLICE_70/F0"
        },
        "arrive":13.699,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n70",
            "phy_name":"n70"
        },
        "arrive":15.774,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY      1.391         3.466  2       
timer_clock[0]                                            NET DELAY            2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344         5.885  2       
n9487                                                     NET DELAY            2.075         7.960  1       
timer_clock_398_add_4_3/CI0->timer_clock_398_add_4_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278         8.238  2       
n18972                                                    NET DELAY            0.000         8.238  1       
timer_clock_398_add_4_3/CI1->timer_clock_398_add_4_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278         8.516  2       
n9489                                                     NET DELAY            2.075        10.591  1       
timer_clock_398_add_4_5/CI0->timer_clock_398_add_4_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        10.869  2       
n18975                                                    NET DELAY            0.000        10.869  1       
timer_clock_398_add_4_5/CI1->timer_clock_398_add_4_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        11.147  2       
n9491                                                     NET DELAY            2.075        13.222  1       
timer_clock_398_add_4_7/D0->timer_clock_398_add_4_7/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        13.699  1       
n70                                                       NET DELAY            2.075        15.774  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i9/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 69.460 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       13.674
-------------------------------------   ------
End-of-path arrival time( ns )          15.749

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i9/CK",
        "phy_name":"SLICE_68/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i9/Q",
        "phy_name":"SLICE_68/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_221/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i9/CK",
            "phy_name":"SLICE_68/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i9/Q",
            "phy_name":"SLICE_68/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[9]",
            "phy_name":"timer_clock[9]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_4_lut/B",
            "phy_name":"SLICE_1200/B0"
        },
        "pin1":
        {
            "log_name":"i9_4_lut/Z",
            "phy_name":"SLICE_1200/F0"
        },
        "arrive":6.018,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n23",
            "phy_name":"n23"
        },
        "arrive":8.093,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i12_4_lut/A",
            "phy_name":"SLICE_852/A0"
        },
        "pin1":
        {
            "log_name":"i12_4_lut/Z",
            "phy_name":"SLICE_852/F0"
        },
        "arrive":8.570,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n26",
            "phy_name":"n26"
        },
        "arrive":10.645,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i13_4_lut/B",
            "phy_name":"SLICE_850/B0"
        },
        "pin1":
        {
            "log_name":"i13_4_lut/Z",
            "phy_name":"SLICE_850/F0"
        },
        "arrive":11.122,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4702",
            "phy_name":"n4702"
        },
        "arrive":13.197,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_2_lut/A",
            "phy_name":"SLICE_221/A0"
        },
        "pin1":
        {
            "log_name":"i9_2_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":13.674,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5738",
            "phy_name":"n5738"
        },
        "arrive":15.749,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i9/CK   timer_clock_398__i10/CK}->timer_clock_398__i9/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[9]                                            NET DELAY        2.075         5.541  1       
i9_4_lut/B->i9_4_lut/Z                    SLICE           B0_TO_F0_DELAY   0.477         6.018  1       
n23                                                       NET DELAY        2.075         8.093  1       
i12_4_lut/A->i12_4_lut/Z                  SLICE           A0_TO_F0_DELAY   0.477         8.570  1       
n26                                                       NET DELAY        2.075        10.645  1       
i13_4_lut/B->i13_4_lut/Z                  SLICE           B0_TO_F0_DELAY   0.477        11.122  9       
n4702                                                     NET DELAY        2.075        13.197  1       
i9_2_lut/A->i9_2_lut/Z                    SLICE           A0_TO_F0_DELAY   0.477        13.674  1       
n5738                                                     NET DELAY        2.075        15.749  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/D",
        "phy_name":"SLICE_190/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3259_2_lut/A",
            "phy_name":"SLICE_190/A0"
        },
        "pin1":
        {
            "log_name":"i3259_2_lut/Z",
            "phy_name":"SLICE_190/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4748",
            "phy_name":"n4748"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3259_2_lut/A->i3259_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4748                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i0/CK",
        "phy_name":"SLICE_190/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/D",
        "phy_name":"SLICE_188/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3293_2_lut/A",
            "phy_name":"SLICE_188/A0"
        },
        "pin1":
        {
            "log_name":"i3293_2_lut/Z",
            "phy_name":"SLICE_188/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4782",
            "phy_name":"n4782"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3293_2_lut/A->i3293_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4782                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i9/CK",
        "phy_name":"SLICE_188/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/vga_vsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/D",
        "phy_name":"SLICE_187/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i23_4_lut_4_lut/C",
            "phy_name":"SLICE_612/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i23_4_lut_4_lut/Z",
            "phy_name":"SLICE_612/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n12",
            "phy_name":"vga_driver/n12"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i6_4_lut_adj_103/D",
            "phy_name":"SLICE_613/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i6_4_lut_adj_103/Z",
            "phy_name":"SLICE_613/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n13392",
            "phy_name":"n13392"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3266_4_lut/D",
            "phy_name":"SLICE_187/D0"
        },
        "pin1":
        {
            "log_name":"i3266_4_lut/Z",
            "phy_name":"SLICE_187/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4755",
            "phy_name":"n4755"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i23_4_lut_4_lut/C->vga_driver/i23_4_lut_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n12                                            NET DELAY            2.075        30.917  1       
vga_driver/i6_4_lut_adj_103/D->vga_driver/i6_4_lut_adj_103/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        31.394  1       
n13392                                                    NET DELAY            2.075        33.469  1       
i3266_4_lut/D->i3266_4_lut/Z              SLICE           D0_TO_F0_DELAY       0.477        33.946  1       
n4755                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_vsync/CK",
        "phy_name":"SLICE_187/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/D",
        "phy_name":"SLICE_186/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3296_2_lut/A",
            "phy_name":"SLICE_186/A0"
        },
        "pin1":
        {
            "log_name":"i3296_2_lut/Z",
            "phy_name":"SLICE_186/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4785",
            "phy_name":"n4785"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3296_2_lut/A->i3296_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4785                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i8/CK",
        "phy_name":"SLICE_186/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/D",
        "phy_name":"SLICE_185/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3297_2_lut/A",
            "phy_name":"SLICE_185/A0"
        },
        "pin1":
        {
            "log_name":"i3297_2_lut/Z",
            "phy_name":"SLICE_185/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4786",
            "phy_name":"n4786"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3297_2_lut/A->i3297_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4786                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i7/CK",
        "phy_name":"SLICE_185/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/D",
        "phy_name":"SLICE_184/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3298_2_lut/A",
            "phy_name":"SLICE_184/A0"
        },
        "pin1":
        {
            "log_name":"i3298_2_lut/Z",
            "phy_name":"SLICE_184/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4787",
            "phy_name":"n4787"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3298_2_lut/A->i3298_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4787                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i6/CK",
        "phy_name":"SLICE_184/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/D",
        "phy_name":"SLICE_183/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3299_2_lut/A",
            "phy_name":"SLICE_183/A0"
        },
        "pin1":
        {
            "log_name":"i3299_2_lut/Z",
            "phy_name":"SLICE_183/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4788",
            "phy_name":"n4788"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3299_2_lut/A->i3299_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4788                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i5/CK",
        "phy_name":"SLICE_183/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/D",
        "phy_name":"SLICE_182/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3300_2_lut/A",
            "phy_name":"SLICE_182/A0"
        },
        "pin1":
        {
            "log_name":"i3300_2_lut/Z",
            "phy_name":"SLICE_182/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4789",
            "phy_name":"n4789"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3300_2_lut/A->i3300_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4789                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i4/CK",
        "phy_name":"SLICE_182/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/D",
        "phy_name":"SLICE_181/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3301_2_lut/A",
            "phy_name":"SLICE_181/A0"
        },
        "pin1":
        {
            "log_name":"i3301_2_lut/Z",
            "phy_name":"SLICE_181/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4790",
            "phy_name":"n4790"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3301_2_lut/A->i3301_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4790                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i3/CK",
        "phy_name":"SLICE_181/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 16
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 7.880 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#2)    39.800
+ Master Clock Source Latency                                   0.000
- Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
- Setup Time                                                    0.199
-----------------------------------------------------------   -------
End-of-path required time( ns )                                43.901

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                        31.721
------------------------------------------------------   ------
End-of-path arrival time( ns )                           36.021

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/D",
        "phy_name":"SLICE_180/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/B",
            "phy_name":"SLICE_614/B0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i2_2_lut_4_lut/Z",
            "phy_name":"SLICE_614/F0"
        },
        "arrive":8.243,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n10",
            "phy_name":"vga_driver/n10"
        },
        "arrive":10.318,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i13879_4_lut/C",
            "phy_name":"SLICE_615/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i13879_4_lut/Z",
            "phy_name":"SLICE_615/F0"
        },
        "arrive":10.795,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/vga_hsync_N_167",
            "phy_name":"vga_driver/vga_hsync_N_167"
        },
        "arrive":12.870,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_1/C1",
            "phy_name":"SLICE_13/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_1/CO1",
            "phy_name":"SLICE_13/COUT1"
        },
        "arrive":13.214,
        "delay":0.344
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9566",
            "phy_name":"vga_driver/n9566"
        },
        "arrive":15.289,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI0",
            "phy_name":"SLICE_11/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO0",
            "phy_name":"SLICE_11/COUT0"
        },
        "arrive":15.567,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19101",
            "phy_name":"vga_driver/n19101"
        },
        "arrive":15.567,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_3/CI1",
            "phy_name":"SLICE_11/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_3/CO1",
            "phy_name":"SLICE_11/COUT1"
        },
        "arrive":15.845,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9568",
            "phy_name":"vga_driver/n9568"
        },
        "arrive":17.920,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI0",
            "phy_name":"SLICE_10/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO0",
            "phy_name":"SLICE_10/COUT0"
        },
        "arrive":18.198,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19104",
            "phy_name":"vga_driver/n19104"
        },
        "arrive":18.198,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_5/CI1",
            "phy_name":"SLICE_10/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_5/CO1",
            "phy_name":"SLICE_10/COUT1"
        },
        "arrive":18.476,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9570",
            "phy_name":"vga_driver/n9570"
        },
        "arrive":20.551,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI0",
            "phy_name":"SLICE_9/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO0",
            "phy_name":"SLICE_9/COUT0"
        },
        "arrive":20.829,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19107",
            "phy_name":"vga_driver/n19107"
        },
        "arrive":20.829,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_7/CI1",
            "phy_name":"SLICE_9/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_7/CO1",
            "phy_name":"SLICE_9/COUT1"
        },
        "arrive":21.107,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9572",
            "phy_name":"vga_driver/n9572"
        },
        "arrive":23.182,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI0",
            "phy_name":"SLICE_8/CIN0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO0",
            "phy_name":"SLICE_8/COUT0"
        },
        "arrive":23.460,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n19110",
            "phy_name":"vga_driver/n19110"
        },
        "arrive":23.460,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_9/CI1",
            "phy_name":"SLICE_8/CIN1"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_9/CO1",
            "phy_name":"SLICE_8/COUT1"
        },
        "arrive":23.738,
        "delay":0.278
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n9574",
            "phy_name":"vga_driver/n9574"
        },
        "arrive":25.813,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/add_48_add_5_11/D0",
            "phy_name":"SLICE_7/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/add_48_add_5_11/S0",
            "phy_name":"SLICE_7/F0"
        },
        "arrive":26.290,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_vsync_N_183[9]",
            "phy_name":"vga_vsync_N_183[9]"
        },
        "arrive":28.365,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i7_4_lut/D",
            "phy_name":"SLICE_1107/D0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i7_4_lut/Z",
            "phy_name":"SLICE_1107/F0"
        },
        "arrive":28.842,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n17",
            "phy_name":"vga_driver/n17"
        },
        "arrive":30.917,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/i4642_4_lut/A",
            "phy_name":"SLICE_620/A0"
        },
        "pin1":
        {
            "log_name":"vga_driver/i4642_4_lut/Z",
            "phy_name":"SLICE_620/F0"
        },
        "arrive":31.394,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4747",
            "phy_name":"n4747"
        },
        "arrive":33.469,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3302_2_lut/A",
            "phy_name":"SLICE_180/A0"
        },
        "pin1":
        {
            "log_name":"i3302_2_lut/Z",
            "phy_name":"SLICE_180/F0"
        },
        "arrive":33.946,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4791",
            "phy_name":"n4791"
        },
        "arrive":36.021,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY      1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY            2.075         7.766  1       
vga_driver/i2_2_lut_4_lut/B->vga_driver/i2_2_lut_4_lut/Z
                                          SLICE           B0_TO_F0_DELAY       0.477         8.243  1       
vga_driver/n10                                            NET DELAY            2.075        10.318  1       
vga_driver/i13879_4_lut/C->vga_driver/i13879_4_lut/Z
                                          SLICE           C0_TO_F0_DELAY       0.477        10.795  2       
vga_driver/vga_hsync_N_167                                NET DELAY            2.075        12.870  1       
vga_driver/add_48_add_5_1/C1->vga_driver/add_48_add_5_1/CO1
                                          SLICE           C1_TO_COUT1_DELAY    0.344        13.214  2       
vga_driver/n9566                                          NET DELAY            2.075        15.289  1       
vga_driver/add_48_add_5_3/CI0->vga_driver/add_48_add_5_3/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        15.567  2       
vga_driver/n19101                                         NET DELAY            0.000        15.567  1       
vga_driver/add_48_add_5_3/CI1->vga_driver/add_48_add_5_3/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        15.845  2       
vga_driver/n9568                                          NET DELAY            2.075        17.920  1       
vga_driver/add_48_add_5_5/CI0->vga_driver/add_48_add_5_5/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        18.198  2       
vga_driver/n19104                                         NET DELAY            0.000        18.198  1       
vga_driver/add_48_add_5_5/CI1->vga_driver/add_48_add_5_5/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        18.476  2       
vga_driver/n9570                                          NET DELAY            2.075        20.551  1       
vga_driver/add_48_add_5_7/CI0->vga_driver/add_48_add_5_7/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        20.829  2       
vga_driver/n19107                                         NET DELAY            0.000        20.829  1       
vga_driver/add_48_add_5_7/CI1->vga_driver/add_48_add_5_7/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        21.107  2       
vga_driver/n9572                                          NET DELAY            2.075        23.182  1       
vga_driver/add_48_add_5_9/CI0->vga_driver/add_48_add_5_9/CO0
                                          SLICE           CIN0_TO_COUT0_DELAY  0.278        23.460  2       
vga_driver/n19110                                         NET DELAY            0.000        23.460  1       
vga_driver/add_48_add_5_9/CI1->vga_driver/add_48_add_5_9/CO1
                                          SLICE           CIN1_TO_COUT1_DELAY  0.278        23.738  2       
vga_driver/n9574                                          NET DELAY            2.075        25.813  1       
vga_driver/add_48_add_5_11/D0->vga_driver/add_48_add_5_11/S0
                                          SLICE           D0_TO_F0_DELAY       0.477        26.290  3       
vga_vsync_N_183[9]                                        NET DELAY            2.075        28.365  1       
vga_driver/i7_4_lut/D->vga_driver/i7_4_lut/Z
                                          SLICE           D0_TO_F0_DELAY       0.477        28.842  1       
vga_driver/n17                                            NET DELAY            2.075        30.917  1       
vga_driver/i4642_4_lut/A->vga_driver/i4642_4_lut/Z
                                          SLICE           A0_TO_F0_DELAY       0.477        31.394  10      
n4747                                                     NET DELAY            2.075        33.469  1       
i3302_2_lut/A->i3302_2_lut/Z              SLICE           A0_TO_F0_DELAY       0.477        33.946  1       
n4791                                                     NET DELAY            2.075        36.021  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/v_count__i2/CK",
        "phy_name":"SLICE_180/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
23 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i0/Q
Path End         : timer_clock_398__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/Q",
        "phy_name":"SLICE_44/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/D",
        "phy_name":"SLICE_44/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i0/CK",
            "phy_name":"SLICE_44/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i0/Q",
            "phy_name":"SLICE_44/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[0]",
            "phy_name":"timer_clock[0]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_1/C1",
            "phy_name":"SLICE_44/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_1/S1",
            "phy_name":"SLICE_44/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n75",
            "phy_name":"n75"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
timer_clock_398__i0/CK->timer_clock_398__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[0]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_1/C1->timer_clock_398_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n75                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i0/CK",
        "phy_name":"SLICE_44/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i1/Q
Path End         : timer_clock_398__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i1/Q",
        "phy_name":"SLICE_42/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i1/D",
        "phy_name":"SLICE_42/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i1/CK",
            "phy_name":"SLICE_42/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i1/Q",
            "phy_name":"SLICE_42/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[1]",
            "phy_name":"timer_clock[1]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/C0",
            "phy_name":"SLICE_42/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/S0",
            "phy_name":"SLICE_42/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n74",
            "phy_name":"n74"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i1/CK   timer_clock_398__i2/CK}->timer_clock_398__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[1]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_3/C0->timer_clock_398_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n74                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i2/Q
Path End         : timer_clock_398__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i2/Q",
        "phy_name":"SLICE_42/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i2/D",
        "phy_name":"SLICE_42/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i2/CK",
            "phy_name":"SLICE_42/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i2/Q",
            "phy_name":"SLICE_42/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[2]",
            "phy_name":"timer_clock[2]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_3/C1",
            "phy_name":"SLICE_42/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_3/S1",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n73",
            "phy_name":"n73"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i1/CK   timer_clock_398__i2/CK}->timer_clock_398__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[2]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_3/C1->timer_clock_398_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n73                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i1/CK",
        "phy_name":"SLICE_42/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i3/Q
Path End         : timer_clock_398__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i3/Q",
        "phy_name":"SLICE_71/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i3/D",
        "phy_name":"SLICE_71/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i3/CK",
            "phy_name":"SLICE_71/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i3/Q",
            "phy_name":"SLICE_71/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[3]",
            "phy_name":"timer_clock[3]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/C0",
            "phy_name":"SLICE_71/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/S0",
            "phy_name":"SLICE_71/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n72",
            "phy_name":"n72"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i3/CK   timer_clock_398__i4/CK}->timer_clock_398__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[3]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_5/C0->timer_clock_398_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n72                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i4/Q
Path End         : timer_clock_398__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i4/Q",
        "phy_name":"SLICE_71/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i4/D",
        "phy_name":"SLICE_71/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i4/CK",
            "phy_name":"SLICE_71/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i4/Q",
            "phy_name":"SLICE_71/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[4]",
            "phy_name":"timer_clock[4]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_5/C1",
            "phy_name":"SLICE_71/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_5/S1",
            "phy_name":"SLICE_71/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n71",
            "phy_name":"n71"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i3/CK   timer_clock_398__i4/CK}->timer_clock_398__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[4]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_5/C1->timer_clock_398_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n71                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i3/CK",
        "phy_name":"SLICE_71/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"tick_c/Q",
        "phy_name":"SLICE_221/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/D",
        "phy_name":"SLICE_221/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"tick_c/CK",
            "phy_name":"SLICE_221/CLK"
        },
        "pin1":
        {
            "log_name":"tick_c/Q",
            "phy_name":"SLICE_221/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"tick",
            "phy_name":"tick"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i9_2_lut/B",
            "phy_name":"SLICE_221/B0"
        },
        "pin1":
        {
            "log_name":"i9_2_lut/Z",
            "phy_name":"SLICE_221/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n5738",
            "phy_name":"n5738"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE           CLK_TO_Q0_DELAY  1.391         3.466  6       
tick                                                      NET DELAY        2.075         5.541  1       
i9_2_lut/B->i9_2_lut/Z                    SLICE           B0_TO_F0_DELAY   0.450         5.991  1       
n5738                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"tick_c/CK",
        "phy_name":"SLICE_221/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i5/Q
Path End         : timer_clock_398__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/Q",
        "phy_name":"SLICE_70/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/D",
        "phy_name":"SLICE_70/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i5/CK",
            "phy_name":"SLICE_70/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i5/Q",
            "phy_name":"SLICE_70/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[5]",
            "phy_name":"timer_clock[5]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/C0",
            "phy_name":"SLICE_70/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/S0",
            "phy_name":"SLICE_70/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n70",
            "phy_name":"n70"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[5]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_7/C0->timer_clock_398_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n70                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i6/Q
Path End         : timer_clock_398__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i6/Q",
        "phy_name":"SLICE_70/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i6/D",
        "phy_name":"SLICE_70/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i6/CK",
            "phy_name":"SLICE_70/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i6/Q",
            "phy_name":"SLICE_70/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[6]",
            "phy_name":"timer_clock[6]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_7/C1",
            "phy_name":"SLICE_70/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_7/S1",
            "phy_name":"SLICE_70/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n69",
            "phy_name":"n69"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i5/CK   timer_clock_398__i6/CK}->timer_clock_398__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[6]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_7/C1->timer_clock_398_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n69                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i5/CK",
        "phy_name":"SLICE_70/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i7/Q
Path End         : timer_clock_398__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/Q",
        "phy_name":"SLICE_69/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/D",
        "phy_name":"SLICE_69/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i7/CK",
            "phy_name":"SLICE_69/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i7/Q",
            "phy_name":"SLICE_69/Q0"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[7]",
            "phy_name":"timer_clock[7]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/C0",
            "phy_name":"SLICE_69/C0"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/S0",
            "phy_name":"SLICE_69/F0"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n68",
            "phy_name":"n68"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i7/CK   timer_clock_398__i8/CK}->timer_clock_398__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         3.466  2       
timer_clock[7]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_9/C0->timer_clock_398_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         5.991  1       
n68                                                       NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_398__i8/Q
Path End         : timer_clock_398__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       5.991
-------------------------------------   -----
End-of-path arrival time( ns )          8.066

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i8/Q",
        "phy_name":"SLICE_69/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i8/D",
        "phy_name":"SLICE_69/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398__i8/CK",
            "phy_name":"SLICE_69/CLK"
        },
        "pin1":
        {
            "log_name":"timer_clock_398__i8/Q",
            "phy_name":"SLICE_69/Q1"
        },
        "arrive":3.466,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"timer_clock[8]",
            "phy_name":"timer_clock[8]"
        },
        "arrive":5.541,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"timer_clock_398_add_4_9/C1",
            "phy_name":"SLICE_69/C1"
        },
        "pin1":
        {
            "log_name":"timer_clock_398_add_4_9/S1",
            "phy_name":"SLICE_69/F1"
        },
        "arrive":5.991,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n67_2",
            "phy_name":"n67_2"
        },
        "arrive":8.066,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{timer_clock_398__i7/CK   timer_clock_398__i8/CK}->timer_clock_398__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         3.466  2       
timer_clock[8]                                            NET DELAY        2.075         5.541  1       
timer_clock_398_add_4_9/C1->timer_clock_398_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         5.991  1       
n67_2                                                     NET DELAY        2.075         8.066  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"timer_clock_398__i7/CK",
        "phy_name":"SLICE_69/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_driver/pll_clock} -source [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
28 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/h_count_399__i0/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i0/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i0/Q",
        "phy_name":"SLICE_15/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i0/D",
        "phy_name":"SLICE_15/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i0/CK",
            "phy_name":"SLICE_15/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i0/Q",
            "phy_name":"SLICE_15/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[0]",
            "phy_name":"h_count[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_1/C1",
            "phy_name":"SLICE_15/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_1/S1",
            "phy_name":"SLICE_15/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[0]",
            "phy_name":"vga_driver/n45[0]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  12      
h_count[0]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_1/C1->vga_driver/h_count_399_add_4_1/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[0]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i0/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i1/Q
Path End         : vga_driver/h_count_399__i1/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i1/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i1/Q",
        "phy_name":"SLICE_14/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i1/D",
        "phy_name":"SLICE_14/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i1/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i1/Q",
            "phy_name":"SLICE_14/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[1]",
            "phy_name":"h_count[1]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_3/C0",
            "phy_name":"SLICE_14/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_3/S0",
            "phy_name":"SLICE_14/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[1]",
            "phy_name":"vga_driver/n45[1]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i1/CK   vga_driver/h_count_399__i2/CK}->vga_driver/h_count_399__i1/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  12      
h_count[1]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_3/C0->vga_driver/h_count_399_add_4_3/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[1]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i1/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i2/Q
Path End         : vga_driver/h_count_399__i2/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i1/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i2/Q",
        "phy_name":"SLICE_14/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i2/D",
        "phy_name":"SLICE_14/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i2/CK",
            "phy_name":"SLICE_14/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i2/Q",
            "phy_name":"SLICE_14/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[2]",
            "phy_name":"h_count[2]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_3/C1",
            "phy_name":"SLICE_14/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_3/S1",
            "phy_name":"SLICE_14/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[2]",
            "phy_name":"vga_driver/n45[2]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i1/CK   vga_driver/h_count_399__i2/CK}->vga_driver/h_count_399__i2/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  13      
h_count[2]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_3/C1->vga_driver/h_count_399_add_4_3/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[2]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i1/CK",
        "phy_name":"SLICE_14/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i3/Q
Path End         : vga_driver/h_count_399__i3/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i3/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i3/Q",
        "phy_name":"SLICE_12/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i3/D",
        "phy_name":"SLICE_12/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i3/CK",
            "phy_name":"SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i3/Q",
            "phy_name":"SLICE_12/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[3]",
            "phy_name":"h_count[3]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_5/C0",
            "phy_name":"SLICE_12/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_5/S0",
            "phy_name":"SLICE_12/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[3]",
            "phy_name":"vga_driver/n45[3]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i3/CK   vga_driver/h_count_399__i4/CK}->vga_driver/h_count_399__i3/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  14      
h_count[3]                                                NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_5/C0->vga_driver/h_count_399_add_4_5/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[3]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i3/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i4/Q
Path End         : vga_driver/h_count_399__i4/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i3/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i4/Q",
        "phy_name":"SLICE_12/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i4/D",
        "phy_name":"SLICE_12/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i4/CK",
            "phy_name":"SLICE_12/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i4/Q",
            "phy_name":"SLICE_12/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[4]_2",
            "phy_name":"vga_driver/h_count[4]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_5/C1",
            "phy_name":"SLICE_12/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_5/S1",
            "phy_name":"SLICE_12/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[4]",
            "phy_name":"vga_driver/n45[4]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i3/CK   vga_driver/h_count_399__i4/CK}->vga_driver/h_count_399__i4/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  6       
vga_driver/h_count[4]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_5/C1->vga_driver/h_count_399_add_4_5/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[4]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i3/CK",
        "phy_name":"SLICE_12/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i0/Q
Path End         : vga_driver/vga_hsync/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i0/CK",
        "phy_name":"SLICE_15/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i0/Q",
        "phy_name":"SLICE_15/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_hsync/D",
        "phy_name":"SLICE_189/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i0/CK",
            "phy_name":"SLICE_15/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i0/Q",
            "phy_name":"SLICE_15/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"h_count[0]",
            "phy_name":"h_count[0]"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"i3292_4_lut/C",
            "phy_name":"SLICE_189/C0"
        },
        "pin1":
        {
            "log_name":"i3292_4_lut/Z",
            "phy_name":"SLICE_189/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"n4781",
            "phy_name":"n4781"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_399__i0/CK->vga_driver/h_count_399__i0/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  12      
h_count[0]                                                NET DELAY        2.075         7.766  1       
i3292_4_lut/C->i3292_4_lut/Z              SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
n4781                                                     NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/vga_hsync/CK",
        "phy_name":"SLICE_189/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i5/Q
Path End         : vga_driver/h_count_399__i5/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/Q",
        "phy_name":"SLICE_20/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/D",
        "phy_name":"SLICE_20/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i5/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i5/Q",
            "phy_name":"SLICE_20/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[5]_2",
            "phy_name":"vga_driver/h_count[5]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_7/C0",
            "phy_name":"SLICE_20/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_7/S0",
            "phy_name":"SLICE_20/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[5]",
            "phy_name":"vga_driver/n45[5]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i5/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  7       
vga_driver/h_count[5]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_7/C0->vga_driver/h_count_399_add_4_7/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[5]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i6/Q
Path End         : vga_driver/h_count_399__i6/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i6/Q",
        "phy_name":"SLICE_20/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i6/D",
        "phy_name":"SLICE_20/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i6/CK",
            "phy_name":"SLICE_20/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i6/Q",
            "phy_name":"SLICE_20/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[6]_2",
            "phy_name":"vga_driver/h_count[6]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_7/C1",
            "phy_name":"SLICE_20/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_7/S1",
            "phy_name":"SLICE_20/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[6]",
            "phy_name":"vga_driver/n45[6]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i5/CK   vga_driver/h_count_399__i6/CK}->vga_driver/h_count_399__i6/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  7       
vga_driver/h_count[6]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_7/C1->vga_driver/h_count_399_add_4_7/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[6]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i5/CK",
        "phy_name":"SLICE_20/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i7/Q
Path End         : vga_driver/h_count_399__i7/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i7/CK",
        "phy_name":"SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i7/Q",
        "phy_name":"SLICE_19/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i7/D",
        "phy_name":"SLICE_19/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i7/CK",
            "phy_name":"SLICE_19/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i7/Q",
            "phy_name":"SLICE_19/Q0"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[7]_2",
            "phy_name":"vga_driver/h_count[7]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_9/C0",
            "phy_name":"SLICE_19/C0"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_9/S0",
            "phy_name":"SLICE_19/F0"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[7]",
            "phy_name":"vga_driver/n45[7]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i7/CK   vga_driver/h_count_399__i8/CK}->vga_driver/h_count_399__i7/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         5.691  6       
vga_driver/h_count[7]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_9/C0->vga_driver/h_count_399_add_4_9/S0
                                          SLICE           C0_TO_F0_DELAY   0.450         8.216  1       
vga_driver/n45[7]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i7/CK",
        "phy_name":"SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_399__i8/Q
Path End         : vga_driver/h_count_399__i8/D
Source Clock     : vga_driver/pll_clock
Destination Clock: vga_driver/pll_clock
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 5.991 ns  (Passed)

  Destination Clock Arrival Time (vga_driver/pll_clock:R#1)     0.000
+ Master Clock Source Latency                                   0.000
+ Destination Clock Uncertainty                                 0.000
+ Destination Clock Path Delay                                  4.300
+ Hold Time                                                    -0.000
-----------------------------------------------------------   -------
End-of-path required time( ns )                                 4.300

  Source Clock Arrival Time (vga_driver/pll_clock:R#1)    0.000
+ Master Clock Source Latency                             0.000
+ Source Clock Path Delay                                 4.300
+ Data Path Delay                                         5.991
------------------------------------------------------   ------
End-of-path arrival time( ns )                           10.291

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i7/CK",
        "phy_name":"SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i8/Q",
        "phy_name":"SLICE_19/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i8/D",
        "phy_name":"SLICE_19/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399__i8/CK",
            "phy_name":"SLICE_19/CLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399__i8/Q",
            "phy_name":"SLICE_19/Q1"
        },
        "arrive":5.691,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/h_count[8]_2",
            "phy_name":"vga_driver/h_count[8]_2"
        },
        "arrive":7.766,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/h_count_399_add_4_9/C1",
            "phy_name":"SLICE_19/C1"
        },
        "pin1":
        {
            "log_name":"vga_driver/h_count_399_add_4_9/S1",
            "phy_name":"SLICE_19/F1"
        },
        "arrive":8.216,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/n45[8]",
            "phy_name":"vga_driver/n45[8]"
        },
        "arrive":10.291,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_399__i7/CK   vga_driver/h_count_399__i8/CK}->vga_driver/h_count_399__i8/Q
                                          SLICE           CLK_TO_Q1_DELAY  1.391         5.691  7       
vga_driver/h_count[8]_2                                   NET DELAY        2.075         7.766  1       
vga_driver/h_count_399_add_4_9/C1->vga_driver/h_count_399_add_4_9/S1
                                          SLICE           C1_TO_F1_DELAY   0.450         8.216  1       
vga_driver/n45[8]                                         NET DELAY        2.075        10.291  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"inst2/CLKHF",
        "phy_name":"inst2/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_driver/h_count_399__i7/CK",
        "phy_name":"SLICE_19/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":2.075,
        "delay":2.075
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.075,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"vga_driver.vga_clock.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":2.225,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_driver/pll_clock",
            "phy_name":"vga_driver/pll_clock"
        },
        "arrive":4.300,
        "delay":2.075
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HFOSC           CLOCK LATENCY  0.000         0.000  10      
clk                                                       NET DELAY      2.075         2.075  1       
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL                            0.000         2.075  18      
vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/REFERENCECLK->vga_driver/vga_clock/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL                            0.150         2.225  18      
vga_driver/pll_clock                                      NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
