{"vcs1":{"timestamp_begin":1747581905.414505369, "rt":9.04, "ut":9.12, "st":0.66}}
{"vcselab":{"timestamp_begin":1747581914.541086823, "rt":0.40, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747581914.992372491, "rt":0.47, "ut":0.20, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747581904.734564104}
{"VCS_COMP_START_TIME": 1747581904.734564104}
{"VCS_COMP_END_TIME": 1747581915.583664094}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 489000}}
{"vcselab": {"peak_mem": 183884}}
