Running: /home/andre/XILINK/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/andre/Documents/SEC_CALC/testes/display_buttons_v4/xtop_isim_beh.exe -prj /home/andre/Documents/SEC_CALC/testes/display_buttons_v4/xtop_beh.prj work.xtop work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/andre/Documents/SEC_CALC/testes/display_buttons_v4/rtl/src/xregf.v" into library work
ERROR:HDLCompiler:281 - "/home/andre/Documents/SEC_CALC/testes/display_buttons_v4/rtl/src/xregf.v" Line 2: Cannot open include file "xdefs.vh".
ERROR:HDLCompiler:870 - "/home/andre/Documents/SEC_CALC/testes/display_buttons_v4/rtl/src/xregf.v" Line 8: Macro <REGF_ADDR_W> is not defined.
ERROR:HDLCompiler:870 - "/home/andre/Documents/SEC_CALC/testes/display_buttons_v4/rtl/src/xregf.v" Line 9: Macro <DATA_W> is not defined.
ERROR:HDLCompiler:598 - "/home/andre/Documents/SEC_CALC/testes/display_buttons_v4/rtl/src/xregf.v" Line 4: Module <xregf> ignored due to previous errors.
Verilog file /home/andre/Documents/SEC_CALC/testes/display_buttons_v4/rtl/src/xregf.v ignored due to errors
