// Seed: 1578517808
module module_0 (
    output wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  tri   id_4,
    output wand  id_5
);
  logic [1 : -1] id_7;
  ;
  wor id_8;
  assign id_5 = (id_3);
  logic [-1 : -1] id_9;
  ;
  assign id_5 = id_7;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd99,
    parameter id_4 = 32'd96
) (
    output tri1 id_0,
    input  wor  id_1
    , _id_4,
    input  tri  _id_2
);
  always @(id_1#(.id_2(1 - 1),
      .id_1(1)
  ), posedge id_4)
  begin : LABEL_0
    id_5;
  end
  wire id_6;
  logic [(  !  id_2  ) : id_4] id_7 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
