{
  "name": "core_arch::x86::avx512dq::_mm256_fpclass_ps_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512dq::_mm256_mask_fpclass_ps_mask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Test packed single-precision (32-bit) floating-point elements in a for special categories specified\n by imm8, and store the results in mask vector k using zeromask k1 (elements are zeroed out when the\n corresponding mask bit is not set).\n imm can be a combination of:\n\n     - 0x01 // QNaN\n     - 0x02 // Positive Zero\n     - 0x04 // Negative Zero\n     - 0x08 // Positive Infinity\n     - 0x10 // Negative Infinity\n     - 0x20 // Denormal\n     - 0x40 // Negative\n     - 0x80 // SNaN\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_fpclass_ps_mask&ig_expand=3508)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ]
  },
  "path": 7205,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512dq.rs:6873:1: 6876:2",
  "src": "pub fn _mm256_fpclass_ps_mask<const IMM8: i32>(a: __m256) -> __mmask8 {\n    static_assert_uimm_bits!(IMM8, 8);\n    _mm256_mask_fpclass_ps_mask::<IMM8>(0xff, a)\n}",
  "mir": "fn core_arch::x86::avx512dq::_mm256_fpclass_ps_mask(_1: core_arch::x86::__m256) -> u8 {\n    let mut _0: u8;\n    debug a => _1;\n    bb0: {\n        _0 = core_arch::x86::avx512dq::_mm256_mask_fpclass_ps_mask::<IMM8>(u8::MAX, _1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n",
  "doc": " Test packed single-precision (32-bit) floating-point elements in a for special categories specified\n by imm8, and store the results in mask vector k.\n imm can be a combination of:\n\n     - 0x01 // QNaN\n     - 0x02 // Positive Zero\n     - 0x04 // Negative Zero\n     - 0x08 // Positive Infinity\n     - 0x10 // Negative Infinity\n     - 0x20 // Denormal\n     - 0x40 // Negative\n     - 0x80 // SNaN\n\n [Intel's Documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_fpclass_ps_mask&ig_expand=3507)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}