\BOOKMARK [0][-]{section*.2}{HALAMAN JUDUL}{}% 1
\BOOKMARK [0][-]{section*.4}{LEMBAR PENGESAHAN}{}% 2
\BOOKMARK [0][-]{section*.5}{LEMBAR PERNYATAAN ORISINALITAS}{}% 3
\BOOKMARK [0][-]{section*.6}{ Kata Pengantar }{}% 4
\BOOKMARK [0][-]{section*.7}{ABSTRAK}{}% 5
\BOOKMARK [0][-]{section*.8}{ABSTRACT}{}% 6
\BOOKMARK [0][-]{section*.8}{Daftar Isi}{}% 7
\BOOKMARK [0][-]{section*.8}{Daftar Gambar}{}% 8
\BOOKMARK [0][-]{section*.8}{Daftar Tabel}{}% 9
\BOOKMARK [0][-]{chapter.1}{1 Pendahuluan}{}% 10
\BOOKMARK [1][-]{section.1.1}{1.1 Latar Belakang}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.2}{1.2 Permasalahan}{chapter.1}% 12
\BOOKMARK [2][-]{subsection.1.2.1}{1.2.1 Rumusan Masalahan}{section.1.2}% 13
\BOOKMARK [2][-]{subsection.1.2.2}{1.2.2 Batasan Permasalahan}{section.1.2}% 14
\BOOKMARK [1][-]{section.1.3}{1.3 Tujuan}{chapter.1}% 15
\BOOKMARK [1][-]{section.1.4}{1.4 Metodologi Penelitian}{chapter.1}% 16
\BOOKMARK [1][-]{section.1.5}{1.5 Sistematika Penulisan}{chapter.1}% 17
\BOOKMARK [0][-]{chapter.2}{2 Tinjauan Pustaka}{}% 18
\BOOKMARK [1][-]{section.2.1}{2.1 Very Large Scale Integration}{chapter.2}% 19
\BOOKMARK [2][-]{subsection.2.1.1}{2.1.1 Arus Pengembangan LSI}{section.2.1}% 20
\BOOKMARK [2][-]{subsection.2.1.2}{2.1.2 Kemungkinan Serangan Desain LSI}{section.2.1}% 21
\BOOKMARK [2][-]{subsection.2.1.3}{2.1.3 Mengatasi Serangan terhadap Desain LSI}{section.2.1}% 22
\BOOKMARK [1][-]{section.2.2}{2.2 Teknik Proteksi}{chapter.2}% 23
\BOOKMARK [2][-]{subsection.2.2.1}{2.2.1 Digital Signal Processing Filter}{section.2.2}% 24
\BOOKMARK [2][-]{subsection.2.2.2}{2.2.2 Polimorphisme Gate}{section.2.2}% 25
\BOOKMARK [1][-]{section.2.3}{2.3 Peralatan dan Teknologi}{chapter.2}% 26
\BOOKMARK [2][-]{subsection.2.3.1}{2.3.1 Verilog HDL}{section.2.3}% 27
\BOOKMARK [2][-]{subsection.2.3.2}{2.3.2 Yosys Open SYnthesis Suite}{section.2.3}% 28
\BOOKMARK [2][-]{subsection.2.3.3}{2.3.3 Xilinx ISE Design Suit}{section.2.3}% 29
\BOOKMARK [2][-]{subsection.2.3.4}{2.3.4 FPGA Elbert V2 Board}{section.2.3}% 30
\BOOKMARK [1][-]{section.2.4}{2.4 Target IP Core}{chapter.2}% 31
\BOOKMARK [2][-]{subsection.2.4.1}{2.4.1 Aritmatic Logic Unit \(ALU\)}{section.2.4}% 32
\BOOKMARK [0][-]{chapter.3}{3 Desain dan Simulasi}{}% 33
\BOOKMARK [1][-]{section.3.1}{3.1 Perancangan Desain}{chapter.3}% 34
\BOOKMARK [2][-]{subsection.3.1.1}{3.1.1 Skema Perlindungan}{section.3.1}% 35
\BOOKMARK [2][-]{subsection.3.1.2}{3.1.2 Spesifikasi}{section.3.1}% 36
\BOOKMARK [1][-]{section.3.2}{3.2 Alur Proses Pengembangan}{chapter.3}% 37
\BOOKMARK [1][-]{section.3.3}{3.3 Simulasi}{chapter.3}% 38
\BOOKMARK [0][-]{chapter.4}{4 Pengujian dan Analisis}{}% 39
\BOOKMARK [1][-]{section.4.1}{4.1 Pengujian}{chapter.4}% 40
\BOOKMARK [2][-]{subsection.4.1.1}{4.1.1 Sekenario Pengujian}{section.4.1}% 41
\BOOKMARK [2][-]{subsection.4.1.2}{4.1.2 Hasil Pengujian}{section.4.1}% 42
\BOOKMARK [1][-]{section.4.2}{4.2 Analisis}{chapter.4}% 43
\BOOKMARK [0][-]{chapter.5}{5 Kesimpulan dan Saran}{}% 44
\BOOKMARK [1][-]{section.5.1}{5.1 Kesimpulan}{chapter.5}% 45
\BOOKMARK [1][-]{section.5.2}{5.2 Saran}{chapter.5}% 46
\BOOKMARK [0][-]{Item.14}{Daftar Referensi}{}% 47
\BOOKMARK [0][-]{section*.43}{LAMPIRAN A}{}% 48
\BOOKMARK [0][-]{section*.44}{LAMPIRAN B}{}% 49
\BOOKMARK [0][-]{section*.45}{LAMPIRAN C}{}% 50
