# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 440 3.2e-05 512 140 300 204800 62.3781 13.3436 75.327 418.005 569.318 569.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 0.000128 2048 225 3080 102912 25.2005 14.3452 757.781 420.077 1217.54 1217.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 0.000256 4096 50 240 76352 13.9761 67.4034 419.226 500.653 500.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 710 6.4e-05 2048 175 2550 218112 58.3329 28.414 1391.78 838.453 2317.17 2317.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 540 0.000512 2048 110 1450 26240 2.88592 3.47043 81.0095 134.82 222.26 222.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 440 3.2e-05 512 140 300 202752 61.9113 13.2305 78.5227 414.596 568.515 568.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 0.000128 2048 225 3080 102528 25.2663 14.3528 878.075 419.249 1337.08 1337.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 0.000256 4096 50 240 76392 13.9905 76.3238 419.545 509.905 509.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 710 6.4e-05 2048 175 2550 217728 58.4636 28.3503 1610.6 838.163 2535.75 2535.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 540 0.000512 2048 110 1450 26208 2.89283 3.46614 92.9649 136.063 235.467 235.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 440 3.2e-05 512 140 300 204800 62.6206 13.3939 49.6689 419.095 545.019 545.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 0.000128 2048 225 3080 102400 25.222 14.3634 913.981 419.138 1372.84 1372.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 0.000256 4096 50 240 76320 13.9781 79.8977 418.786 512.705 512.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 710 6.4e-05 2048 175 2550 217600 58.3866 28.314 1675.11 837.973 2599.95 2600.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 540 0.000512 2048 110 1450 26240 2.88819 3.46899 97.7724 136.174 240.377 240.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 440 3.2e-05 512 140 300 196608 61.9747 13.1464 44.5002 412.622 532.495 532.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 0.000128 2048 225 3080 102144 25.1554 14.3346 850.053 418.89 1308.57 1308.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 0.000256 4096 50 240 76320 13.9715 74.3484 419.267 507.63 507.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 710 6.4e-05 2048 175 2550 216576 58.3537 28.2971 1554.41 837.448 2478.67 2478.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 540 0.000512 2048 110 1450 26112 2.86883 3.46054 90.1697 134.139 230.708 230.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 440 3.2e-05 512 140 300 192000 62.6827 13.1846 43.9558 412.757 532.902 533.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 0.000128 2048 225 3080 102400 25.2997 14.3811 861.347 418.826 1319.99 1320.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 0.000256 4096 50 240 76300 13.9683 75.5671 418.906 508.489 508.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 710 6.4e-05 2048 175 2550 217600 58.4668 28.3631 1580.86 837.241 2505.1 2505.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 540 0.000512 2048 110 1450 26000 2.88922 3.46522 90.9399 134.996 232.362 232.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 440 3.2e-05 512 140 300 200704 61.9334 13.1932 47.7867 413.527 536.676 536.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 0.000128 2048 225 3080 102144 25.1716 14.3524 884.127 418.431 1342.21 1342.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 0.000256 4096 50 240 76272 13.9755 77.7171 418.664 510.4 510.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 710 6.4e-05 2048 175 2550 216832 58.3918 28.359 1616.8 836.425 2540.14 2540.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 540 0.000512 2048 110 1450 25984 2.87498 3.45971 93.5953 133.788 233.79 233.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 440 3.2e-05 512 140 300 199680 61.8918 13.1702 47.5258 412.558 535.391 535.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 0.000128 2048 225 3080 101760 25.2218 14.3813 884.25 417.823 1341.81 1341.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 0.000256 4096 50 240 76320 13.9838 77.9695 419.308 511.305 511.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 710 6.4e-05 2048 175 2550 216960 58.3804 28.4772 1625.85 835.272 2548.15 2548.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 540 0.000512 2048 110 1450 26160 2.89587 3.4785 94.5459 134.043 235.037 235.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 440 3.2e-05 512 140 300 196608 63.2106 13.3469 45.4182 417.752 539.98 540.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 0.000128 2048 225 3080 102400 25.109 14.3505 861.253 417.898 1318.75 1318.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 0.000256 4096 50 240 76288 13.9701 75.4113 418.872 508.297 508.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 710 6.4e-05 2048 175 2550 217088 58.1498 28.3665 1573.06 835.313 2495.05 2495.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 540 0.000512 2048 110 1450 26112 2.89792 3.48566 91.5292 134.92 232.905 232.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 440 3.2e-05 512 140 300 196608 62.0101 13.1384 45.6465 412.307 533.346 533.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 0.000128 2048 225 3080 101376 25.0966 14.3196 859.859 416.695 1316.1 1316.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 0.000256 4096 50 240 76224 13.9735 76.3154 418.931 509.264 509.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 710 6.4e-05 2048 175 2550 215040 58.2529 28.1599 1571.92 832.726 2491.23 2491.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 540 0.000512 2048 110 1450 26112 2.8865 3.46902 91.9852 133.746 232.162 232.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 440 3.2e-05 512 140 300 179200 63.8808 13.1703 44.8572 412.302 534.455 534.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 0.000128 2048 225 3080 100800 25.2886 14.3574 920.442 416.876 1377.1 1377.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 0.000256 4096 50 240 76200 13.9727 80.9554 418.78 513.754 513.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 710 6.4e-05 2048 175 2550 214400 58.5243 28.2497 1683.97 833.064 2603.97 2604.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 540 0.000512 2048 110 1450 26000 2.89587 3.47203 97.6323 133.655 237.728 237.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 440 3.2e-05 512 140 300 196608 63.1343 13.3392 57.8323 418.146 552.696 552.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 0.000128 2048 225 3080 102400 25.1093 14.3509 1083.4 418.537 1541.52 1541.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 0.000256 4096 50 240 76032 13.9633 95.1142 418.484 527.607 527.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 710 6.4e-05 2048 175 2550 217088 58.1423 28.2563 1980.64 836.255 2903.46 2903.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 540 0.000512 2048 110 1450 25600 2.8585 3.42307 113.62 133.6 253.57 253.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 440 3.2e-05 512 140 300 200704 62.7859 13.338 76.6095 418.083 571.06 571.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 770 0.000128 2048 225 3075 102656 25.1521 14.4833 748.361 419.438 1207.57 1207.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1450 0.000256 4096 50 240 76416 13.9878 126.188 419.509 559.731 559.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 710 6.4e-05 2048 175 2550 217088 58.4124 28.4447 1369.53 838.567 2295.12 2295.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 540 0.000512 2048 110 1455 26240 2.89306 3.49546 79.276 136.242 221.979 222.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 440 3.2e-05 512 140 300 204800 62.7148 13.4068 79.7605 419.067 575.201 575.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 770 0.000128 2048 225 3075 102720 25.2943 14.3749 759.056 419.027 1217.89 1218.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 0.000256 4096 50 240 76400 13.9776 66.1709 419.084 499.276 499.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 710 6.4e-05 2048 175 2550 216960 58.6914 28.413 1385.3 837.815 2310.39 2310.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 540 0.000512 2048 110 1455 26240 2.90374 3.46778 80.0528 134.754 221.27 221.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 440 3.2e-05 512 140 300 196608 62.849 13.308 71.9646 416.63 565.015 565.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 0.000128 2048 225 3075 102144 25.211 14.3528 750.547 418.675 1208.92 1209.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 0.000256 4096 50 240 76416 13.978 65.2253 419.49 498.738 498.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 710 6.4e-05 2048 175 2550 216576 58.5108 28.3077 1374.2 837.073 2298.26 2298.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 540 0.000512 2048 110 1455 26208 2.89203 3.47341 80.255 135.436 222.131 222.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 440 3.2e-05 512 140 300 200704 63.0223 13.3878 76.3832 418.451 571.488 571.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 0.000128 2048 225 3075 102144 25.2947 14.3873 768.617 418.436 1226.87 1226.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 0.000256 4096 50 240 76384 13.9916 67.8355 419.139 501.01 501.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 710 6.4e-05 2048 175 2550 216832 58.628 28.408 1411.02 836.579 2334.81 2334.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 540 0.000512 2048 110 1455 26208 2.90611 3.47875 81.9706 135.166 223.595 223.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 440 3.2e-05 512 140 300 196608 63.158 13.342 41.5168 418.108 536.381 536.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 0.000128 2048 225 3075 102400 25.2071 14.3976 774.836 419.482 1234.06 1234.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 0.000256 4096 50 240 76352 13.9671 69.7037 419.256 502.968 503.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 710 6.4e-05 2048 175 2550 217088 58.4459 28.2905 1425.58 838.663 2351.15 2351.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 540 0.000512 2048 110 1455 26112 2.88634 3.46726 83.6324 134.619 224.678 224.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 440 3.2e-05 512 140 300 193536 62.8149 13.233 46.4197 414.253 536.972 537.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 0.000128 2048 225 3075 102528 25.2368 14.4044 894.687 418.903 1353.37 1353.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 0.000256 4096 50 240 76392 13.9861 78.2059 419.192 511.429 511.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 710 6.4e-05 2048 175 2550 216576 58.6315 28.3709 1631.35 837.493 2556.01 2556.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 540 0.000512 2048 110 1455 26064 2.89302 3.46624 95.4159 134.795 236.645 236.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 440 3.2e-05 512 140 300 204800 62.6361 13.3882 47.966 419.379 543.625 543.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 0.000128 2048 225 3075 102400 25.2027 14.3665 874.812 419.455 1333.97 1334.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 0.000256 4096 50 240 76320 13.9798 76.5402 419.067 509.632 509.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 710 6.4e-05 2048 175 2550 216320 58.5037 28.4347 1592.54 838.468 2518.11 2518.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 540 0.000512 2048 110 1455 26080 2.8848 3.46349 93.4744 131.36 231.255 231.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 440 3.2e-05 512 140 300 184320 63.1692 13.1423 46.3477 412.581 535.488 535.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 0.000128 2048 225 3075 102144 25.1424 14.3427 929.481 418.843 1387.94 1388.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 0.000256 4096 50 240 76320 13.9741 81.7561 419.228 515.001 515.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 710 6.4e-05 2048 175 2550 216576 58.3138 28.4101 1698.32 837.294 2622.5 2622.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 540 0.000512 2048 110 1455 25920 2.87334 3.45706 98.7918 134.317 239.51 239.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 440 3.2e-05 512 140 300 192000 62.6431 13.1809 47.9316 412.294 536.297 536.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 0.000128 2048 225 3075 102400 25.287 14.3815 920.933 418.816 1379.55 1379.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 0.000256 4096 50 240 76300 13.9714 80.8852 418.841 513.741 513.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 710 6.4e-05 2048 175 2550 216000 58.7138 28.3616 1680.09 837.294 2604.63 2604.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 540 0.000512 2048 110 1455 26000 2.88973 3.46554 98.4638 134.383 239.277 239.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 440 3.2e-05 512 140 300 186368 63.3443 13.1968 46.7355 413.659 537.181 537.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 0.000128 2048 225 3075 102144 25.1742 14.3536 928.148 418.524 1386.33 1386.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 0.000256 4096 50 240 76272 13.9726 81.7425 418.689 514.445 514.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 710 6.4e-05 2048 175 2550 216832 58.38 28.3136 1700.12 836.703 2623.68 2623.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 540 0.000512 2048 110 1455 25984 2.87334 3.45498 98.4269 133.568 238.393 238.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 440 3.2e-05 512 140 300 184320 63.3448 13.1766 45.3339 412.553 534.656 534.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 0.000128 2048 225 3075 101760 25.2105 14.3665 908.011 417.829 1365.56 1365.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 0.000256 4096 50 240 76320 13.9858 80.5151 419.307 513.851 513.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 710 6.4e-05 2048 175 2550 215040 58.5802 28.375 1658.57 835.262 2580.96 2581.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 540 0.000512 2048 110 1455 26160 2.89587 3.4695 97.8148 134.097 238.35 238.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 440 3.2e-05 512 140 300 196608 63.2153 13.348 46.2622 417.748 540.822 541.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 0.000128 2048 225 3075 101376 25.1804 14.3708 866.294 417.892 1323.87 1323.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 0.000256 4096 50 240 76288 13.968 77.2161 418.864 510.093 510.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 710 6.4e-05 2048 175 2550 215040 58.4116 28.2599 1589.47 835.374 2511.69 2511.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 540 0.000512 2048 110 1455 26112 2.89402 3.47955 93.5141 134.223 234.185 234.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 440 3.2e-05 512 140 300 172032 64.5984 13.14 47.9965 412.369 538.353 538.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 0.000128 2048 225 3075 101376 25.1126 14.3706 1012.61 416.758 1468.98 1469.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 0.000256 4096 50 240 76224 13.9734 89.8896 418.949 522.858 522.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 710 6.4e-05 2048 175 2550 215040 58.2278 28.1751 1850.46 832.855 2769.89 2770.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 540 0.000512 2048 110 1455 25728 2.88144 3.46522 108.021 136.218 250.657 250.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 440 3.2e-05 512 140 300 179200 63.9162 13.1748 50.3492 412.365 540.051 540.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 0.000128 2048 225 3075 100800 25.2813 14.3546 1014.8 416.953 1471.52 1471.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 0.000256 4096 50 240 76200 13.9858 89.5968 418.856 522.483 522.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 710 6.4e-05 2048 175 2550 214400 58.5136 28.2488 1856.84 833.774 2777.53 2777.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 540 0.000512 2048 110 1455 26000 2.89542 3.46931 108.983 135.235 250.654 250.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 440 3.2e-05 512 140 300 196608 63.141 13.3448 49.9477 417.834 544.514 544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 0.000128 2048 225 3075 100352 25.3186 14.336 915.681 418.225 1373.7 1373.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 0.000256 4096 50 240 76032 13.9723 82.4268 418.176 514.622 514.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 710 6.4e-05 2048 175 2550 212992 58.8023 28.4016 1679.18 835.917 2602.47 2602.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 540 0.000512 2048 110 1455 25600 2.85696 3.42835 98.4949 133.514 238.369 238.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 440 3.2e-05 512 140 300 196608 63.1382 13.3452 75.0376 418.032 569.803 569.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 770 0.000128 2048 225 3080 102400 25.1887 14.4244 709.218 419.354 1168.32 1168.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1450 0.000256 4096 50 240 76416 13.9856 124.827 419.447 558.305 558.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 710 6.4e-05 2048 175 2560 217088 58.4247 28.3569 1302.75 838.464 2228.17 2228.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 540 0.000512 2048 110 1460 26176 2.89158 3.49802 75.4735 136.109 218.047 218.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 440 3.2e-05 512 140 300 199680 63.2255 13.4009 80.8515 419.464 577.199 577.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 770 0.000128 2048 225 3080 102400 25.3138 14.3696 794.897 419.427 1254.14 1254.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 0.000256 4096 50 240 76400 13.9776 69.8778 419.48 503.379 503.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 710 6.4e-05 2048 175 2560 216960 58.6341 28.3484 1464.76 838.605 2390.51 2390.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 540 0.000512 2048 110 1460 26160 2.89651 3.47446 85.2949 136.657 228.412 228.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 440 3.2e-05 512 140 300 196608 62.9089 13.3154 67.4836 416.727 560.691 560.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 0.000128 2048 225 3080 102144 25.2263 14.4261 741.703 418.766 1200.26 1200.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 0.000256 4096 50 240 76416 13.9878 64.8028 419.592 498.43 498.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 710 6.4e-05 2048 175 2560 216576 58.4811 28.3217 1362.29 837.262 2286.52 2286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 540 0.000512 2048 110 1460 26208 2.89546 3.47722 79.1869 134.798 220.433 220.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 440 3.2e-05 512 140 300 200704 63.0388 13.3858 74.094 418.739 569.499 569.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 0.000128 2048 225 3080 102144 25.2886 14.3933 752.448 418.751 1211.02 1211.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 0.000256 4096 50 240 76384 13.9827 66.564 419.349 499.94 499.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 710 6.4e-05 2048 175 2560 215936 58.6976 28.3351 1377.53 837.207 2301.94 2302.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 540 0.000512 2048 110 1460 26208 2.91008 3.4735 81.2966 135.364 223.118 223.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 440 3.2e-05 512 140 300 196608 63.1759 13.3404 41.2299 417.661 535.658 535.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 0.000128 2048 225 3080 102400 25.2012 14.3425 748.776 419.085 1207.54 1207.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 0.000256 4096 50 240 76352 13.9715 67.4436 418.818 500.276 500.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 710 6.4e-05 2048 175 2560 217088 58.4282 28.278 1380.38 837.768 2305.03 2305.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 540 0.000512 2048 110 1460 26112 2.88512 3.4657 81.3782 135.713 223.515 223.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 440 3.2e-05 512 140 300 193536 62.7763 13.2263 50.0253 414.273 540.544 540.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 0.000128 2048 225 3080 101952 25.2696 14.3595 934.187 418.937 1392.89 1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 0.000256 4096 50 240 76392 13.9878 82.7589 419.186 515.976 516.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 710 6.4e-05 2048 175 2560 216576 58.5861 28.3648 1716.1 837.537 2640.76 2640.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 540 0.000512 2048 110 1460 26064 2.88538 3.46829 100.671 135.752 242.847 242.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 440 3.2e-05 512 140 300 184320 62.6418 13.0642 76.0884 408.164 560.211 560.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 0.000128 2048 225 3080 101376 25.1603 14.3544 647.893 417.632 1105.17 1105.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 0.000256 4096 50 240 76320 13.9859 57.5242 419.135 490.689 490.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 710 6.4e-05 2048 175 2560 214272 58.5426 28.3032 1183.2 834.657 2104.87 2105.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 540 0.000512 2048 110 1460 25920 2.88822 3.47341 69.6987 133.971 210.106 210.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 440 3.2e-05 512 140 300 194560 63.6004 13.3983 48.0626 419.39 544.696 544.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 0.000128 2048 225 3080 102400 25.206 14.4339 902.03 419.43 1361.23 1361.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 0.000256 4096 50 240 76320 13.9764 79.0228 419.082 512.125 512.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 710 6.4e-05 2048 175 2560 216320 58.5 28.3177 1650.54 838.501 2576.02 2576.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 540 0.000512 2048 110 1460 26080 2.88563 3.46118 96.9478 136.127 239.492 239.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 440 3.2e-05 512 140 300 184320 63.1778 13.1439 32.5098 412.623 521.701 521.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 0.000128 2048 225 3080 101120 25.022 14.3292 624.55 416.303 1080.33 1080.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 0.000256 4096 50 240 76160 13.9677 55.7998 418.709 488.519 488.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 710 6.4e-05 2048 175 2560 215040 58.6014 28.4221 1146.72 838.83 2072.74 2072.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 540 0.000512 2048 110 1460 25920 2.87174 3.45878 67.3596 135.081 208.845 208.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 440 3.2e-05 512 140 300 184320 63.2034 13.1418 42.7572 412.173 531.525 531.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 0.000128 2048 225 3080 102144 25.1258 14.355 845.597 418.431 1303.65 1303.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 0.000256 4096 50 240 76320 13.9735 74.3203 418.887 507.224 507.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 710 6.4e-05 2048 175 2560 216576 58.3224 28.3406 1552.63 836.458 2475.92 2476.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 540 0.000512 2048 110 1460 25920 2.87174 3.45392 90.0508 135.215 231.668 231.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 440 3.2e-05 512 140 300 172032 64.5387 13.1441 29.0715 412.301 519.298 519.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 0.000128 2048 225 3080 101376 25.0966 14.372 601.937 416.686 1058.22 1058.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 0.000256 4096 50 240 76224 13.9735 53.5296 418.87 486.417 486.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 710 6.4e-05 2048 175 2560 215040 58.1953 28.2194 1101.54 832.713 2020.82 2020.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 540 0.000512 2048 110 1460 25728 2.87786 3.47136 64.0671 133.665 204.154 204.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 440 3.2e-05 512 140 300 179200 63.8853 13.1789 43.6194 412.586 533.515 533.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 0.000128 2048 225 3080 102400 25.283 14.3913 883.402 419.105 1342.31 1342.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 0.000256 4096 50 240 76300 13.9831 77.5555 419.128 510.71 510.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 710 6.4e-05 2048 175 2560 216000 58.7259 28.482 1614.95 837.834 2540.16 2540.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 540 0.000512 2048 110 1460 26000 2.89779 3.46547 94.2044 134.153 234.797 234.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 440 3.2e-05 512 140 300 179200 63.8849 13.1752 31.2172 412.303 520.83 521.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 0.000128 2048 225 3080 100800 25.2751 14.4708 614.342 416.882 1071.1 1071.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 0.000256 4096 50 240 76200 13.9776 55.1747 418.781 487.975 488.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 710 6.4e-05 2048 175 2560 214400 58.5028 28.2786 1128.8 833.073 2048.82 2048.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 540 0.000512 2048 110 1460 26000 2.89709 3.47766 66.5659 133.759 206.77 206.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 440 3.2e-05 512 140 300 186368 63.3019 13.2014 58.2298 413.675 548.657 548.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 0.000128 2048 225 3080 102144 25.1536 14.4179 1126.73 418.587 1585.02 1585.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 0.000256 4096 50 240 76272 13.9754 99.2993 418.758 532.075 532.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 710 6.4e-05 2048 175 2560 215040 58.6701 28.3169 2049.16 836.734 2973.04 2973.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 540 0.000512 2048 110 1460 25984 2.87626 3.45843 120.178 134.843 261.429 261.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 440 3.2e-05 512 140 300 172032 62.8805 13.0478 35.6111 404.15 515.937 516.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 0.000128 2048 225 3080 102144 25.1467 14.338 733.036 418.895 1191.55 1191.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 0.000256 4096 50 240 76160 13.9796 64.9117 418.759 497.694 497.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 710 6.4e-05 2048 175 2560 215040 58.5838 28.273 1334.86 837.042 2258.93 2259.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 540 0.000512 2048 110 1460 25536 2.86602 3.4425 77.4195 134.556 218.36 218.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 440 3.2e-05 512 140 300 184320 63.3272 13.185 55.2493 412.559 544.564 544.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 0.000128 2048 225 3080 101760 25.2038 14.3647 1071.32 417.833 1528.85 1528.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 0.000256 4096 50 240 76320 13.9864 94.7621 419.313 528.106 528.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 710 6.4e-05 2048 175 2560 215040 58.5614 28.3579 1957.91 835.2 2880.2 2880.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 540 0.000512 2048 110 1460 25920 2.89171 3.46864 115.234 119.778 241.445 241.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 440 3.2e-05 512 140 300 184320 63.2702 13.1584 37.744 412.722 527.145 527.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 0.000128 2048 225 3080 101760 25.1498 14.5188 727.811 418.24 1185.85 1185.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 0.000256 4096 50 240 76080 13.9642 64.8036 418.749 497.561 497.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 710 6.4e-05 2048 175 2560 215040 58.4273 28.3402 1329.85 835.694 2252.48 2252.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 540 0.000512 2048 110 1460 25440 2.85491 3.41786 76.7316 134.102 217.178 217.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 440 3.2e-05 512 140 300 196608 63.1795 13.3427 57.1353 417.748 551.655 551.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 0.000128 2048 225 3080 101376 25.1792 14.41 1035.51 417.957 1493.2 1493.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 0.000256 4096 50 240 76288 13.9737 91.7134 418.87 524.601 524.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 710 6.4e-05 2048 175 2560 215040 58.4075 28.2938 1901.77 835.302 2823.94 2824.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 540 0.000512 2048 110 1460 26112 2.89382 3.4856 113.184 134.903 254.541 254.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 440 3.2e-05 512 140 300 196608 63.1165 13.3437 38.8395 418.182 533.729 533.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 0.000128 2048 225 3080 100352 25.3012 14.344 692.762 418.581 1151.13 1151.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 0.000256 4096 50 240 76032 13.9679 62.2344 418.531 494.777 494.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 710 6.4e-05 2048 175 2560 212992 58.7914 28.2926 1269.31 836.342 2192.91 2193.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 540 0.000512 2048 110 1460 25600 2.86131 3.42557 74.7754 134.251 215.389 215.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 440 3.2e-05 512 140 300 172032 64.5585 13.1441 43.6491 412.304 533.903 534.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 0.000128 2048 225 3080 101376 25.1195 14.3606 908.178 416.701 1364.51 1364.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 0.000256 4096 50 240 76224 13.9817 80.1135 418.871 513.008 513.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 710 6.4e-05 2048 175 2560 215040 58.2365 28.1707 1664.54 832.714 2583.83 2583.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 540 0.000512 2048 110 1460 25728 2.88813 3.46538 97.3247 134.475 238.226 238.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 440 3.2e-05 512 140 300 147456 63.7716 12.8437 26.7233 395.874 499.464 499.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 0.000128 2048 225 3080 98304 25.0957 14.2582 619.345 412.986 1071.82 1071.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 0.000256 4096 50 240 76032 13.9739 56.3392 418.803 489.161 489.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 710 6.4e-05 2048 175 2560 208896 58.346 28.0368 1136.47 824.804 2047.82 2047.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 540 0.000512 2048 110 1460 25344 2.8728 3.4463 67.3447 132.357 206.096 206.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 440 3.2e-05 512 140 300 179200 63.9146 13.1765 47.5174 412.408 537.265 537.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 0.000128 2048 225 3080 100800 25.2675 14.3533 938.057 416.953 1394.76 1394.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 0.000256 4096 50 240 76200 13.9725 83.5659 418.85 516.433 516.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 710 6.4e-05 2048 175 2560 214400 58.5138 28.2614 1724.75 833.208 2644.9 2645.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 540 0.000512 2048 110 1460 26000 2.89168 3.47462 101.528 135.468 243.435 243.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 440 3.2e-05 512 140 300 153600 66.1288 13.158 29.2248 412.334 521.092 521.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 0.000128 2048 225 3080 99200 25.0307 14.2917 666.962 413.008 1119.43 1119.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 0.000256 4096 50 240 76000 13.9803 59.0977 418.667 491.789 491.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 710 6.4e-05 2048 175 2560 211200 58.0132 27.9859 1222.51 824.803 2133.48 2133.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 540 0.000512 2048 110 1460 25600 2.87344 3.44678 70.1665 133.449 210.011 210.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 440 3.2e-05 512 140 312 184320 64.6322 13.3525 69.7154 417.674 565.628 565.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 770 0.000128 2048 225 3096 102400 25.1941 14.4015 704.114 419.029 1162.87 1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 0.000256 4096 50 240 76416 13.978 62.055 419.107 495.186 495.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 710 6.4e-05 2048 175 2568 217088 58.4051 28.3433 1288.86 837.772 2213.55 2213.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 540 0.000512 2048 110 1464 26112 2.88438 3.49411 74.9398 136.274 217.665 217.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 440 3.2e-05 512 140 312 184320 64.9391 13.4034 67.2634 418.957 564.808 564.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 0.000128 2048 225 3096 102400 25.3184 14.3782 746.318 418.915 1205.06 1205.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 0.000256 4096 50 240 76400 13.9828 64.6369 418.947 497.611 497.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 710 6.4e-05 2048 175 2568 216960 58.6692 28.4252 1365.31 837.599 2290.15 2290.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 540 0.000512 2048 110 1464 26080 2.9008 3.47341 79.4119 134.886 220.759 220.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 440 3.2e-05 512 140 312 184320 64.1647 13.31 68.0538 416.716 562.487 562.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 0.000128 2048 225 3096 102144 25.2046 14.4366 734.848 418.758 1193.38 1193.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 0.000256 4096 50 240 76416 13.9861 64.2703 419.576 497.877 497.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 710 6.4e-05 2048 175 2568 216576 58.4634 28.4205 1342.77 837.395 2267.21 2267.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 540 0.000512 2048 110 1464 26112 2.89386 3.47136 78.7311 129.72 214.888 214.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 440 3.2e-05 512 140 312 172032 64.5792 13.1418 65.1923 412.531 555.691 555.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 770 0.000128 2048 225 3096 102144 25.1466 14.338 472.131 418.895 930.639 930.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 0.000256 4096 50 240 76320 13.9754 41.136 419.159 474.314 474.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 710 6.4e-05 2048 175 2568 216576 58.3044 28.2729 866.401 837.161 1790.3 1790.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 540 0.000512 2048 110 1464 25920 2.8672 3.45805 50.1177 135.385 191.916 191.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 440 3.2e-05 512 140 312 186368 64.6568 13.3902 81.6231 418.747 578.674 578.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 0.000128 2048 225 3096 102144 25.2614 14.3766 845.509 418.764 1304.05 1304.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 0.000256 4096 50 240 76384 13.984 74.967 419.357 508.353 508.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 710 6.4e-05 2048 175 2568 216832 58.523 28.3679 1551.49 837.177 2475.73 2475.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 540 0.000512 2048 110 1464 26096 2.90202 3.4783 90.6252 136.353 233.433 233.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 440 3.2e-05 512 140 312 172032 64.9947 13.2028 74.2568 413.621 566.332 566.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 0.000128 2048 225 3096 102144 25.1779 14.3667 535.566 418.529 993.771 993.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 0.000256 4096 50 240 76272 13.9756 47.821 418.756 480.596 480.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 710 6.4e-05 2048 175 2568 216832 58.3954 28.4014 981.663 836.602 1905.23 1905.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 540 0.000512 2048 110 1464 25760 2.87411 3.45613 56.8907 134.129 197.425 197.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 440 3.2e-05 512 140 312 180224 65.0154 13.3468 42.4195 417.76 538.787 538.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 0.000128 2048 225 3096 102400 25.1818 14.4404 808.496 419.145 1267.4 1267.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 0.000256 4096 50 240 76352 13.9718 72.4811 418.923 505.42 505.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 710 6.4e-05 2048 175 2568 217088 58.3697 28.3156 1485.99 837.974 2410.81 2410.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 540 0.000512 2048 110 1464 25984 2.88467 3.47722 87.9411 136.425 230.802 230.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 440 3.2e-05 512 140 312 180224 65.1062 13.3427 69.7898 418.103 566.591 566.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 0.000128 2048 225 3096 101376 25.2008 14.3339 525.298 418.243 983.204 983.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 0.000256 4096 50 240 76288 13.9683 48.8663 419.282 482.159 482.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 710 6.4e-05 2048 175 2568 215040 58.3791 28.2902 965.965 835.993 1888.79 1888.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 540 0.000512 2048 110 1464 25856 2.88582 3.4816 58.0746 135.425 199.936 200.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 440 3.2e-05 512 140 312 175104 64.7776 13.2309 44.5888 414.631 537.476 537.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 0.000128 2048 225 3096 102528 25.2265 14.3914 903.82 419.294 1362.87 1362.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 0.000256 4096 50 240 76392 13.9889 78.9994 419.481 512.51 512.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 710 6.4e-05 2048 175 2568 216576 58.6 28.3382 1649.28 838.307 2574.69 2574.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 540 0.000512 2048 110 1464 25920 2.88627 3.46317 96.2129 134.971 237.604 237.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 440 3.2e-05 512 140 312 165888 64.3976 13.0706 29.9643 408.495 516.171 516.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 0.000128 2048 225 3096 101376 25.1788 14.3527 627.603 417.93 1085.2 1085.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 0.000256 4096 50 240 76320 13.9756 55.7433 419.54 489.304 489.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 710 6.4e-05 2048 175 2568 214272 58.5392 28.275 1142.67 835.338 2064.98 2065.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 540 0.000512 2048 110 1464 25920 2.88774 3.46944 67.0329 134.255 207.717 207.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 440 3.2e-05 512 140 312 184320 64.8701 13.3939 44.3768 419.09 541.972 542.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 0.000128 2048 225 3096 102400 25.21 14.3603 857.325 419.173 1316.2 1316.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 0.000256 4096 50 240 76320 13.9797 74.6935 418.783 507.499 507.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 710 6.4e-05 2048 175 2568 216320 58.4874 28.322 1562.8 837.899 2487.67 2487.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 540 0.000512 2048 110 1464 25920 2.87686 3.46774 90.4354 134.597 231.451 231.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 440 3.2e-05 512 140 312 163840 65.354 13.1444 28.7931 412.624 520.159 520.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 0.000128 2048 225 3096 101120 25.0239 14.3217 608.294 416.261 1064.03 1064.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 0.000256 4096 50 240 76160 13.9776 54.0039 418.702 486.728 486.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 710 6.4e-05 2048 175 2568 215040 58.5928 28.3871 1111.96 838.821 2037.92 2038.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 540 0.000512 2048 110 1464 25600 2.88003 3.45293 64.5694 135.268 206.244 206.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 440 3.2e-05 512 140 312 172032 64.5092 13.142 53.9203 412.58 544.394 544.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 0.000128 2048 225 3096 102144 25.1177 14.3565 1098.68 418.855 1557.14 1557.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 0.000256 4096 50 240 76320 13.9764 95.7344 419.23 528.984 529.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 710 6.4e-05 2048 175 2568 216576 72.2998 28.3714 2005.41 837.279 2943.53 2943.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 540 0.000512 2048 110 1464 25920 2.86874 3.45907 116.828 134.863 258.09 258.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 440 3.2e-05 512 140 312 172032 64.5941 13.1458 35.2124 412.651 525.855 526.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 0.000128 2048 225 3096 101376 25.0942 14.3172 696.566 417.031 1153.14 1153.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 0.000256 4096 50 240 76224 13.9715 61.2516 419.222 494.491 494.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 710 6.4e-05 2048 175 2568 215040 58.2339 28.2183 1275.19 833.433 2195.24 2195.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 540 0.000512 2048 110 1464 25728 2.88154 3.46496 73.8877 132.889 213.193 213.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 440 3.2e-05 512 140 312 166400 65.2367 13.1825 51.4913 412.146 542.302 542.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 0.000128 2048 225 3096 102400 25.2848 14.3673 1080.63 418.659 1539.08 1539.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 0.000256 4096 50 240 76300 13.9706 94.2633 418.703 526.98 527.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 710 6.4e-05 2048 175 2568 216000 58.6977 28.3711 1962.21 836.91 2886.35 2886.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 540 0.000512 2048 110 1464 25800 2.89354 3.46586 114.614 129.407 250.454 250.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 440 3.2e-05 512 140 312 153600 66.1881 13.1762 32.3457 412.367 524.323 524.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 0.000128 2048 225 3096 100800 25.2612 14.3499 722.879 416.945 1179.57 1179.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 0.000256 4096 50 240 76200 13.98 64.4424 418.843 497.309 497.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 710 6.4e-05 2048 175 2568 214400 58.5101 28.251 1324.67 833.252 2244.84 2244.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 540 0.000512 2048 110 1464 25600 2.89587 3.47322 77.2397 135.023 218.704 218.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 440 3.2e-05 512 140 312 172032 64.9828 13.2037 52.0531 413.969 544.46 544.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 0.000128 2048 225 3096 102144 25.1758 14.3634 1059.79 418.884 1518.35 1518.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 0.000256 4096 50 240 76272 13.9735 92.5255 419.052 525.593 525.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 710 6.4e-05 2048 175 2568 216832 58.3846 28.3451 1935.74 837.382 2860.02 2860.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 540 0.000512 2048 110 1464 25760 2.87334 3.45885 112.619 135.758 254.784 254.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 440 3.2e-05 512 140 312 143360 65.6179 13.0589 29.1743 404.079 512.172 512.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 0.000128 2048 225 3096 102144 25.1404 14.3859 699.893 418.826 1158.38 1158.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 0.000256 4096 50 240 76160 13.9687 61.5471 418.692 494.248 494.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 710 6.4e-05 2048 175 2568 215040 58.8421 28.2706 1269.1 836.896 2193.28 2193.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 540 0.000512 2048 110 1464 25536 2.8713 3.44576 73.5787 133.679 213.647 213.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 440 3.2e-05 512 140 312 168960 64.9565 13.1748 49.7757 412.642 540.792 540.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 0.000128 2048 225 3096 101760 25.1925 14.3606 1021.06 417.917 1478.66 1478.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 0.000256 4096 50 240 76320 13.9837 89.7857 419.395 523.208 523.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 710 6.4e-05 2048 175 2568 215040 58.5757 28.3812 1860.23 835.353 2782.7 2782.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 540 0.000512 2048 110 1464 25920 2.8903 3.47475 109.64 120.258 236.333 236.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 440 3.2e-05 512 140 312 153600 66.082 13.1609 29.8884 412.72 522.093 522.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 0.000128 2048 225 3096 101760 25.151 14.4273 661.274 418.242 1119.23 1119.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 0.000256 4096 50 240 76080 13.9699 58.1074 418.749 490.87 490.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 710 6.4e-05 2048 175 2568 215040 58.4338 28.3521 1203.2 835.7 2125.85 2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 540 0.000512 2048 110 1464 25440 2.85834 3.41699 69.8388 133.244 209.431 209.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 440 3.2e-05 512 140 312 180224 65.0233 13.3427 51.0311 418.108 547.747 547.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 0.000128 2048 225 3096 101376 25.1832 14.3333 973.481 418.24 1431.37 1431.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 0.000256 4096 50 240 76288 13.9661 85.8671 419.224 519.104 519.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 710 6.4e-05 2048 175 2568 215040 58.4203 28.2677 1780.62 836 2703.47 2703.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 540 0.000512 2048 110 1464 25856 2.89434 3.48365 104.776 135.145 246.373 246.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 440 3.2e-05 512 140 312 163840 66.2773 13.3427 31.5153 418.188 529.564 529.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 0.000128 2048 225 3096 100352 25.3105 14.3687 648.321 418.581 1106.71 1106.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 0.000256 4096 50 240 76032 13.9694 57.6471 418.531 490.189 490.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 710 6.4e-05 2048 175 2568 212992 58.7831 28.3341 1187.94 836.326 2111.55 2111.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 540 0.000512 2048 110 1464 25088 2.86096 3.42442 68.2267 134.441 209.021 209.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 440 3.2e-05 512 140 300 184320 64.6198 13.34 74.8018 417.69 570.712 570.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 770 0.000128 2048 225 3075 102144 25.1872 14.3498 790.058 419.007 1248.75 1248.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 0.000256 4096 50 250 76352 13.9891 73.0703 419.149 506.252 506.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 710 6.4e-05 2048 175 2550 217600 58.2766 28.292 1453.3 837.786 2377.82 2377.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 540 0.000512 2048 110 1450 26240 2.88768 3.48774 84.5667 134.502 225.521 225.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 440 3.2e-05 512 140 300 184320 65.023 13.4058 62.2714 419.416 560.365 560.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 0.000128 2048 225 3075 102080 25.3431 14.41 712.005 419.381 1171.27 1171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 0.000256 4096 50 250 76320 13.9815 64.7782 419.356 498.158 498.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 710 6.4e-05 2048 175 2550 217600 58.5401 28.4178 1307.25 838.52 2232.88 2233.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 540 0.000512 2048 110 1450 26240 2.89603 3.46861 75.7767 134.569 216.798 216.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 440 3.2e-05 512 140 300 184320 64.9358 13.3963 64.2234 419.089 561.896 562.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 770 0.000128 2048 225 3075 101760 25.2704 14.3957 458.778 419.137 917.713 917.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 0.000256 4096 50 250 76240 13.9836 42.0024 418.722 474.751 474.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 710 6.4e-05 2048 175 2550 217600 58.3578 28.3447 844.818 837.892 1769.58 1769.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 540 0.000512 2048 110 1450 26080 2.88301 3.48566 48.7895 135.269 190.501 190.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 440 3.2e-05 512 140 300 178176 64.8276 13.3161 62.1093 416.72 557.221 557.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 0.000128 2048 225 3075 101760 25.2231 14.38 754.16 418.77 1212.67 1212.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 0.000256 4096 50 250 76320 13.9876 68.9255 419.442 502.401 502.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 710 6.4e-05 2048 175 2550 216576 58.4467 28.287 1382.18 837.399 2306.48 2306.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 540 0.000512 2048 110 1450 26208 2.89187 3.46931 80.7526 135.641 222.83 222.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 440 3.2e-05 512 140 300 172032 64.5455 13.1523 61.4373 412.588 551.972 552.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 770 0.000128 2048 225 3075 101376 25.1983 14.3644 485.367 418.841 943.901 944.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 0.000256 4096 50 250 76224 13.9817 44.3993 419.24 477.666 477.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 710 6.4e-05 2048 175 2550 216576 58.3248 28.2665 893.177 837.275 1817.21 1817.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 540 0.000512 2048 110 1450 25920 2.87533 3.45894 51.5509 135.183 193.158 193.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 440 3.2e-05 512 140 300 179200 65.3242 14.6778 71.6891 418.787 570.732 570.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 0.000128 2048 225 3075 101696 25.3051 14.515 805.277 418.779 1264.01 1264.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 0.000256 4096 50 250 76328 13.9878 75.0853 419.545 508.662 508.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 710 6.4e-05 2048 175 2550 216832 58.5301 28.3402 1484.19 837.273 2408.5 2408.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 540 0.000512 2048 110 1450 26208 2.90211 3.47389 87.0981 135.467 229.015 229.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 440 3.2e-05 512 140 300 172032 64.9999 13.2036 67.7612 413.518 559.726 559.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 0.000128 2048 225 3075 101248 25.2408 14.3482 507.975 418.436 966.131 966.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 0.000256 4096 50 250 76272 13.9991 48.0097 419.027 481.079 481.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 710 6.4e-05 2048 175 2550 216832 58.3526 28.3164 937.44 836.47 1860.74 1860.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 540 0.000512 2048 110 1450 25984 2.87466 3.45251 54.8089 134.586 195.796 195.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 440 3.2e-05 512 140 300 180224 65.0334 13.3448 41.9337 417.777 538.336 538.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 0.000128 2048 225 3075 101888 25.2095 14.3628 835.491 419.148 1294.35 1294.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 0.000256 4096 50 250 76288 13.983 77.6886 418.958 510.673 510.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 710 6.4e-05 2048 175 2550 217088 58.3624 28.3291 1538.23 837.992 2463.08 2463.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 540 0.000512 2048 110 1450 26112 2.88154 3.46931 90.2759 135.817 232.517 232.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 440 3.2e-05 512 140 300 180224 65.0931 13.3445 65.391 417.743 561.821 562.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 0.000128 2048 225 3075 101376 25.1908 14.3304 541.802 417.891 999.345 999.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 0.000256 4096 50 250 76160 13.9878 52.2794 418.613 484.923 484.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 710 6.4e-05 2048 175 2550 215040 58.4082 28.3732 995.512 835.287 1917.74 1917.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 540 0.000512 2048 110 1450 26112 2.88931 3.48621 59.9588 133.866 200.275 200.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 440 3.2e-05 512 140 300 175104 64.7697 13.2321 42.8941 414.574 535.72 535.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 0.000128 2048 225 3075 101952 25.272 14.4364 892.283 419.239 1351.36 1351.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 0.000256 4096 50 250 76320 13.9895 81.8013 419.41 515.247 515.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 710 6.4e-05 2048 175 2550 216576 58.6247 28.4642 1635.14 838.197 2560.59 2560.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 540 0.000512 2048 110 1450 26064 2.89382 3.46829 95.5024 135.812 237.752 237.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 440 3.2e-05 512 140 300 165888 64.3734 13.0675 29.5787 408.153 515.416 515.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 0.000128 2048 225 3075 101376 25.1486 14.4954 640.656 417.592 1098.03 1098.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 0.000256 4096 50 250 76176 13.9776 59.1521 418.72 491.891 491.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 710 6.4e-05 2048 175 2550 214272 58.5455 28.3973 1163.33 834.641 2085.07 2085.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 540 0.000512 2048 110 1450 25920 2.88726 3.47376 68.1606 134.8 209.393 209.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 440 3.2e-05 512 140 300 184320 64.854 13.3918 43.7762 419.486 541.749 541.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 0.000128 2048 225 3075 101760 25.2497 14.4308 866.215 419.531 1325.56 1325.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 0.000256 4096 50 250 76240 13.9878 79.7553 419.124 512.908 512.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 710 6.4e-05 2048 175 2550 217600 58.3182 28.3133 1595.52 838.724 2521.05 2521.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 540 0.000512 2048 110 1450 26080 2.88358 3.46829 93.3576 134.791 234.572 234.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 440 3.2e-05 512 140 300 163840 65.353 13.1464 27.8963 412.288 518.927 519.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 0.000128 2048 225 3075 99840 25.1619 14.3135 600.228 415.915 1055.75 1055.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 0.000256 4096 50 250 76160 13.9858 56.404 418.725 489.159 489.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 710 6.4e-05 2048 175 2550 217600 58.2202 28.3124 1123.28 838.109 2048.08 2048.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 540 0.000512 2048 110 1450 25920 2.87539 3.45498 65.0605 133.715 205.177 205.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 440 3.2e-05 512 140 300 172032 64.5032 13.1443 50.7184 412.581 541.195 541.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 0.000128 2048 225 3075 101376 25.1809 14.3319 1052.85 418.837 1511.33 1511.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 0.000256 4096 50 250 76224 13.9878 97.1551 419.105 530.292 530.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 710 6.4e-05 2048 175 2550 216576 71.1007 28.2952 1933.42 837.276 2870.25 2870.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 540 0.000512 2048 110 1450 25920 2.87539 3.45907 112.728 134.318 253.458 253.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 440 3.2e-05 512 140 300 172032 64.5458 13.142 34.0648 412.697 524.695 524.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 0.000128 2048 225 3075 99840 25.2455 14.3486 696.916 417.091 1153.73 1153.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 0.000256 4096 50 250 76032 13.978 65.1481 418.613 497.783 497.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 710 6.4e-05 2048 175 2550 215040 58.2107 28.2112 1288.28 833.52 2208.38 2208.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 540 0.000512 2048 110 1450 25728 2.88154 3.46483 74.9692 134.624 216.011 216.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 440 3.2e-05 512 140 300 166400 65.2187 13.1867 49.0706 412.545 540.27 540.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 0.000128 2048 225 3075 101600 25.3511 14.3686 1053.48 419.06 1512.4 1512.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 0.000256 4096 50 250 76200 13.9814 97.0527 418.921 529.999 530.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 710 6.4e-05 2048 175 2550 216000 58.6873 28.4753 1927.46 837.723 2852.51 2852.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 540 0.000512 2048 110 1450 26000 2.89232 3.46237 113.277 135.941 255.646 255.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 440 3.2e-05 512 140 300 153600 66.1398 13.1718 30.7605 412.375 522.694 522.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 0.000128 2048 225 3075 100800 25.2916 14.3652 706.442 416.951 1163.18 1163.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 0.000256 4096 50 250 76000 13.9852 66.2125 418.152 498.393 498.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 710 6.4e-05 2048 175 2550 214400 58.5164 28.312 1289.37 833.22 2209.57 2209.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 540 0.000512 2048 110 1450 26000 2.89354 3.47315 76.4692 134.603 217.511 217.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 440 3.2e-05 512 140 300 172032 64.9222 13.2042 48.9212 413.615 540.906 541.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 0.000128 2048 225 3075 101248 25.2496 14.4449 1019.92 418.524 1478.27 1478.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 0.000256 4096 50 250 76272 13.9915 94.3778 419.06 527.474 527.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 710 6.4e-05 2048 175 2550 216832 58.3597 28.3156 1878.64 836.606 2802.09 2802.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 540 0.000512 2048 110 1450 25984 2.87744 3.45274 109.954 134.347 250.704 250.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 440 3.2e-05 512 140 300 143360 65.6324 13.0499 27.3732 404.039 510.343 510.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 0.000128 2048 225 3075 100352 25.3668 14.3506 665.866 418.778 1124.49 1124.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 0.000256 4096 50 250 76160 13.9964 61.7995 419.075 494.913 494.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 710 6.4e-05 2048 175 2550 215040 58.5499 28.2952 1225.96 836.829 2149.8 2149.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 540 0.000512 2048 110 1450 25536 2.86515 3.4457 70.897 132.183 209.465 209.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 440 3.2e-05 512 140 300 168960 64.9574 13.1686 47.0333 412.68 538.084 538.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 0.000128 2048 225 3075 100800 25.2929 14.3632 983.336 417.922 1441.05 1441.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 0.000256 4096 50 250 76200 13.9899 91.185 419.122 524.34 524.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 710 6.4e-05 2048 175 2550 215040 58.5478 28.4206 1807.15 835.389 2729.67 2729.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 540 0.000512 2048 110 1450 26160 2.8921 3.47366 107.341 134.523 248.304 248.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 440 3.2e-05 512 140 300 153600 66.1051 13.1637 28.6523 412.227 520.391 520.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 0.000128 2048 225 3075 99840 25.3719 14.4288 645.627 417.747 1103.3 1103.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 0.000256 4096 50 250 76080 13.9878 60.3955 418.615 493.04 493.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 710 6.4e-05 2048 175 2550 215040 58.4371 28.321 1196.7 834.693 2118.31 2118.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 540 0.000512 2048 110 1450 25440 2.86317 3.41811 68.7237 133.763 208.84 208.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 440 3.2e-05 512 140 300 180224 65.015 13.3367 48.0084 417.662 544.271 544.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 0.000128 2048 225 3075 101376 25.175 14.5347 945.97 417.792 1403.6 1403.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 0.000256 4096 50 250 76160 13.9821 87.1526 418.466 519.645 519.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 710 6.4e-05 2048 175 2550 215040 58.418 28.2664 1725.1 835.107 2647.06 2647.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 540 0.000512 2048 110 1450 26112 2.89437 3.48566 101.776 135.643 243.873 243.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 440 3.2e-05 512 140 300 163840 66.2893 13.3507 30.9999 417.879 528.765 528.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 0.000128 2048 225 3075 100352 25.3188 14.3348 659.72 418.221 1117.73 1117.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 0.000256 4096 50 250 76032 13.9811 61.3537 418.549 493.926 493.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 710 6.4e-05 2048 175 2550 212992 58.7683 28.2751 1208.44 835.625 2131.29 2131.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 540 0.000512 2048 110 1450 25600 2.85677 3.42819 70.0772 132.886 209.321 209.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 440 3.2e-05 512 140 320 196608 63.2066 13.3448 70.2414 417.986 565.031 565.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 770 0.000128 2048 225 3104 102144 25.1823 14.3575 698.734 419.31 1157.72 1157.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 0.000256 4096 50 256 76320 13.9902 65.4858 419.473 498.995 499.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 710 6.4e-05 2048 175 2560 216064 58.4922 28.2849 1271.62 838.39 2196.94 2197.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 540 0.000512 2048 110 1472 25984 2.8881 3.49581 74.0067 134.852 215.314 215.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 440 3.2e-05 512 140 320 196608 63.2487 13.353 70.2029 417.765 564.822 565.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 770 0.000128 2048 225 3104 101888 25.2463 14.3402 449.942 419.158 908.821 908.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1450 0.000256 4096 50 256 76288 13.9873 119.357 419.177 552.568 552.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 710 6.4e-05 2048 175 2560 216064 58.5044 28.3116 820.111 837.991 1745.08 1745.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 540 0.000512 2048 110 1472 25856 2.88618 3.48771 48.0147 134.582 189.043 189.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 440 3.2e-05 512 140 320 199680 63.2047 13.3967 71.9756 418.965 567.789 567.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 0.000128 2048 225 3104 102080 25.3125 14.3812 714.018 418.93 1172.77 1172.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 0.000256 4096 50 256 76280 13.9796 66.0513 418.902 498.976 499.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 710 6.4e-05 2048 175 2560 216320 58.6971 28.3687 1300.65 837.605 2225.48 2225.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 540 0.000512 2048 110 1472 26000 2.89587 3.47376 76.1328 134.686 217.278 217.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 440 3.2e-05 512 140 320 194560 63.672 13.3934 72.2986 419.449 569.056 569.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 770 0.000128 2048 225 3104 101760 25.2592 14.3667 459.123 419.445 918.329 918.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 0.000256 4096 50 256 76240 13.9816 42.9133 419.255 476.194 476.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 710 6.4e-05 2048 175 2560 216320 58.5105 28.3229 839.515 838.533 1765.05 1765.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 540 0.000512 2048 110 1472 25920 2.88429 3.4872 49.22 135.651 191.314 191.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 440 3.2e-05 512 140 320 196608 62.8506 13.3109 77.8282 416.327 570.566 570.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 0.000128 2048 225 3104 101760 25.2162 14.3647 772.832 418.371 1230.92 1231.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 0.000256 4096 50 256 76272 13.9796 71.678 419.034 504.736 504.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 710 6.4e-05 2048 175 2560 215808 58.5265 28.3274 1410.32 836.46 2333.8 2333.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 540 0.000512 2048 110 1472 26016 2.8863 3.47443 82.8496 134.559 223.842 223.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 440 3.2e-05 512 140 320 184320 63.319 13.1376 75.2895 412.232 564.223 564.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 0.000128 2048 225 3104 101376 25.1832 14.3749 492.694 418.493 950.882 951.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 0.000256 4096 50 256 76224 13.9839 46.3973 419.049 479.473 479.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 710 6.4e-05 2048 175 2560 215040 58.5537 28.2932 899.317 836.569 1822.89 1823.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 540 0.000512 2048 110 1472 25728 2.86925 3.45907 52.8674 134.842 194.125 194.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 440 3.2e-05 512 140 320 200704 63.0274 13.3837 44.7716 418.437 539.864 540.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 0.000128 2048 225 3104 101696 25.3154 14.4118 760.251 418.434 1218.54 1218.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 0.000256 4096 50 256 76272 13.9844 71.2559 419.029 504.313 504.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 710 6.4e-05 2048 175 2560 215040 58.836 28.3754 1381.59 836.551 2305.53 2305.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 540 0.000512 2048 110 1472 25984 2.89997 3.47341 81.65 134.62 222.717 222.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 440 3.2e-05 512 140 320 186368 63.3867 13.2031 65.8422 413.996 556.671 556.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 0.000128 2048 225 3104 101248 25.2489 14.3524 482.145 418.927 940.807 940.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 0.000256 4096 50 256 76160 13.9734 46.1926 419.083 479.293 479.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 710 6.4e-05 2048 175 2560 215040 58.6449 28.3687 882.276 837.4 1806.85 1806.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 540 0.000512 2048 110 1472 25760 2.87683 3.45622 52.1122 135.266 193.78 193.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 440 3.2e-05 512 140 320 193536 63.677 13.3866 72.391 418.766 568.465 568.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 0.000128 2048 225 3104 100800 25.3827 14.4568 394.072 418.982 853.024 853.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 0.000256 4096 50 256 76104 13.9884 38.454 418.982 471.471 471.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 710 6.4e-05 2048 175 2560 215040 58.7845 28.3832 723.058 837.367 1647.75 1647.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 540 0.000512 2048 110 1472 25536 2.88154 3.45354 42.398 133.705 182.528 182.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 440 3.2e-05 512 140 320 196608 63.1159 13.3421 44.3004 417.608 538.616 538.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 0.000128 2048 225 3104 101888 25.2255 14.3565 759.215 418.992 1217.93 1218.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 0.000256 4096 50 256 76288 13.9845 72.7388 419.023 505.791 505.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 710 6.4e-05 2048 175 2560 216064 58.5028 28.3218 1388.82 837.668 2315.49 2315.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 540 0.000512 2048 110 1472 25856 2.88365 3.46918 82.1802 133.359 221.964 222.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 440 3.2e-05 512 140 320 196608 63.259 13.3361 63.6558 417.741 558.241 558.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 0.000128 2048 225 3104 101376 25.176 14.4237 500.716 417.873 958.323 958.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 0.000256 4096 50 256 76160 13.99 49.7113 418.764 482.509 482.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 710 6.4e-05 2048 175 2560 215040 58.4102 28.433 918.932 835.258 1841.2 1841.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 540 0.000512 2048 110 1472 25856 2.89142 3.4816 55.9584 134.736 197.139 197.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 440 3.2e-05 512 140 320 172032 64.7711 13.1454 56.2159 412.652 547.031 547.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 0.000128 2048 225 3104 99840 25.2463 14.4554 412.748 417.075 869.651 869.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 0.000256 4096 50 256 76032 13.9776 41.445 418.779 474.242 474.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 710 6.4e-05 2048 175 2560 211968 58.6704 28.174 755.285 833.411 1675.7 1675.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 540 0.000512 2048 110 1472 25728 2.88179 3.46739 46.207 134.802 187.43 187.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 440 3.2e-05 512 140 320 193536 62.742 13.2345 61.8056 414.58 552.611 552.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 0.000128 2048 225 3104 101952 25.2739 14.3652 1102.5 419.241 1561.52 1561.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 0.000256 4096 50 256 76248 13.9808 102.521 419.246 535.789 535.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 710 6.4e-05 2048 175 2560 215424 58.8151 28.3774 1997.62 838.122 2923.1 2923.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 540 0.000512 2048 110 1472 25920 2.88941 3.46451 117.866 135.381 259.672 259.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 440 3.2e-05 512 140 320 184320 62.4867 13.0683 38.3687 408.22 522.387 522.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 0.000128 2048 225 3104 101376 25.1697 14.3514 690.929 417.655 1148.23 1148.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 0.000256 4096 50 256 76176 13.9771 64.6331 419.014 497.667 497.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 710 6.4e-05 2048 175 2560 214272 58.5486 28.3443 1254.89 834.781 2176.73 2176.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 540 0.000512 2048 110 1472 25920 2.88973 3.46749 74.0729 133.993 214.496 214.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 440 3.2e-05 512 140 320 165888 64.4741 13.076 83.0953 408.105 568.997 569.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 0.000128 2048 225 3104 100224 25.384 14.3647 564.771 417.681 1022.33 1022.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 0.000256 4096 50 256 76032 13.9799 53.4671 418.458 485.951 486.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 710 6.4e-05 2048 175 2560 214272 58.7416 28.3149 1038.68 834.624 1960.52 1960.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 540 0.000512 2048 110 1472 25488 2.86918 3.42221 60.2319 132.993 199.588 199.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 440 3.2e-05 512 140 320 194560 63.6052 13.3884 58.3056 419.157 554.703 554.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 0.000128 2048 225 3104 101760 25.2594 14.3603 1024.2 419.198 1483.15 1483.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 0.000256 4096 50 256 76240 13.9817 95.5569 419.007 528.588 528.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 710 6.4e-05 2048 175 2560 216320 58.4839 28.3443 1867.02 838.046 2792.05 2792.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 540 0.000512 2048 110 1472 25920 2.87754 3.46499 109.83 134.322 250.565 250.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 440 3.2e-05 512 140 320 184320 63.18 13.1504 37.6317 412.348 526.555 526.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 0.000128 2048 225 3104 99840 25.1322 14.3258 679.083 415.987 1134.66 1134.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 0.000256 4096 50 256 76160 13.9751 64.8317 419.17 498.02 498.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 710 6.4e-05 2048 175 2560 215040 58.6037 28.3606 1251.89 838.271 2177.29 2177.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 540 0.000512 2048 110 1472 25600 2.86848 3.45888 73.2641 133.959 213.626 213.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 440 3.2e-05 512 140 320 184320 63.2611 13.1653 31.7239 412.23 520.628 520.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 0.000128 2048 225 3104 99840 25.3679 14.3892 567.135 417.94 1024.96 1025.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 0.000256 4096 50 256 76080 13.9869 54.307 418.834 487.175 487.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 710 6.4e-05 2048 175 2560 215040 58.4344 28.2952 1048.43 834.68 1970 1970.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 540 0.000512 2048 110 1472 25440 2.8631 3.41283 61.0503 132.924 200.322 200.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 440 3.2e-05 512 140 320 184320 63.1542 13.1433 52.9142 412.638 542.091 542.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 0.000128 2048 225 3104 101376 25.1901 14.3398 967.383 418.847 1425.89 1426.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 0.000256 4096 50 256 76224 13.9805 90.4717 419.301 523.798 523.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 710 6.4e-05 2048 175 2560 215040 58.5589 28.3265 1761.91 837.302 2686.26 2686.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 540 0.000512 2048 110 1472 25728 2.87648 3.45459 103.356 134.919 244.678 244.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 440 3.2e-05 512 140 320 172032 64.542 13.1543 32.2177 412.647 522.804 522.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 0.000128 2048 225 3104 99840 25.2323 14.3483 620.114 417.036 1076.86 1076.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 0.000256 4096 50 256 76032 13.9777 58.9517 418.777 491.75 491.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 710 6.4e-05 2048 175 2560 211968 58.7162 28.222 1127.77 833.404 2048.27 2048.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 540 0.000512 2048 110 1472 25728 2.88038 3.4655 67.1703 133.739 207.327 207.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 440 3.2e-05 512 140 320 147456 63.7292 12.8291 24.3079 396.228 497.338 497.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 0.000128 2048 225 3104 99072 25.1296 14.2972 536.745 415.237 991.542 991.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 0.000256 4096 50 256 76032 13.9798 52.2322 419.301 485.557 485.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 710 6.4e-05 2048 175 2560 211968 58.1814 27.9962 983.375 829.544 1899.26 1899.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 540 0.000512 2048 110 1472 25344 2.87267 3.45805 58.203 133.101 197.704 197.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 440 3.2e-05 512 140 320 179200 63.9395 13.181 50.5287 412.543 540.432 540.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 0.000128 2048 225 3104 101600 25.3507 14.4528 956.526 419.057 1415.52 1415.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 0.000256 4096 50 256 76200 13.9825 89.2702 419.141 522.437 522.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 710 6.4e-05 2048 175 2560 216000 58.708 28.3697 1743.85 837.726 2668.82 2668.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 540 0.000512 2048 110 1472 25800 2.89178 3.46726 102.423 120.045 228.898 228.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 440 3.2e-05 512 140 320 179200 63.9053 13.1748 35.3113 412.613 525.248 525.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 0.000128 2048 225 3104 100800 25.2554 14.3688 656.778 417.18 1113.72 1113.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 0.000256 4096 50 256 76000 13.9749 61.6043 418.601 494.223 494.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 710 6.4e-05 2048 175 2560 214400 58.5048 28.2542 1202.61 833.663 2123.18 2123.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 540 0.000512 2048 110 1472 25600 2.89469 3.47498 70.4899 134.889 211.82 211.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 440 3.2e-05 512 140 320 153600 66.1931 13.1817 25.55 412.432 517.602 517.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 0.000128 2048 225 3104 98400 25.1875 14.3069 534.675 412.922 987.227 987.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 0.000256 4096 50 256 75900 13.9688 51.5113 418.363 483.886 483.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 710 6.4e-05 2048 175 2560 216000 58.7085 28.3771 1007.04 837.788 1932.08 1932.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 540 0.000512 2048 110 1472 25200 2.87539 3.4345 57.782 133.402 197.565 197.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 440 3.2e-05 512 140 320 186368 63.3156 13.1931 50.6176 413.659 541.033 541.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 0.000128 2048 225 3104 101248 25.2495 14.3582 922.776 418.569 1381.09 1381.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 0.000256 4096 50 256 76160 13.9796 86.7898 418.723 519.536 519.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 710 6.4e-05 2048 175 2560 215040 58.6681 28.3466 1683.36 836.689 2607.23 2607.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 540 0.000512 2048 110 1472 25760 2.87507 3.4528 98.997 133.788 239.186 239.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 440 3.2e-05 512 140 320 172032 62.9008 13.0492 32.9528 404.426 513.573 513.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 0.000128 2048 225 3104 100352 25.3359 14.3333 638.2 419.176 1097.18 1097.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 0.000256 4096 50 256 75936 13.9735 60.2619 418.431 492.706 492.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 710 6.4e-05 2048 175 2560 215040 58.5822 28.332 1176.27 837.614 2100.96 2101.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 540 0.000512 2048 110 1472 25536 2.8631 3.43914 68.6655 135.672 210.713 210.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 440 3.2e-05 512 140 320 172032 63.0251 13.0689 27.5828 404.502 508.425 508.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 0.000128 2048 225 3104 99456 25.4651 14.4491 523.299 419.487 982.835 982.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 0.000256 4096 50 256 75936 13.9784 50.1608 419.041 483.225 483.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 710 6.4e-05 2048 175 2560 215040 58.6618 28.3505 970.071 837.919 1895.17 1895.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 540 0.000512 2048 110 1472 24864 2.85901 3.41219 55.6894 136.279 198.314 198.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 440 3.2e-05 512 140 320 184320 63.3492 13.1763 49.1934 412.314 538.283 538.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 0.000128 2048 225 3104 100800 25.2982 14.4466 902.662 417.584 1360.12 1360.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 0.000256 4096 50 256 76200 13.9831 85.2419 419.085 518.352 518.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 710 6.4e-05 2048 175 2560 215040 58.6003 28.3244 1656.34 834.705 2578.13 2578.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 540 0.000512 2048 110 1472 25920 2.89587 3.47747 98.1685 134.569 239.184 239.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 440 3.2e-05 512 140 320 184320 63.2828 13.1605 35.8022 412.726 525.215 525.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 0.000128 2048 225 3104 99840 25.3717 14.512 642.744 418.241 1101 1101.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 0.000256 4096 50 256 76080 13.9787 61.9128 419.34 495.274 495.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 710 6.4e-05 2048 175 2560 215040 58.4426 28.3812 1186.41 835.698 2109.09 2109.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 540 0.000512 2048 110 1472 25440 2.85245 3.42045 69.3149 134.104 209.763 209.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 440 3.2e-05 512 140 320 138240 65.7179 13.0601 22.9662 402.427 504.413 504.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 0.000128 2048 225 3104 100800 25.3567 14.3782 536.435 418.485 994.785 994.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 0.000256 4096 50 256 75960 13.9735 50.2872 419.265 483.569 483.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 710 6.4e-05 2048 175 2560 213120 58.9222 28.4271 972.465 835.856 1895.83 1895.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 540 0.000512 2048 110 1472 25200 2.86093 3.40582 57.2196 132.796 196.358 196.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 440 3.2e-05 512 140 320 196608 63.1638 13.3487 52.848 418.111 547.716 547.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 0.000128 2048 225 3104 101376 25.1509 14.3319 913.908 418.239 1371.76 1371.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 0.000256 4096 50 256 76160 13.9794 85.8599 419.128 519.013 519.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 710 6.4e-05 2048 175 2560 215040 58.455 28.2609 1665.7 835.997 2588.57 2588.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 540 0.000512 2048 110 1472 25856 2.89168 3.48509 98.6615 134.92 240.031 240.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 440 3.2e-05 512 140 320 196608 63.1215 13.3418 36.4082 418.189 531.304 531.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 0.000128 2048 225 3104 100352 25.3255 14.3421 613.515 418.568 1071.89 1072.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 0.000256 4096 50 256 76032 13.9796 57.6451 419.099 490.769 490.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 710 6.4e-05 2048 175 2560 212992 58.7924 28.2484 1116.83 836.291 2040.34 2040.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 540 0.000512 2048 110 1472 25088 2.85578 3.43238 65.0934 134.238 205.693 205.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 440 3.2e-05 512 140 320 147456 63.8008 12.8348 25.1716 396.307 498.361 498.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 0.000128 2048 225 3104 98304 25.0922 14.3493 542.788 413.438 995.798 995.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 0.000256 4096 50 256 75648 13.9575 53.3513 417.745 485.097 485.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 710 6.4e-05 2048 175 2560 208896 58.3537 27.9336 994.137 825.959 1906.54 1906.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 540 0.000512 2048 110 1472 25344 2.86739 3.44986 59.4026 133.515 199.306 199.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 440 3.2e-05 512 140 320 192512 63.6348 13.3444 70.5217 417.605 565.36 565.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 770 0.000128 2048 225 3080 102144 25.2106 14.3483 705.234 418.919 1163.84 1163.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 0.000256 4096 50 240 76416 13.9778 62.6933 419.036 495.749 495.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 710 6.4e-05 2048 175 2560 215552 58.612 28.3358 1291.55 837.637 2216.3 2216.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 540 0.000512 2048 110 1480 25920 2.88397 3.48979 76.0995 135.809 218.357 218.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 440 3.2e-05 512 140 320 188416 64.1094 13.3383 68.889 417.64 564.229 564.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 770 0.000128 2048 225 3080 101888 25.2259 14.9339 452.022 419.022 911.342 911.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1450 0.000256 4096 50 240 76352 13.9783 117.629 418.796 550.449 550.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 710 6.4e-05 2048 175 2560 215040 58.6977 28.285 828.471 837.721 1753.34 1753.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 540 0.000512 2048 110 1480 25856 2.88301 3.48659 48.7182 134.574 189.736 189.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 440 3.2e-05 512 140 320 194560 63.7238 13.4037 78.0696 419.452 574.899 575.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 0.000128 2048 225 3080 102080 25.2977 14.3692 796.44 419.429 1255.67 1255.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 0.000256 4096 50 240 76400 13.9802 70.8286 419.444 504.296 504.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 710 6.4e-05 2048 175 2560 215040 58.8743 28.3574 1471.85 838.603 2397.85 2397.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 540 0.000512 2048 110 1480 25840 2.89795 3.47091 86.5362 135.001 227.998 228.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 440 3.2e-05 512 140 320 194560 63.693 13.3878 77.7236 418.994 574.051 574.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 770 0.000128 2048 225 3080 101760 25.2527 14.3687 507.815 419.029 966.598 966.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 0.000256 4096 50 240 76320 13.9761 45.4589 418.743 478.222 478.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 710 6.4e-05 2048 175 2560 215040 58.7067 28.3426 931.055 837.689 1855.96 1856.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 540 0.000512 2048 110 1480 25760 2.88336 3.4689 55.1026 135.353 196.9 196.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 440 3.2e-05 512 140 320 184320 63.4174 13.1683 76.2567 412.64 565.732 565.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 770 0.000128 2048 225 3080 100800 25.2956 14.3913 412.694 417.916 870.43 870.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 0.000256 4096 50 240 76320 13.9807 37.3695 419.393 470.786 470.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 710 6.4e-05 2048 175 2560 213120 58.9326 28.3096 756.316 835.401 1679.12 1679.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 540 0.000512 2048 110 1480 25680 2.89382 3.49702 45.2442 134.006 185.715 185.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 440 3.2e-05 512 140 320 190464 63.56 13.3179 66.0451 416.678 559.846 560.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 0.000128 2048 225 3080 101760 25.2303 14.3688 735.557 418.717 1194.01 1194.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 0.000256 4096 50 240 76416 13.9833 65.0608 419.541 498.628 498.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 710 6.4e-05 2048 175 2560 215040 58.67 28.3702 1351.86 837.167 2276.23 2276.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 540 0.000512 2048 110 1480 25920 2.89261 3.47235 79.855 135.694 221.986 222.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 440 3.2e-05 512 140 320 184320 63.2394 13.1467 61.3569 412.533 550.53 550.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 0.000128 2048 225 3080 101376 25.1867 14.3747 480.934 418.783 939.417 939.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 0.000256 4096 50 240 76320 13.9743 43.1844 419.222 476.427 476.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 710 6.4e-05 2048 175 2560 215040 58.5683 28.2971 884.207 837.163 1808.4 1808.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 540 0.000512 2048 110 1480 25728 2.86928 3.46112 52.2125 134.009 192.625 192.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 440 3.2e-05 512 140 320 165888 64.8191 13.0707 60.079 408.158 546.375 546.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 0.000128 2048 225 3080 101376 25.1548 14.3462 395.186 417.594 852.408 852.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 0.000256 4096 50 240 76320 13.9868 35.0715 419.133 468.232 468.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 710 6.4e-05 2048 175 2560 214272 58.5289 28.277 724.013 834.688 1645.67 1645.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 540 0.000512 2048 110 1480 25632 2.88909 3.47885 43.6604 134.769 184.886 184.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 440 3.2e-05 512 140 320 193536 63.66 13.3913 60.0686 418.441 555.809 555.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 0.000128 2048 225 3080 101696 25.2982 14.4559 1053.74 418.435 1512.06 1512.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 0.000256 4096 50 240 76384 13.9813 93.2887 419.058 526.373 526.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 710 6.4e-05 2048 175 2560 215040 58.8005 28.3533 1933.83 836.602 2857.75 2857.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 540 0.000512 2048 110 1480 25872 2.89651 3.4776 114.542 134.2 255.19 255.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 440 3.2e-05 512 140 320 186368 63.3146 13.2014 95.7499 413.563 586.075 586.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 0.000128 2048 225 3080 101248 25.2406 14.4065 661.844 418.468 1120.09 1120.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 0.000256 4096 50 240 76272 13.9676 59.4155 418.695 492.122 492.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 710 6.4e-05 2048 175 2560 215040 58.6619 28.3177 1218.14 836.499 2141.77 2141.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 540 0.000512 2048 110 1480 25536 2.87693 3.45882 71.639 134.817 212.864 212.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 440 3.2e-05 512 140 320 193536 63.616 13.388 99.6622 418.46 595.378 595.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 0.000128 2048 225 3080 100800 25.401 14.3661 535.905 418.677 994.477 994.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 0.000256 4096 50 240 76272 13.9824 48.8678 418.992 481.886 481.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 710 6.4e-05 2048 175 2560 215040 58.8111 28.3435 990.48 836.747 1914.55 1914.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 540 0.000512 2048 110 1480 25536 2.88128 3.44902 58.2554 133.829 198.486 198.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 440 3.2e-05 512 140 320 188416 64.0433 13.3423 54.8304 418.055 550.516 550.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 0.000128 2048 225 3080 101888 25.2164 14.3606 981.077 419.443 1440.23 1440.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 0.000256 4096 50 240 76352 13.9719 86.9954 419.22 520.231 520.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 710 6.4e-05 2048 175 2560 215040 58.6518 28.3721 1796.67 838.573 2722.43 2722.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 540 0.000512 2048 110 1480 25856 2.88358 3.47008 106.334 134.325 247.087 247.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 440 3.2e-05 512 140 320 180224 65.0262 13.3442 34.4 418.14 531.151 531.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 0.000128 2048 225 3080 101376 25.1914 14.511 615.564 418.295 1073.7 1073.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 0.000256 4096 50 240 76288 13.9715 55.9429 419.264 489.22 489.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 710 6.4e-05 2048 175 2560 212992 58.7404 28.2999 1122.47 836.073 2045.74 2045.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 540 0.000512 2048 110 1480 25856 2.88426 3.47843 68.2691 132.088 206.792 206.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 440 3.2e-05 512 140 320 172032 64.6184 13.1495 76.6117 412.639 567.271 567.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 0.000128 2048 225 3080 99840 25.2522 14.3268 495.431 417.039 952.177 952.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 0.000256 4096 50 240 76224 13.9715 46.1878 419.213 479.413 479.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 710 6.4e-05 2048 175 2560 211968 58.689 28.1481 913.892 833.403 1834.3 1834.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 540 0.000512 2048 110 1480 25728 2.88154 3.46829 54.7764 134.802 196 196.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 440 3.2e-05 512 140 320 184320 63.6846 13.2342 55.3305 414.292 546.792 546.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 0.000128 2048 225 3080 101952 25.2615 14.3578 1008.37 418.959 1467.09 1467.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 0.000256 4096 50 240 76392 13.9897 88.582 419.137 521.752 521.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 710 6.4e-05 2048 175 2560 215424 58.8196 28.3424 1850.28 837.574 2775.17 2775.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 540 0.000512 2048 110 1480 25776 2.89178 3.46349 109.649 134.695 250.773 250.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 440 3.2e-05 512 140 320 165888 64.3716 13.0691 32.682 408.16 518.532 518.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 0.000128 2048 225 3080 101376 25.1737 14.3579 654.753 417.596 1112.01 1112.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 0.000256 4096 50 240 76320 13.9796 58.0202 419.136 491.178 491.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 710 6.4e-05 2048 175 2560 214272 58.5349 28.2856 1197.62 834.654 2119.26 2119.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 540 0.000512 2048 110 1480 25632 2.8897 3.46931 71.0269 135.03 212.486 212.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 440 3.2e-05 512 140 320 165888 64.4286 13.0739 28.9304 408.544 515.225 515.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 0.000128 2048 225 3080 100224 25.386 14.3841 570.268 418.131 1028.3 1028.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 0.000256 4096 50 240 76248 13.9871 51.9395 419.483 485.451 485.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 710 6.4e-05 2048 175 2560 214272 58.7269 28.3818 1056.34 835.697 1979.31 1979.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 540 0.000512 2048 110 1480 25056 2.87149 3.4263 61.9109 134.164 202.445 202.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 440 3.2e-05 512 140 320 147456 63.8902 12.8254 62.2606 396.175 535.397 535.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 0.000128 2048 225 3080 99072 25.134 14.3076 503.437 415.179 958.185 958.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 0.000256 4096 50 240 76032 13.9652 46.149 418.773 478.931 478.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 710 6.4e-05 2048 175 2560 211968 58.1799 28.0374 930.905 829.463 1846.75 1846.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 540 0.000512 2048 110 1480 25344 2.87648 3.45702 55.2813 133.093 194.779 194.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 440 3.2e-05 512 140 320 194560 63.6133 13.3899 54.7986 419.492 551.54 551.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 0.000128 2048 225 3080 101760 25.2424 14.4084 946.728 419.687 1406.2 1406.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 0.000256 4096 50 240 76320 13.9769 83.8308 419.186 517.037 517.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 710 6.4e-05 2048 175 2560 215040 58.7042 28.3161 1732.53 838.718 2658.43 2658.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 540 0.000512 2048 110 1480 25760 2.88595 3.46669 102.517 135.94 244.88 244.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 440 3.2e-05 512 140 320 184320 63.1794 13.1437 35.6786 412.576 524.823 525.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 0.000128 2048 225 3080 99840 25.1639 14.3811 631.067 416.206 1086.95 1087.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 0.000256 4096 50 240 76160 13.9665 57.1368 418.647 489.792 489.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 710 6.4e-05 2048 175 2560 215040 58.6118 28.35 1175.1 838.713 2100.93 2101.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 540 0.000512 2048 110 1480 25600 2.87027 3.45306 69.3082 135.063 210.766 210.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 440 3.2e-05 512 140 320 184320 63.2912 13.1568 30.124 412.675 519.488 519.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 0.000128 2048 225 3080 99840 25.363 14.3611 529.923 418.199 987.975 988.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 0.000256 4096 50 240 76080 13.9732 47.553 418.704 480.273 480.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 710 6.4e-05 2048 175 2560 211200 59.097 28.3095 970.938 835.684 1894.18 1894.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 540 0.000512 2048 110 1480 24960 2.85898 3.42221 56.5332 135.152 198.036 198.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 440 3.2e-05 512 140 320 163840 65.4455 13.1482 63.9096 412.769 555.52 555.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 0.000128 2048 225 3080 97280 25.1801 14.2672 510.763 413.307 963.647 963.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 0.000256 4096 50 240 75840 13.9551 48.5069 417.899 480.402 480.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 710 6.4e-05 2048 175 2560 209920 58.1326 28.0694 950.086 825.621 1862.07 1862.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 540 0.000512 2048 110 1480 24960 2.86502 3.43744 56.1889 132.303 194.865 194.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 440 3.2e-05 512 140 320 184320 63.2661 13.1472 48.8237 412.175 537.658 537.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 0.000128 2048 225 3080 101376 25.1877 14.3435 888.396 418.424 1346.49 1346.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 0.000256 4096 50 240 76320 13.9689 78.744 418.804 511.56 511.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 710 6.4e-05 2048 175 2560 215040 58.566 28.3081 1632.6 836.524 2556.17 2556.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 540 0.000512 2048 110 1480 25728 2.87146 3.45702 96.4021 134.588 237.392 237.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 440 3.2e-05 512 140 320 172032 64.5631 13.1416 32.8757 412.35 523.176 523.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 0.000128 2048 225 3080 99840 25.2318 14.423 623.438 416.702 1079.93 1080.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 0.000256 4096 50 240 76224 13.9683 56.8522 418.878 489.741 489.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 710 6.4e-05 2048 175 2560 211968 58.6689 28.1719 1146.36 832.736 2066.1 2066.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 540 0.000512 2048 110 1480 25728 2.88314 3.46803 68.7367 135.764 210.921 210.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 440 3.2e-05 512 140 320 147456 63.7096 12.829 23.8198 395.952 496.557 496.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 0.000128 2048 225 3080 99072 25.1362 14.3204 511.241 414.952 965.788 965.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 0.000256 4096 50 240 76032 13.9713 47.0224 418.415 479.452 479.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 710 6.4e-05 2048 175 2560 211968 58.1912 27.9856 946.706 828.99 1862.03 1862.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 540 0.000512 2048 110 1480 25344 2.87539 3.45546 56.1864 134.091 196.682 196.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 440 3.2e-05 512 140 320 147456 63.7866 12.8328 22.5123 395.948 495.326 495.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 0.000128 2048 225 3080 98304 25.1262 14.3163 477.361 413.078 930.016 930.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 0.000256 4096 50 240 76032 13.9731 44.4334 418.859 477.309 477.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 710 6.4e-05 2048 175 2560 208896 58.3606 27.9924 875.991 824.996 1787.5 1787.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 540 0.000512 2048 110 1480 25344 2.87478 3.45088 53.1532 132.379 191.931 192.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 440 3.2e-05 512 140 320 179200 63.9118 13.1852 49.3428 412.23 538.919 539.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 0.000128 2048 225 3080 101600 25.3441 14.3872 922.324 418.755 1380.94 1381.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 0.000256 4096 50 240 76300 13.9688 81.61 418.781 514.403 514.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 710 6.4e-05 2048 175 2560 214400 58.9491 28.3508 1689.38 837.206 2614.05 2614.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 540 0.000512 2048 110 1480 25600 2.89469 3.46522 100.068 134.514 241.018 241.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 440 3.2e-05 512 140 320 179200 63.9574 13.1709 34.2071 412.348 523.936 524.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 0.000128 2048 225 3080 100800 25.2866 14.3804 625.474 416.875 1082.15 1082.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 0.000256 4096 50 240 76200 13.9851 55.9844 418.777 488.789 488.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 710 6.4e-05 2048 175 2560 211200 59.1502 28.3958 1134.36 833.073 2055.14 2055.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 540 0.000512 2048 110 1480 25600 2.8967 3.46829 68.3837 133.757 208.576 208.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 440 3.2e-05 512 140 320 153600 66.1704 13.183 25.7739 412.412 517.785 517.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 0.000128 2048 225 3080 98400 25.1984 14.2991 528.104 412.891 980.63 980.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 0.000256 4096 50 240 75900 13.9551 48.7262 417.735 480.458 480.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 710 6.4e-05 2048 175 2560 211200 59.5613 28.3653 982.025 837.706 1907.82 1907.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 540 0.000512 2048 110 1480 25200 2.88054 3.43546 58.3147 134.444 199.145 199.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 440 3.2e-05 512 140 320 153600 66.1673 13.1625 23.8435 412.789 516.208 516.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 0.000128 2048 225 3080 99200 25.038 14.2766 490.821 413.469 943.737 943.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 0.000256 4096 50 240 76000 13.9781 44.6897 419.138 477.851 477.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 710 6.4e-05 2048 175 2560 204800 59.0266 27.9322 876.244 825.732 1789.1 1789.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 540 0.000512 2048 110 1480 24800 2.87002 3.44694 52.6445 132.506 191.539 191.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 440 3.2e-05 512 140 336 139264 68.3566 13.3449 60.5121 417.752 560.211 560.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 770 0.000128 2048 225 3120 101888 25.1892 14.3647 772.558 419.224 1231.47 1231.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 0.000256 4096 50 240 76416 13.9837 67.8641 419.166 501.056 501.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 710 6.4e-05 2048 175 2592 216064 58.4233 28.3745 1401.17 837.965 2326.1 2326.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 540 0.000512 2048 110 1488 25792 2.88512 3.49386 82.9508 135.863 225.266 225.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 440 3.2e-05 512 140 336 139264 68.415 13.3448 60.4029 418.021 560.434 560.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 770 0.000128 2048 225 3120 101888 25.2198 14.3433 496.137 419.411 955.239 955.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1450 0.000256 4096 50 240 76352 13.9727 134.117 419.231 567.362 567.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 710 6.4e-05 2048 175 2592 216064 58.5058 28.2827 906.673 838.474 1832.1 1832.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 540 0.000512 2048 110 1488 25728 2.88154 3.48944 53.4715 136.053 195.971 196.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 440 3.2e-05 512 140 336 122880 68.8592 13.1359 53.2178 412.576 548.037 548.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 770 0.000128 2048 225 3120 101376 25.1911 14.3396 409.122 418.847 867.631 867.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1450 0.000256 4096 50 240 76320 13.9653 133.381 419.223 566.612 566.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 710 6.4e-05 2048 175 2592 215040 58.539 28.2849 748.086 837.269 1672.34 1672.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 540 0.000512 2048 110 1488 25536 2.87744 3.47693 43.9932 134.644 185.065 185.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 440 3.2e-05 512 140 336 138240 68.8315 13.406 52.612 419.056 554.151 554.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 0.000128 2048 225 3120 101760 25.3247 14.4012 744.834 419.029 1203.72 1203.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 0.000256 4096 50 240 76400 13.9836 64.9646 419.058 498.051 498.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 710 6.4e-05 2048 175 2592 215680 58.8156 28.3604 1364.69 837.809 2289.85 2289.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 540 0.000512 2048 110 1488 25760 2.89392 3.47613 79.8008 135.435 221.698 221.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 440 3.2e-05 512 140 336 133120 69.3638 13.3884 50.083 419.1 552.183 552.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 770 0.000128 2048 225 3120 101760 25.2634 14.3777 489.275 419.143 948.196 948.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 0.000256 4096 50 240 76320 13.9754 43.1816 418.845 476.046 476.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 710 6.4e-05 2048 175 2592 215040 58.7106 28.3199 891.303 837.906 1816.41 1816.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 540 0.000512 2048 110 1488 25600 2.88358 3.46662 52.1642 135.932 194.538 194.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 440 3.2e-05 512 140 336 122880 69.1577 13.1787 48.0022 412.312 542.899 543.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 770 0.000128 2048 225 3120 100800 25.2905 14.4073 395.845 417.585 853.262 853.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 0.000256 4096 50 240 76320 13.9896 34.8996 419.054 467.984 468.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 710 6.4e-05 2048 175 2592 213120 58.9499 28.3005 721.068 834.694 1643.17 1643.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 540 0.000512 2048 110 1488 25680 2.89632 3.49392 43.5053 123.906 173.877 173.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 440 3.2e-05 512 140 336 135168 68.4805 13.3075 74.1911 416.715 572.936 573.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 0.000128 2048 225 3120 101760 25.2233 14.353 1041.37 418.759 1499.84 1499.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 0.000256 4096 50 240 76416 13.994 90.4582 419.531 524.027 524.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 710 6.4e-05 2048 175 2592 215040 58.6469 28.3152 1900.07 837.324 2824.52 2824.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 540 0.000512 2048 110 1488 25728 2.88784 3.47238 112.2 136.796 255.429 255.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 440 3.2e-05 512 140 336 122880 68.8434 13.1502 64.4807 412.543 559.266 559.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 0.000128 2048 225 3120 101376 25.1897 14.533 653.051 418.801 1111.72 1111.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 0.000256 4096 50 240 76320 13.9758 57.1944 419.174 490.389 490.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 710 6.4e-05 2048 175 2592 215040 58.5702 28.2638 1194.6 837.2 2118.79 2118.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 540 0.000512 2048 110 1488 25536 2.86976 3.4576 69.9409 134.629 210.969 211.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 440 3.2e-05 512 140 336 110592 69.3692 13.0641 62.351 408.525 553.561 553.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 0.000128 2048 225 3120 101376 25.1569 14.4075 527.162 417.984 984.842 984.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 0.000256 4096 50 240 76320 13.9886 46.4057 419.512 479.95 480.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 710 6.4e-05 2048 175 2592 214272 58.5346 28.3215 962.02 835.454 1884.49 1884.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 540 0.000512 2048 110 1488 25632 2.89382 3.47443 56.9802 135.017 198.459 198.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 440 3.2e-05 512 140 336 122880 68.8724 13.1444 67.2654 412.647 562.174 562.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 770 0.000128 2048 225 3120 99840 25.2403 14.3717 439.678 417.076 896.492 896.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 0.000256 4096 50 240 76224 13.9766 39.5043 419.221 472.744 472.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 710 6.4e-05 2048 175 2592 211968 58.6856 28.1828 804.605 833.412 1725.05 1725.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 540 0.000512 2048 110 1488 25344 2.88381 3.46931 47.4979 134.474 188.415 188.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 440 3.2e-05 512 140 336 136192 68.8713 13.3863 40.5717 418.738 541.814 541.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 0.000128 2048 225 3120 101696 25.2939 14.377 961.936 418.738 1420.48 1420.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 0.000256 4096 50 240 76384 13.9796 83.6952 419.351 517.069 517.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 710 6.4e-05 2048 175 2592 215040 58.8331 28.3381 1754.61 837.174 2679.11 2679.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 540 0.000512 2048 110 1488 25760 2.90352 3.47235 103.588 135.652 245.687 245.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 440 3.2e-05 512 140 336 129024 68.5634 13.1973 61.6334 414.006 557.641 557.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 0.000128 2048 225 3120 101248 25.2438 14.3995 605.447 418.885 1064.11 1064.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 0.000256 4096 50 240 76272 13.9699 53.8174 419.044 486.876 486.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 710 6.4e-05 2048 175 2592 215040 58.6833 28.4252 1109.03 837.312 2033.61 2033.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 540 0.000512 2048 110 1488 25536 2.87395 3.45539 64.8563 134.648 205.904 205.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 440 3.2e-05 512 140 336 129024 69.6876 13.3898 62.2002 418.388 563.915 564.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 0.000128 2048 225 3120 100800 25.402 14.3634 496.065 418.603 954.565 954.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 0.000256 4096 50 240 76272 13.9788 44.245 418.919 477.187 477.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 710 6.4e-05 2048 175 2592 215040 58.7965 28.3684 912.251 836.583 1836.16 1836.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 540 0.000512 2048 110 1488 25200 2.87539 3.44682 53.1774 134.338 193.909 193.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 440 3.2e-05 512 140 336 114688 68.116 13.0401 53.9097 404.151 539.458 539.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 0.000128 2048 225 3120 100352 25.3494 14.3968 443.831 418.898 902.601 902.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 0.000256 4096 50 240 76160 13.9735 39.4506 418.757 472.226 472.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 710 6.4e-05 2048 175 2592 215040 58.5826 28.2836 821.715 837.259 1746 1746.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 540 0.000512 2048 110 1488 25088 2.86496 3.44701 48.4607 134.227 189.071 189.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 440 3.2e-05 512 140 336 139264 68.3653 13.3454 40.5945 417.708 540.258 540.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 0.000128 2048 225 3120 101888 25.2148 14.3394 925.405 419.098 1384.19 1384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 0.000256 4096 50 240 76352 13.9721 80.9554 418.868 513.838 513.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 710 6.4e-05 2048 175 2592 216064 58.4587 28.4012 1694.64 837.871 2619.54 2619.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 540 0.000512 2048 110 1488 25728 2.88438 3.47722 99.9183 136 242.353 242.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 440 3.2e-05 512 140 336 131072 69.2361 13.3448 25.1086 417.773 525.705 525.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 0.000128 2048 225 3120 101376 25.1864 14.3565 592.454 417.86 1049.98 1050.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 0.000256 4096 50 240 76288 13.9716 52.8957 418.838 485.749 485.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 710 6.4e-05 2048 175 2592 215040 58.3818 28.2618 1089.28 835.229 2011.31 2011.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 540 0.000512 2048 110 1488 25600 2.89232 3.48122 65.1301 135.867 207.442 207.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 440 3.2e-05 512 140 336 122880 68.8677 13.1442 51.6997 412.289 546.249 546.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 0.000128 2048 225 3120 99840 25.2682 14.3773 486.879 416.667 943.325 943.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 0.000256 4096 50 240 76224 13.9755 45.5025 418.845 478.367 478.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 710 6.4e-05 2048 175 2592 211968 58.6897 28.1661 895.686 832.667 1815.37 1815.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 540 0.000512 2048 110 1488 25344 2.88538 3.46931 54.0284 134.387 194.843 194.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 440 3.2e-05 512 140 336 131072 69.2804 13.3386 54.9203 417.727 555.518 555.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 0.000128 2048 225 3120 100352 25.325 14.338 433.286 418.115 891.191 891.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 0.000256 4096 50 240 76032 13.9708 39.3783 418.068 471.465 471.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 710 6.4e-05 2048 175 2592 212992 58.7867 28.799 793.597 835.402 1716.74 1716.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 540 0.000512 2048 110 1488 25088 2.86106 3.4297 46.7647 133.843 186.972 187.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 440 3.2e-05 512 140 336 129024 68.6748 13.2289 36.7669 414.693 533.608 533.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 0.000128 2048 225 3120 101952 25.2776 14.3621 913.907 419.357 1373.03 1373.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 0.000256 4096 50 240 76392 13.9793 79.7422 419.544 513.31 513.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 710 6.4e-05 2048 175 2592 215424 58.8056 28.4597 1667.98 838.39 2593.79 2593.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 540 0.000512 2048 110 1488 25632 2.88726 3.46813 98.0482 135.529 240.003 240.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 440 3.2e-05 512 140 336 110592 69.3222 13.0703 22.1904 408.555 513.382 513.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 0.000128 2048 225 3120 101376 25.1693 14.3544 634.789 418.005 1092.45 1092.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 0.000256 4096 50 240 76320 13.9876 55.6892 419.537 489.257 489.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 710 6.4e-05 2048 175 2592 214272 58.5414 28.3669 1154.1 835.468 2076.64 2076.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 540 0.000512 2048 110 1488 25632 2.89178 3.47667 68.5034 135.861 210.804 210.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 440 3.2e-05 512 140 336 110592 69.3821 13.0716 18.9466 408.51 510.148 510.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 0.000128 2048 225 3120 100224 25.373 14.367 532.847 418.094 990.812 990.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 0.000256 4096 50 240 76248 13.9863 46.6838 419.474 480.187 480.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 710 6.4e-05 2048 175 2592 214272 58.7117 28.3115 979.274 835.456 1901.92 1902.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 540 0.000512 2048 110 1488 25056 2.8713 3.43286 56.6558 133.831 196.863 196.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 440 3.2e-05 512 140 336 73728 70.188 12.8307 29.4363 396.212 508.915 509.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 0.000128 2048 225 3120 99072 25.1499 14.3811 528.897 415.181 983.739 983.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 0.000256 4096 50 240 76032 13.9719 48.2689 418.654 480.938 480.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 710 6.4e-05 2048 175 2592 211968 58.1711 27.9842 974.298 829.447 1890.06 1890.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 540 0.000512 2048 110 1488 25344 2.87581 3.45443 57.9397 134.871 199.21 199.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 440 3.2e-05 512 140 336 133120 69.3006 13.3892 37.4393 419.399 539.774 539.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 0.000128 2048 225 3120 101760 25.25 14.3583 904.892 419.427 1364.05 1364.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 0.000256 4096 50 240 76320 13.9793 78.8297 419.082 511.935 511.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 710 6.4e-05 2048 175 2592 215040 58.7088 28.33 1649.1 838.505 2574.79 2574.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 540 0.000512 2048 110 1488 25600 2.88563 3.46461 96.8532 136.651 239.924 239.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 440 3.2e-05 512 140 336 122880 68.7802 13.1498 24.9002 412.267 519.342 519.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 0.000128 2048 225 3120 99840 25.1521 14.502 636.061 415.91 1091.76 1091.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 0.000256 4096 50 240 76160 13.9715 56.8256 418.349 489.187 489.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 710 6.4e-05 2048 175 2592 215040 58.613 28.3282 1181.22 838.085 2106.4 2106.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 540 0.000512 2048 110 1488 25280 2.8713 3.45293 68.6508 134.66 209.708 209.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 440 3.2e-05 512 140 336 122880 68.8531 13.1578 20.9053 412.664 515.829 516.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 0.000128 2048 225 3120 99840 25.365 14.379 526.51 418.153 984.535 984.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 0.000256 4096 50 240 76080 13.9694 47.4468 418.649 480.108 480.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 710 6.4e-05 2048 175 2592 211200 59.0936 28.3069 958.276 835.505 1881.33 1881.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 540 0.000512 2048 110 1488 24960 2.8545 3.41568 56.4081 133.754 196.506 196.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 440 3.2e-05 512 140 336 122880 68.8432 13.1425 20.0682 412.778 515.074 515.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 0.000128 2048 225 3120 97280 25.1896 14.25 480.497 413.304 933.372 933.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 0.000256 4096 50 240 75840 13.9446 44.444 417.894 476.326 476.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 710 6.4e-05 2048 175 2592 209920 58.1531 28.013 890.273 825.603 1802.21 1802.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 540 0.000512 2048 110 1488 24960 2.8639 3.43475 53.1641 133.039 192.575 192.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 440 3.2e-05 512 140 300 151552 67.2654 13.3386 58.6469 417.999 557.495 557.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 770 0.000128 2048 225 3100 101120 25.2608 14.3961 795.657 419.305 1254.75 1254.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 0.000256 4096 50 250 76352 13.9909 73.8634 419.66 507.556 507.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 710 6.4e-05 2048 175 2550 217088 58.2807 28.3084 1467.91 838.399 2393.07 2393.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 540 0.000512 2048 110 1450 26240 2.88358 3.49264 85.7981 121.092 213.341 213.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 440 3.2e-05 512 140 300 147456 67.6679 13.3468 56.9 418.055 556.211 556.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 770 0.000128 2048 225 3100 100864 25.3353 14.3473 505.979 419.401 965.192 965.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1450 0.000256 4096 50 250 76288 13.9874 135.89 419.257 569.179 569.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 710 6.4e-05 2048 175 2550 217088 58.3474 28.3156 929.879 838.474 1855.17 1855.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 540 0.000512 2048 110 1450 26112 2.88198 3.4857 54.2852 134.044 194.769 194.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 440 3.2e-05 512 140 300 135168 67.7437 13.1441 52.1444 412.172 545.445 545.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 770 0.000128 2048 225 3100 100608 25.2785 14.354 414.742 418.432 872.94 873.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1450 0.000256 4096 50 250 76224 13.9878 136.12 418.663 568.817 568.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 710 6.4e-05 2048 175 2550 216576 58.2753 28.2761 762.542 836.459 1685.71 1685.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 540 0.000512 2048 110 1450 25920 2.87373 3.47696 44.4155 133.581 184.418 184.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 440 3.2e-05 512 140 300 153600 67.4107 13.4064 51.2235 419.467 551.757 551.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 0.000128 2048 225 3100 101120 25.4124 14.3905 742.765 419.42 1202.13 1202.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 0.000256 4096 50 250 76320 13.9875 67.9076 419.341 501.282 501.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 710 6.4e-05 2048 175 2550 216960 58.5805 28.3488 1363.92 838.591 2289.61 2289.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 540 0.000512 2048 110 1450 26240 2.89539 3.46726 79.499 135.627 221.58 221.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 440 3.2e-05 512 140 300 153600 67.3651 13.3938 50.2859 419.092 550.384 550.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 0.000128 2048 225 3100 101120 25.3197 14.3753 477.985 419.136 936.951 937.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 0.000256 4096 50 250 76240 13.979 44.2485 418.721 476.992 477.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 710 6.4e-05 2048 175 2550 216320 58.4862 28.3177 871.885 837.904 1796.75 1796.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 540 0.000512 2048 110 1450 26080 2.88182 3.46778 51.0842 134.195 191.72 191.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 440 3.2e-05 512 140 300 138240 67.5106 13.1707 47.0557 412.244 540.23 540.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 770 0.000128 2048 225 3100 99840 25.3843 14.5105 393.744 417.553 851.33 851.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 0.000256 4096 50 250 76200 13.9828 36.7117 418.716 469.455 469.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 710 6.4e-05 2048 175 2550 215040 58.5672 28.3095 724.154 834.554 1645.75 1645.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 540 0.000512 2048 110 1450 26160 2.90061 3.50214 43.6641 122.962 173.103 173.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 440 3.2e-05 512 140 300 143360 66.9987 13.1434 48.8717 412.575 541.836 542.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 770 0.000128 2048 225 3100 99840 25.1482 14.4253 339.101 416.216 795.017 795.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 0.000256 4096 50 250 76160 13.9793 31.5412 419.021 464.587 464.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 710 6.4e-05 2048 175 2550 215040 58.6048 28.3197 622.252 838.709 1548.05 1548.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 540 0.000512 2048 110 1450 25920 2.87504 3.47226 36.6909 134.836 177.947 178.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 440 3.2e-05 512 140 300 147456 67.3303 13.3124 69.215 416.306 566.409 566.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 0.000128 2048 225 3100 100608 25.33 14.3503 1009.44 418.344 1467.6 1467.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 0.000256 4096 50 250 76320 13.9945 91.7295 418.964 524.732 524.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 710 6.4e-05 2048 175 2550 216576 58.3746 28.304 1856.42 836.417 2779.68 2779.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 540 0.000512 2048 110 1450 26208 2.88803 3.47242 109.002 134.77 250.204 250.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 440 3.2e-05 512 140 300 135168 67.7462 13.1441 59.8126 412.585 553.552 553.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 0.000128 2048 225 3100 100608 25.2756 14.3708 629.445 418.836 1088.06 1088.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 0.000256 4096 50 250 76224 13.9878 58.1259 419.072 491.227 491.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 710 6.4e-05 2048 175 2550 216576 58.2939 28.3474 1155.58 837.265 2079.65 2079.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 540 0.000512 2048 110 1450 25920 2.87094 3.45293 67.121 134.736 208.255 208.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 440 3.2e-05 512 140 300 129024 67.6303 13.0642 62.3573 408.57 551.866 552.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 0.000128 2048 225 3100 100224 25.2883 14.3458 511.088 417.989 968.836 968.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 0.000256 4096 50 250 76176 13.9841 46.9204 419.117 480.063 480.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 710 6.4e-05 2048 175 2550 214272 58.5444 28.3901 933.682 835.443 1856.22 1856.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 540 0.000512 2048 110 1450 25920 2.88973 3.47283 54.9067 134.9 196.258 196.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 440 3.2e-05 512 140 300 122880 68.8849 13.1422 57.0952 412.362 551.731 551.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 770 0.000128 2048 225 3100 99840 25.2566 14.3227 433.549 416.744 890.004 890.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 0.000256 4096 50 250 76032 13.9796 40.614 418.265 472.902 472.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 710 6.4e-05 2048 175 2550 215040 58.2367 28.4344 797.846 832.836 1717.51 1717.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 540 0.000512 2048 110 1450 25728 2.87744 3.46256 46.2814 133.568 186.28 186.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 440 3.2e-05 512 140 300 150528 67.522 13.3878 39.4726 418.382 539.007 539.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 0.000128 2048 225 3100 100800 25.3865 14.4246 926.768 418.376 1385.09 1385.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 0.000256 4096 50 250 76328 13.9919 84.9068 419.098 518.039 518.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 710 6.4e-05 2048 175 2550 216832 58.5226 28.3935 1705.3 836.462 2628.84 2628.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 540 0.000512 2048 110 1450 26208 2.90074 3.47725 99.1151 133.951 239.517 239.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 440 3.2e-05 512 140 300 143360 67.2263 13.199 58.1053 413.962 552.737 552.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 0.000128 2048 225 3100 100352 25.3617 14.3884 587.659 418.885 1046.42 1046.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 0.000256 4096 50 250 76272 13.9942 54.8894 419.421 488.349 488.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 710 6.4e-05 2048 175 2550 216832 58.3516 28.3122 1084.67 837.333 2008.83 2008.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 540 0.000512 2048 110 1450 25984 2.87686 3.45709 63.1148 134.695 204.213 204.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 440 3.2e-05 512 140 300 150528 67.5892 13.3908 61.8631 418.404 561.495 561.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 0.000128 2048 225 3100 100800 25.4033 14.4241 484.183 419.089 943.454 944.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 0.000256 4096 50 250 76104 13.9745 45.2402 418.445 477.706 477.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 710 6.4e-05 2048 175 2550 215040 58.797 28.3586 881.747 836.648 1805.71 1805.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 540 0.000512 2048 110 1450 25872 2.88445 3.45094 51.6504 134.444 192.501 192.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 440 3.2e-05 512 140 300 114688 68.2645 13.0497 45.71 404.467 531.747 531.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 0.000128 2048 225 3100 100352 25.343 14.3434 434.75 419.226 893.79 893.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 0.000256 4096 50 250 76160 14.0001 40.0916 419.457 473.594 473.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 710 6.4e-05 2048 175 2550 215040 58.5815 28.299 795.685 837.691 1720.41 1720.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 540 0.000512 2048 110 1450 25536 2.87072 3.44243 46.2132 133.351 185.945 186.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 440 3.2e-05 512 140 300 147456 67.6178 13.3415 38.6252 418.101 537.935 538.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 0.000128 2048 225 3100 100864 25.3443 14.3682 913.633 419.487 1372.96 1373.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 0.000256 4096 50 250 76288 13.988 84.5373 419.295 517.866 517.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 710 6.4e-05 2048 175 2550 217088 58.3627 28.3312 1682.62 838.66 2608.13 2608.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 540 0.000512 2048 110 1450 26112 2.87741 3.4681 98.5149 134.768 239.705 239.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 440 3.2e-05 512 140 300 147456 67.6123 13.351 25.3626 417.756 524.327 524.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 0.000128 2048 225 3100 100352 25.2873 14.547 591.429 417.893 1049.29 1049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 0.000256 4096 50 250 76160 13.984 55.1246 418.72 487.874 487.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 710 6.4e-05 2048 175 2550 215040 58.4221 28.2432 1084.86 835.303 2007 2007.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 540 0.000512 2048 110 1450 26112 2.89395 3.4816 63.7388 134.92 205.107 205.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 440 3.2e-05 512 140 300 122880 68.8641 13.1482 44.5374 412.294 539.089 539.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 0.000128 2048 225 3100 99840 25.2655 14.3222 492.098 416.689 948.506 948.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 0.000256 4096 50 250 76032 13.9777 47.9511 418.202 480.172 480.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 710 6.4e-05 2048 175 2550 215040 58.2513 28.162 909.065 832.695 1828.33 1828.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 540 0.000512 2048 110 1450 25728 2.88349 3.47088 54.05 134.7 195.174 195.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 440 3.2e-05 512 140 300 131072 69.2961 13.3486 47.2292 417.895 548.016 548.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 0.000128 2048 225 3100 100352 25.3153 14.3872 437.875 418.296 896.009 896.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 0.000256 4096 50 250 76032 13.977 41.5983 418.609 474.228 474.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 710 6.4e-05 2048 175 2550 212992 58.7839 28.2521 796.071 835.755 1719.03 1719.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 540 0.000512 2048 110 1450 25600 2.85315 3.4263 47.6959 132.902 186.949 187.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 440 3.2e-05 512 140 300 138240 67.8518 13.2376 36.9194 414.295 532.547 532.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 0.000128 2048 225 3100 100800 25.4197 14.5494 942.649 418.954 1401.7 1401.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 0.000256 4096 50 250 76320 13.9919 86.2474 419.188 519.472 519.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 710 6.4e-05 2048 175 2550 216576 58.5621 28.4064 1728.48 837.569 2653.18 2653.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 540 0.000512 2048 110 1450 26064 2.89021 3.46317 100.623 135.511 242.559 242.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 440 3.2e-05 512 140 300 129024 67.5839 13.0673 24.688 408.457 514.036 514.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 0.000128 2048 225 3100 100224 25.2505 14.3928 668.217 417.895 1125.89 1126.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 0.000256 4096 50 250 76176 13.9772 61.2966 419.027 494.343 494.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 710 6.4e-05 2048 175 2550 214272 58.5231 28.3411 1218.55 835.25 2140.82 2140.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 540 0.000512 2048 110 1450 25920 2.88774 3.47498 71.4546 133.822 211.708 211.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 440 3.2e-05 512 140 300 110592 69.3795 13.0687 17.7749 408.203 508.669 508.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 0.000128 2048 225 3100 100224 25.3835 14.4486 550.486 417.823 1008.27 1008.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 0.000256 4096 50 250 76032 13.9771 50.463 418.341 482.823 482.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 710 6.4e-05 2048 175 2550 214272 58.7185 28.4179 1003.37 834.839 1925.51 1925.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 540 0.000512 2048 110 1450 25488 2.86909 3.42765 58.0965 132.791 197.255 197.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 440 3.2e-05 512 140 300 110592 67.0729 12.8236 38.7372 396.234 515.114 515.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 0.000128 2048 225 3100 99072 25.1458 14.3647 518.205 415.236 973.083 973.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 0.000256 4096 50 250 76032 13.9874 49.361 419.08 482.472 482.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 710 6.4e-05 2048 175 2550 211968 58.2059 28.0023 944.101 829.551 1860.02 1860.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 540 0.000512 2048 110 1450 25344 2.87152 3.4528 55.5719 132.915 194.882 194.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 440 3.2e-05 512 140 300 92160 70.5169 13.0575 32.9147 402.492 519.23 519.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 0.000128 2048 225 3100 97920 25.6295 14.3692 469.51 418.559 928.202 928.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 0.000256 4096 50 250 75960 13.9848 45.0785 419.122 478.231 478.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 710 6.4e-05 2048 175 2550 213120 58.9186 28.3297 871.665 836.057 1795.13 1795.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 540 0.000512 2048 110 1450 25200 2.86106 3.40774 50.9526 132.576 189.87 189.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 440 3.2e-05 512 140 300 153600 67.3281 13.3875 39.6941 419.085 539.747 539.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 0.000128 2048 225 3100 101120 25.3215 14.3732 917.065 419.166 1376.06 1376.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 0.000256 4096 50 250 76240 13.9867 83.6617 418.72 516.412 516.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 710 6.4e-05 2048 175 2550 216320 58.5087 28.3812 1675.84 837.907 2600.81 2600.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 540 0.000512 2048 110 1450 26080 2.88179 3.46317 98.0912 135.771 240.28 240.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 440 3.2e-05 512 140 300 143360 66.9354 13.1442 25.7279 412.277 518.331 518.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 0.000128 2048 225 3100 99840 25.1474 14.2992 625.17 415.915 1080.66 1080.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 0.000256 4096 50 250 76160 13.9756 57.6311 418.722 490.372 490.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 710 6.4e-05 2048 175 2550 215040 58.6292 28.4016 1146.92 838.107 2072.21 2072.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 540 0.000512 2048 110 1450 25920 2.87658 3.45696 67.3423 133.709 207.459 207.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 440 3.2e-05 512 140 300 122880 68.8699 13.1606 18.9802 412.634 513.888 514.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 0.000128 2048 225 3100 99840 25.355 14.3666 529.803 418.139 987.796 987.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 0.000256 4096 50 250 76080 13.9878 49.8553 419.02 482.908 482.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 710 6.4e-05 2048 175 2550 215040 58.4584 28.407 973.122 835.488 1895.64 1895.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 540 0.000512 2048 110 1450 25440 2.85942 3.41488 56.1712 132.801 195.32 195.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 440 3.2e-05 512 140 300 122880 68.8218 13.148 17.9785 412.731 512.921 513.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 0.000128 2048 225 3100 97280 25.1836 14.3114 477.118 413.256 929.999 930.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 0.000256 4096 50 250 75840 13.9746 46.1588 418.213 478.392 478.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 710 6.4e-05 2048 175 2550 209920 58.1529 27.9446 877.149 825.545 1788.95 1789.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 540 0.000512 2048 110 1450 25600 2.8672 3.43645 52.6186 132.074 191.067 191.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 440 3.2e-05 512 140 300 102400 71.0766 13.158 33.5072 412.783 530.773 530.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 0.000128 2048 225 3100 96000 25.3563 14.3176 453.919 413.478 907.201 907.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 0.000256 4096 50 250 75600 13.9551 43.2768 417.401 474.681 474.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 710 6.4e-05 2048 175 2550 211200 58.0367 28.0023 847.708 825.732 1759.64 1759.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 540 0.000512 2048 110 1450 25600 2.87347 3.44678 50.7563 133.369 190.518 190.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 440 3.2e-05 512 140 300 143360 68.0159 13.342 51.6246 417.752 550.98 551.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 770 0.000128 2048 225 3120 100608 25.3341 14.3772 734.099 419.074 1193.02 1193.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 0.000256 4096 50 240 76416 13.9796 65.3153 419.187 498.524 498.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 710 6.4e-05 2048 175 2580 216576 58.3582 28.2916 1363.75 837.913 2288.47 2288.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 540 0.000512 2048 110 1500 25600 2.88554 3.49242 79.8219 135.089 221.36 221.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 440 3.2e-05 512 140 300 139264 68.3993 13.3448 50.1804 418.111 550.284 550.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 770 0.000128 2048 225 3120 100352 25.4081 14.342 481.322 419.494 940.701 940.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 0.000256 4096 50 240 76352 13.9643 43.4748 419.275 476.756 476.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 710 6.4e-05 2048 175 2580 216064 58.4523 28.3771 892.2 838.672 1817.86 1818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 540 0.000512 2048 110 1500 25472 2.88125 3.48432 52.4668 134.865 193.77 193.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 440 3.2e-05 512 140 300 135168 67.8442 13.142 48.8375 412.245 542.316 542.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 770 0.000128 2048 225 3120 99840 25.3973 14.342 387.959 418.533 846.365 846.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1450 0.000256 4096 50 240 76320 13.9743 113.855 418.869 546.745 546.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 710 6.4e-05 2048 175 2580 215040 58.5629 28.4193 718.168 836.582 1641.9 1642.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 540 0.000512 2048 110 1500 25344 2.86925 3.47926 42.4646 134.252 183.136 183.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 440 3.2e-05 512 140 300 131072 69.301 13.3424 47.2428 418.066 548.202 548.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 770 0.000128 2048 225 3120 99328 25.4426 14.3327 334.155 418.204 792.265 792.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1450 0.000256 4096 50 240 76288 13.9735 113.855 419.19 547.063 547.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 710 6.4e-05 2048 175 2580 215040 58.4334 28.3084 623.341 835.916 1546.16 1546.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 540 0.000512 2048 110 1500 25344 2.89539 3.50214 36.9298 134.63 178.03 178.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 440 3.2e-05 512 140 300 143360 68.2763 13.394 70.6665 419.468 572.053 572.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 0.000128 2048 225 3120 100480 25.4804 14.5215 1015.99 419.431 1475.56 1475.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 0.000256 4096 50 240 76400 13.9804 89.0569 419.403 522.483 522.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 710 6.4e-05 2048 175 2580 216320 58.6425 28.3977 1885.09 838.717 2811.01 2811.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 540 0.000512 2048 110 1500 25600 2.89382 3.47251 111.122 135.461 253.02 253.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 440 3.2e-05 512 140 300 143360 68.2299 13.3898 72.3936 419.082 573.333 573.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 0.000128 2048 225 3120 100480 25.3901 14.4629 632.306 419.089 1091.38 1091.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 0.000256 4096 50 240 76320 13.9854 56.1236 418.734 488.885 488.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 710 6.4e-05 2048 175 2580 216320 58.4682 28.3691 1171.39 837.831 2096.22 2096.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 540 0.000512 2048 110 1500 25440 2.88563 3.46304 68.6704 134.606 209.714 209.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 440 3.2e-05 512 140 300 122880 68.9984 13.1744 59.3796 412.637 554.445 554.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 770 0.000128 2048 225 3120 99840 25.3629 14.3543 512.328 417.972 970.148 970.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 0.000256 4096 50 240 76320 13.97 45.7724 419.392 479.177 479.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 710 6.4e-05 2048 175 2580 215040 58.5416 28.3023 950.552 835.353 1872.92 1873.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 540 0.000512 2048 110 1500 25440 2.89997 3.47475 56.0553 135.611 198.135 198.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 440 3.2e-05 512 140 300 122880 68.8407 13.142 63.2985 412.573 558.102 558.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 770 0.000128 2048 225 3120 98560 25.2967 14.3176 428.92 416.21 884.89 885.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 0.000256 4096 50 240 76160 13.9751 38.3099 418.68 471.009 471.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 710 6.4e-05 2048 175 2580 215040 58.6227 28.3585 805.4 838.708 1731.26 1731.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 540 0.000512 2048 110 1500 25280 2.87197 3.47987 47.509 134.474 188.405 188.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 440 3.2e-05 512 140 300 141312 67.9263 13.31 60.8113 416.325 558.621 558.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 0.000128 2048 225 3120 100224 25.3912 14.3667 928.43 418.402 1386.72 1386.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 0.000256 4096 50 240 76416 13.9848 81.5882 419.188 514.804 514.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 710 6.4e-05 2048 175 2580 215808 58.5095 28.3061 1726.54 836.448 2649.97 2650.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 540 0.000512 2048 110 1500 25632 2.88874 3.47546 102.19 135.279 243.903 243.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 440 3.2e-05 512 140 300 135168 67.7493 13.1455 54.9427 412.239 548.325 548.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 0.000128 2048 225 3120 99840 25.395 14.338 581.567 418.487 1039.92 1040.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 0.000256 4096 50 240 76320 13.9708 51.2428 418.863 484.122 484.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 710 6.4e-05 2048 175 2580 215040 58.5984 28.2928 1080.26 836.558 2003.88 2004.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 540 0.000512 2048 110 1500 25344 2.87382 3.45878 63.5104 135.299 205.215 205.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 440 3.2e-05 512 140 300 129024 67.6032 13.0623 53.2446 408.219 542.376 542.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 0.000128 2048 225 3120 99072 25.4284 14.3718 474.818 417.657 932.405 932.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 0.000256 4096 50 240 76320 13.9899 42.9302 419.197 476.159 476.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 710 6.4e-05 2048 175 2580 214272 58.5764 28.3003 883.553 834.774 1805.36 1805.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 540 0.000512 2048 110 1500 25344 2.8865 3.47363 51.9039 135.76 194.096 194.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 440 3.2e-05 512 140 300 122880 68.8722 13.1482 52.955 412.696 547.923 548.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 0.000128 2048 225 3120 98304 25.396 14.4346 425.658 417.09 882.71 882.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 0.000256 4096 50 240 76224 13.9746 38.8813 419.271 472.174 472.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 710 6.4e-05 2048 175 2580 211968 58.6989 28.1764 790.226 833.68 1710.94 1711.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 540 0.000512 2048 110 1500 25344 2.88682 3.46541 47.14 135.274 188.856 188.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 440 3.2e-05 512 140 300 122880 68.8707 13.1588 53.3973 412.404 548.07 548.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 770 0.000128 2048 225 3120 99840 25.3593 14.3528 374.449 417.914 832.207 832.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 0.000256 4096 50 240 76080 13.9701 33.0998 418.425 465.538 465.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 710 6.4e-05 2048 175 2580 215040 58.4466 28.3341 693.961 835.074 1615.97 1616.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 540 0.000512 2048 110 1500 24960 2.85942 3.41606 40.1226 133.43 179.919 179.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 440 3.2e-05 512 140 300 143360 68.1615 13.3898 37.7206 418.744 538.263 538.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 0.000128 2048 225 3120 100352 25.45 14.4303 887.2 418.738 1345.95 1346.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 0.000256 4096 50 240 76384 13.9839 78.6357 419.356 512.018 512.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 710 6.4e-05 2048 175 2580 215936 58.6286 28.3443 1646.59 837.178 2570.91 2571.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 540 0.000512 2048 110 1500 25536 2.90109 3.47456 97.2131 136.434 240.093 240.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 440 3.2e-05 512 140 300 129024 68.6808 13.2 48.8152 413.973 544.92 545.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 0.000128 2048 225 3120 100352 25.3645 14.3747 566.728 418.894 1025.49 1025.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 0.000256 4096 50 240 76272 13.9776 50.9055 419.051 483.976 484.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 710 6.4e-05 2048 175 2580 215040 58.6794 28.3361 1044.33 837.318 1968.83 1968.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 540 0.000512 2048 110 1500 25312 2.87389 3.46112 61.4293 135.984 203.821 203.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 440 3.2e-05 512 140 300 129024 69.6876 13.3906 49.0655 418.813 551.2 551.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 0.000128 2048 225 3120 99456 25.5547 14.4759 469.953 419.076 929.193 929.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 0.000256 4096 50 240 76272 13.9848 42.3035 419.346 475.677 475.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 710 6.4e-05 2048 175 2580 215040 58.819 28.4341 874.478 837.458 1799.35 1799.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 540 0.000512 2048 110 1500 25200 2.8801 3.45034 51.3729 134.182 191.957 192.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 440 3.2e-05 512 140 300 114688 68.3327 13.0438 42.7561 404.389 528.772 528.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 0.000128 2048 225 3120 100352 25.3644 14.3299 416.41 419.153 875.392 875.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 0.000256 4096 50 240 76160 13.9841 36.6823 419.013 469.723 469.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 710 6.4e-05 2048 175 2580 215040 58.6091 28.3484 768.802 837.547 1693.47 1693.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 540 0.000512 2048 110 1500 25088 2.864 3.4481 45.2492 134.236 185.871 185.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 440 3.2e-05 512 140 300 107520 70.0418 13.0847 40.2372 409.279 532.886 533.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 0.000128 2048 225 3120 98560 25.3659 14.3298 362.337 415.734 817.9 818.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 0.000256 4096 50 240 76160 13.9754 32.8049 419.357 466.182 466.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 710 6.4e-05 2048 175 2580 210560 58.7762 28.0877 665.594 830.571 1583.19 1583.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 540 0.000512 2048 110 1500 25200 2.88365 3.46522 40.0878 134.843 181.352 181.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 440 3.2e-05 512 140 300 139264 68.3717 13.353 34.9916 417.773 534.732 534.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 0.000128 2048 225 3120 100352 25.4133 14.363 834.404 419.195 1293.51 1293.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 0.000256 4096 50 240 76352 13.9674 74.9198 418.93 507.859 507.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 710 6.4e-05 2048 175 2580 216064 58.4717 28.3115 1553.54 838.019 2478.5 2478.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 540 0.000512 2048 110 1500 25472 2.88307 3.46838 92.1635 135.411 234.001 234.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 440 3.2e-05 512 140 300 131072 69.229 13.3494 22.6988 418.276 523.802 523.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 0.000128 2048 225 3120 99328 25.4429 14.3727 558.607 418.24 1016.79 1016.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 0.000256 4096 50 240 76288 13.9781 51.9128 419.214 485.151 485.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 710 6.4e-05 2048 175 2580 215040 58.4284 28.3503 1045.21 835.991 1968.15 1968.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 540 0.000512 2048 110 1500 25344 2.89299 3.48518 62.4646 134.644 203.561 203.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 440 3.2e-05 512 140 300 122880 68.834 13.1493 18.4291 412.698 513.363 513.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 0.000128 2048 225 3120 98304 25.4016 14.3415 459.879 417.081 916.839 916.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 0.000256 4096 50 240 76224 13.9736 43.3848 419.277 476.678 476.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 710 6.4e-05 2048 175 2580 211968 58.6958 28.2007 856.647 833.526 1777.23 1777.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 540 0.000512 2048 110 1500 25344 2.88733 3.47325 52.0423 134.221 192.699 192.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 440 3.2e-05 512 140 300 131072 69.2625 13.3432 44.1435 417.849 544.841 545.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 0.000128 2048 225 3120 98304 25.5223 14.3943 420.574 418.208 878.832 878.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 0.000256 4096 50 240 76032 13.9749 40.3332 418.151 472.504 472.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 710 6.4e-05 2048 175 2580 212992 58.7826 28.2481 789.728 835.63 1712.55 1712.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 540 0.000512 2048 110 1500 24576 2.85808 3.4304 47.4916 133.57 187.423 187.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 440 3.2e-05 512 140 300 122880 68.9954 13.1412 42.3855 412.305 537.072 537.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 0.000128 2048 225 3120 97280 25.174 14.4389 381.6 412.832 834.174 834.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 0.000256 4096 50 240 75840 13.9533 35.8837 417.406 467.289 467.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 710 6.4e-05 2048 175 2580 209920 58.1909 27.9101 711.26 824.638 1622.16 1622.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 540 0.000512 2048 110 1500 24960 2.86576 3.44064 44.0225 133.698 184.101 184.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 440 3.2e-05 512 140 320 135168 68.809 13.3392 49.5901 418.03 550.03 550.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 770 0.000128 2048 225 3136 101120 25.2709 14.5116 729.998 419.359 1189.28 1189.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 0.000256 4096 50 256 76320 13.9859 68.6572 419.546 502.234 502.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 710 6.4e-05 2048 175 2560 214016 58.8034 28.4406 1318.01 838.89 2244.32 2244.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 540 0.000512 2048 110 1472 25984 2.88531 3.49962 78.3137 135.083 219.858 219.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 440 3.2e-05 512 140 320 131072 69.2591 13.3468 48.0554 418.139 549.042 549.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 770 0.000128 2048 225 3136 100864 25.3307 14.3426 468.201 419.488 927.493 927.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 0.000256 4096 50 256 76288 13.9903 45.0783 419.514 478.626 478.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 710 6.4e-05 2048 175 2560 214016 58.8357 28.3671 846.667 838.66 1772.69 1772.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 540 0.000512 2048 110 1472 25856 2.88336 3.48662 50.036 135.346 191.826 191.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 440 3.2e-05 512 140 320 122880 68.9336 13.142 45.2428 412.625 540.196 540.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 770 0.000128 2048 225 3136 100608 25.2768 14.3468 385.778 418.896 844.425 844.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1450 0.000256 4096 50 256 76224 13.9755 120.585 419.344 553.948 554.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 710 6.4e-05 2048 175 2560 213504 58.8135 28.2747 697.698 837.373 1622.33 1622.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 540 0.000512 2048 110 1472 25728 2.87366 3.47104 41.6761 134.659 182.752 182.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 440 3.2e-05 512 140 320 131072 69.3035 13.3427 48.0916 417.777 548.759 548.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 770 0.000128 2048 225 3136 100352 25.296 14.3659 332.185 417.903 789.885 789.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1450 0.000256 4096 50 256 76160 13.9817 120.258 418.787 553.072 553.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 710 6.4e-05 2048 175 2560 212992 58.7562 28.243 602.159 835.323 1524.64 1524.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 540 0.000512 2048 110 1472 25856 2.88973 3.50442 36.0484 135.152 177.669 177.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 440 3.2e-05 512 140 320 138240 68.822 13.4009 68.7437 419.079 570.294 570.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 0.000128 2048 225 3136 101120 25.3973 14.3685 987.086 419.036 1446.03 1446.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 0.000256 4096 50 256 76280 13.9817 91.6171 418.958 524.602 524.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 710 6.4e-05 2048 175 2560 214400 58.9575 28.3946 1784.04 837.823 2709.38 2709.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 540 0.000512 2048 110 1472 26000 2.89331 3.47315 105.87 134.896 247.206 247.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 440 3.2e-05 512 140 320 133120 69.3438 13.3917 68.1657 419.486 570.636 570.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 0.000128 2048 225 3136 101120 25.3196 14.3556 603.472 419.532 1062.81 1062.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 0.000256 4096 50 256 76240 13.9732 56.4675 419.337 489.822 489.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 710 6.4e-05 2048 175 2560 213760 59.0034 28.3772 1086.05 838.709 2012.3 2012.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 540 0.000512 2048 110 1472 25920 2.88592 3.46931 64.7845 134.252 205.478 205.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 440 3.2e-05 512 140 320 122880 68.9776 13.1745 59.8279 412.601 554.82 555.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 770 0.000128 2048 225 3136 99840 25.3939 14.3654 492.523 417.875 950.294 950.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 0.000256 4096 50 256 76200 13.9792 46.6964 419.296 480.016 480.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 710 6.4e-05 2048 175 2560 213120 58.9248 28.4505 894.673 835.257 1817.47 1817.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 540 0.000512 2048 110 1472 25920 2.89251 3.47059 53.6994 135.16 195.309 195.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 440 3.2e-05 512 140 320 122880 68.8171 13.142 64.1515 412.342 558.7 558.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 770 0.000128 2048 225 3136 99840 25.1432 14.3051 423.092 415.974 878.645 878.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 0.000256 4096 50 256 76160 13.9741 39.5862 419.004 472.607 472.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 710 6.4e-05 2048 175 2560 212480 59.0284 28.3361 765.71 838.242 1691.48 1691.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 540 0.000512 2048 110 1472 25600 2.87421 3.47798 45.6999 135.017 187.14 187.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 440 3.2e-05 512 140 320 128000 68.5527 13.1688 68.7502 412.696 563.414 563.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 770 0.000128 2048 225 3136 99200 25.4324 14.3667 383.515 417.278 840.729 840.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 0.000256 4096 50 256 76000 13.9741 36.8627 418.695 469.576 469.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 710 6.4e-05 2048 175 2560 211200 59.1427 28.3341 695.698 833.908 1617.25 1617.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 540 0.000512 2048 110 1472 25600 2.89504 3.4848 41.743 133.862 182.061 182.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 440 3.2e-05 512 140 320 135168 68.4893 13.3149 58.8037 416.718 557.574 557.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 0.000128 2048 225 3136 100992 25.2588 14.3545 907.741 418.753 1366.24 1366.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 0.000256 4096 50 256 76272 13.9829 84.1235 419.406 517.555 517.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 710 6.4e-05 2048 175 2560 213504 58.8765 28.3566 1638.23 837.337 2562.97 2563.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 540 0.000512 2048 110 1472 26016 2.88794 3.47248 97.6722 135.017 239.122 239.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 440 3.2e-05 512 140 320 122880 68.8742 13.14 51.0778 412.69 546.037 546.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 0.000128 2048 225 3136 100608 25.2877 14.3379 565.482 418.799 1024.04 1024.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 0.000256 4096 50 256 76224 13.9756 52.4793 419.257 485.756 485.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 710 6.4e-05 2048 175 2560 213504 58.8053 28.2677 1025.67 837.202 1950.12 1950.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 540 0.000512 2048 110 1472 25728 2.87334 3.45728 60.0806 133.862 200.347 200.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 440 3.2e-05 512 140 320 110592 69.4006 13.0604 46.3827 408.178 537.276 537.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 0.000128 2048 225 3136 100224 25.2809 14.463 463.934 417.577 921.39 921.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 0.000256 4096 50 256 76176 13.9737 44.1213 418.934 477.071 477.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 710 6.4e-05 2048 175 2560 211968 59.0059 28.292 835.961 834.616 1758.05 1758.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 540 0.000512 2048 110 1472 25920 2.88768 3.47395 50.0054 134.136 190.578 190.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 440 3.2e-05 512 140 320 122880 68.9048 13.1408 53.9124 412.248 548.449 548.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 0.000128 2048 225 3136 99840 25.2519 14.334 411.908 416.623 868.252 868.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 0.000256 4096 50 256 76032 13.9754 39.508 418.371 471.897 471.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 710 6.4e-05 2048 175 2560 211968 58.6858 28.2785 743.789 832.651 1663.57 1663.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 540 0.000512 2048 110 1472 25728 2.88256 3.47379 44.5239 133.65 184.621 184.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 440 3.2e-05 512 140 320 122880 68.9523 13.1573 54.1456 412.686 549.194 549.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 770 0.000128 2048 225 3136 99840 25.3888 14.3963 362.024 418.201 820.145 820.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 0.000256 4096 50 256 76080 13.9753 33.9831 419.297 467.299 467.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 710 6.4e-05 2048 175 2560 211200 59.1294 28.3377 650.989 835.636 1574.41 1574.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 540 0.000512 2048 110 1472 25440 2.86314 3.42342 38.6654 133.043 178.08 178.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 440 3.2e-05 512 140 320 136192 68.8894 13.3918 36.237 418.749 537.511 537.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 0.000128 2048 225 3136 100800 25.3727 14.4219 853.304 418.674 1311.91 1312.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 0.000256 4096 50 256 76272 13.9899 79.9683 419.284 513.287 513.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 710 6.4e-05 2048 175 2560 213248 59.1347 28.3259 1536.08 837.056 2460.76 2460.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 540 0.000512 2048 110 1472 25984 2.90202 3.48134 91.5079 135.331 233.297 233.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 440 3.2e-05 512 140 320 129024 68.5732 13.2038 49.2277 417.682 548.936 549.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 0.000128 2048 225 3136 100352 25.3604 14.3892 538.094 422.633 1000.61 1000.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 0.000256 4096 50 256 76160 13.9764 50.5242 422.787 487.331 487.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 710 6.4e-05 2048 175 2560 213248 58.9952 28.3214 974.781 844.83 1907.1 1907.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 540 0.000512 2048 110 1472 25760 2.87619 3.45498 57.7059 134.795 198.903 198.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 440 3.2e-05 512 140 320 129024 69.7015 13.3878 49.5406 418.861 551.733 551.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 0.000128 2048 225 3136 100800 25.4088 14.3844 456.917 419.077 915.917 916.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 0.000256 4096 50 256 76104 13.983 43.1452 419.082 476.255 476.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 710 6.4e-05 2048 175 2560 212352 59.2937 28.3832 821.553 837.569 1746.96 1747.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 540 0.000512 2048 110 1472 25536 2.88358 3.44512 48.561 133.73 188.694 188.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 440 3.2e-05 512 140 320 114688 68.4651 13.0478 43.6338 404.081 529.48 529.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 0.000128 2048 225 3136 100352 25.3525 14.3708 401.092 418.827 859.776 859.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 0.000256 4096 50 256 75936 13.972 37.5611 418.085 469.662 469.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 710 6.4e-05 2048 175 2560 211456 59.1548 28.2801 720.038 836.938 1644.57 1644.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 540 0.000512 2048 110 1472 25536 2.86934 3.44285 42.7972 133.62 182.801 182.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 440 3.2e-05 512 140 320 107520 70.113 13.0903 40.8409 409.269 533.565 533.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 0.000128 2048 225 3136 98560 25.3892 14.3392 348.058 415.725 803.642 803.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 0.000256 4096 50 256 75880 13.9831 33.6301 418.435 466.091 466.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 710 6.4e-05 2048 175 2560 210560 58.7914 28.2767 634.53 830.554 1552.31 1552.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 540 0.000512 2048 110 1472 25200 2.88925 3.47069 38.0047 134.373 178.81 178.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 440 3.2e-05 512 140 320 131072 69.2132 13.3518 34.883 418.086 535.777 535.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 0.000128 2048 225 3136 100864 25.3527 14.3556 833.568 419.478 1292.89 1293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 0.000256 4096 50 256 76288 13.9837 79.0091 419.503 512.537 512.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 710 6.4e-05 2048 175 2560 214016 58.8486 28.3492 1511.85 838.634 2437.85 2437.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 540 0.000512 2048 110 1472 25856 2.8847 3.46656 90.2487 135.991 232.665 232.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 440 3.2e-05 512 140 320 131072 69.2259 13.345 23.772 417.651 524.242 524.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 0.000128 2048 225 3136 100352 25.2869 14.3568 552.829 417.791 1010.4 1010.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 0.000256 4096 50 256 76160 13.9776 53.5491 418.673 486.243 486.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 710 6.4e-05 2048 175 2560 212992 58.7478 28.2963 1004.72 835.082 1927.01 1927.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 540 0.000512 2048 110 1472 25856 2.89443 3.47955 60.8274 134.071 201.344 201.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 440 3.2e-05 512 140 320 122880 68.8553 13.1521 18.9315 412.305 513.493 513.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 0.000128 2048 225 3136 99840 25.2546 14.3518 455.707 416.693 912.141 912.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 0.000256 4096 50 256 76032 13.9858 45.1811 418.434 477.65 477.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 710 6.4e-05 2048 175 2560 211968 58.7017 28.1695 828.095 832.735 1747.87 1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 540 0.000512 2048 110 1472 25728 2.88576 3.46557 50.4137 133.663 190.5 190.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 440 3.2e-05 512 140 320 131072 69.2676 13.3458 45.3365 418.274 546.474 546.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 0.000128 2048 225 3136 100352 25.3254 14.3484 417.025 418.63 875.461 875.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 0.000256 4096 50 256 76032 13.9827 41.8056 419.174 475.006 475.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 710 6.4e-05 2048 175 2560 212992 58.7639 28.2668 761.48 836.615 1685.29 1685.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 540 0.000512 2048 110 1472 25088 2.8649 3.43162 45.8069 133.213 185.389 185.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 440 3.2e-05 512 140 320 122880 68.9117 13.1479 43.1268 412.775 538.215 538.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 0.000128 2048 225 3136 97280 25.1808 14.2689 376.983 413.303 829.867 829.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 0.000256 4096 50 256 75840 13.9725 37.5606 418.626 470.2 470.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 710 6.4e-05 2048 175 2560 204800 58.9916 28.0197 676.346 825.599 1589.12 1589.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 540 0.000512 2048 110 1472 24960 2.86858 3.43654 42.1987 132.313 180.887 180.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 440 3.2e-05 512 140 320 98304 68.2924 12.8287 34.7289 395.866 511.965 512.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 0.000128 2048 225 3136 98304 25.0952 14.2582 356.189 412.984 808.665 808.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 0.000256 4096 50 256 75648 13.9598 36.6538 417.299 467.957 468.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 710 6.4e-05 2048 175 2560 208896 58.3692 28.1426 646.597 824.8 1558.07 1558.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 540 0.000512 2048 110 1472 25344 2.8689 3.44451 40.3331 132.36 179.079 179.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 440 3.2e-05 512 140 300 114688 68.5616 13.054 41.9981 404.475 528.332 528.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 770 0.000128 2048 225 3120 100352 25.3696 14.346 281.954 419.221 741.029 741.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1450 0.000256 4096 50 240 76160 13.9848 113.098 419.094 546.223 546.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 710 6.4e-05 2048 175 2580 215040 58.5853 28.306 519.374 837.707 1444.13 1444.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 540 0.000512 2048 110 1500 25088 2.88086 3.46317 115.632 134.037 256.091 256.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 440 3.2e-05 512 140 320 114688 68.7369 13.0458 42.9931 404.502 529.525 529.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 770 0.000128 2048 225 3136 100352 25.3485 14.3408 276.147 419.269 735.235 735.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1450 0.000256 4096 50 256 75936 13.9799 120.129 418.491 552.645 552.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 710 6.4e-05 2048 175 2560 211456 59.15 28.326 496.238 837.701 1421.58 1421.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 540 0.000512 2048 110 1472 25536 2.87949 3.46742 112.629 133.578 252.627 252.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 440 3.2e-05 512 140 300 107520 70.0356 13.0849 36.9582 409.297 529.626 529.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 770 0.000128 2048 225 3100 98560 25.3666 14.4282 277.789 415.717 733.429 733.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1450 0.000256 4096 50 250 75880 13.977 117.661 418.212 549.895 549.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 710 6.4e-05 2048 175 2550 210560 58.7761 28.1026 503.487 830.537 1421.06 1421.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 540 0.000512 2048 110 1450 25760 2.89824 3.49008 118.402 133.096 257.962 258.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 440 3.2e-05 512 140 336 107520 70.3002 13.0862 42.4267 408.868 534.927 535.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 770 0.000128 2048 225 3120 98560 25.4002 14.3606 276.271 415.313 731.473 731.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1450 0.000256 4096 50 240 76160 13.9763 114.551 418.945 547.518 547.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 710 6.4e-05 2048 175 2592 210560 58.7858 28.1675 508.949 829.727 1425.79 1425.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 540 0.000512 2048 110 1488 25200 2.89994 3.48416 134.392 133.951 274.8 274.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 440 3.2e-05 512 140 320 196608 63.3546 13.3497 70.2356 418.102 565.29 565.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 770 0.000128 2048 225 3104 101376 25.1759 14.3526 322.317 418.237 780.215 780.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1450 0.000256 4096 50 256 76160 13.9814 118.647 419.127 551.798 551.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 710 6.4e-05 2048 175 2560 215040 58.4348 28.2479 587.141 835.994 1509.98 1510.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 540 0.000512 2048 110 1472 25856 2.90269 3.50122 131.478 134.455 272.41 272.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 440 3.2e-05 512 140 320 184320 63.2214 13.1479 94.5054 412.475 583.6 583.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 770 0.000128 2048 225 3104 96000 25.3563 14.2623 466.117 413.356 919.232 919.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1450 0.000256 4096 50 256 75840 13.9779 169.788 418.914 602.725 602.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 710 6.4e-05 2048 175 2560 207360 58.6117 27.9229 864.202 825.199 1776.11 1776.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 540 0.000512 2048 110 1472 24960 2.86944 3.47571 167.665 132.667 306.75 306.817
