Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 16:03:54 2020
| Host         : DESKTOP-TG4M2U6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_Demo_timing_summary_routed.rpt -pb UART_Demo_timing_summary_routed.pb -rpx UART_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.988     -183.801                      8                  235        0.143        0.000                      0                  235        4.500        0.000                       0                   142  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -22.988     -183.801                      8                  235        0.143        0.000                      0                  235        4.500        0.000                       0                   142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack      -22.988ns,  Total Violation     -183.801ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.988ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.850ns  (logic 16.018ns (48.762%)  route 16.832ns (51.238%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.365    37.699    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X23Y28         LUT5 (Prop_lut5_I1_O)        0.373    38.072 r  UART0/UART0/data_i[6]_i_1/O
                         net (fo=1, routed)           0.000    38.072    UART0/UART0/UART_Tx0/data_i_reg[7]_0[6]
    SLICE_X23Y28         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.490    14.828    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X23Y28         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[6]/C
                         clock pessimism              0.259    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.032    15.084    UART0/UART0/UART_Tx0/data_i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -38.072    
  -------------------------------------------------------------------
                         slack                                -22.988    

Slack (VIOLATED) :        -22.988ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.848ns  (logic 16.018ns (48.764%)  route 16.830ns (51.236%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.364    37.698    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X25Y29         LUT5 (Prop_lut5_I1_O)        0.373    38.071 r  UART0/UART0/data_i[5]_i_1/O
                         net (fo=1, routed)           0.000    38.071    UART0/UART0/UART_Tx0/data_i_reg[7]_0[5]
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.492    14.830    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[5]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y29         FDCE (Setup_fdce_C_D)        0.029    15.083    UART0/UART0/UART_Tx0/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -38.071    
  -------------------------------------------------------------------
                         slack                                -22.988    

Slack (VIOLATED) :        -22.984ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.845ns  (logic 16.018ns (48.769%)  route 16.827ns (51.231%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.360    37.694    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X23Y28         LUT5 (Prop_lut5_I1_O)        0.373    38.067 r  UART0/UART0/data_i[4]_i_1/O
                         net (fo=1, routed)           0.000    38.067    UART0/UART0/UART_Tx0/data_i_reg[7]_0[4]
    SLICE_X23Y28         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.490    14.828    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X23Y28         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[4]/C
                         clock pessimism              0.259    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X23Y28         FDCE (Setup_fdce_C_D)        0.031    15.083    UART0/UART0/UART_Tx0/data_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -38.067    
  -------------------------------------------------------------------
                         slack                                -22.984    

Slack (VIOLATED) :        -22.983ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.845ns  (logic 16.018ns (48.768%)  route 16.827ns (51.232%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.361    37.695    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X25Y29         LUT5 (Prop_lut5_I1_O)        0.373    38.068 r  UART0/UART0/data_i[1]_i_1/O
                         net (fo=1, routed)           0.000    38.068    UART0/UART0/UART_Tx0/data_i_reg[7]_0[1]
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.492    14.830    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[1]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y29         FDCE (Setup_fdce_C_D)        0.031    15.085    UART0/UART0/UART_Tx0/data_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -38.068    
  -------------------------------------------------------------------
                         slack                                -22.983    

Slack (VIOLATED) :        -22.975ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.838ns  (logic 16.018ns (48.779%)  route 16.820ns (51.221%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.354    37.688    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X25Y29         LUT5 (Prop_lut5_I1_O)        0.373    38.061 r  UART0/UART0/data_i[0]_i_1/O
                         net (fo=1, routed)           0.000    38.061    UART0/UART0/UART_Tx0/data_i_reg[7]_0[0]
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.492    14.830    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[0]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y29         FDCE (Setup_fdce_C_D)        0.032    15.086    UART0/UART0/UART_Tx0/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -38.061    
  -------------------------------------------------------------------
                         slack                                -22.975    

Slack (VIOLATED) :        -22.971ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.833ns  (logic 16.018ns (48.786%)  route 16.815ns (51.214%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.349    37.683    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X25Y29         LUT5 (Prop_lut5_I1_O)        0.373    38.056 r  UART0/UART0/data_i[7]_i_1/O
                         net (fo=1, routed)           0.000    38.056    UART0/UART0/UART_Tx0/data_i_reg[7]_0[7]
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.492    14.830    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X25Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[7]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y29         FDCE (Setup_fdce_C_D)        0.031    15.085    UART0/UART0/UART_Tx0/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -38.056    
  -------------------------------------------------------------------
                         slack                                -22.971    

Slack (VIOLATED) :        -22.967ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.829ns  (logic 16.018ns (48.792%)  route 16.811ns (51.208%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.345    37.679    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X25Y30         LUT5 (Prop_lut5_I1_O)        0.373    38.052 r  UART0/UART0/data_i[2]_i_1/O
                         net (fo=1, routed)           0.000    38.052    UART0/UART0/UART_Tx0/data_i_reg[7]_0[2]
    SLICE_X25Y30         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.492    14.830    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X25Y30         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[2]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X25Y30         FDCE (Setup_fdce_C_D)        0.031    15.085    UART0/UART0/UART_Tx0/data_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -38.052    
  -------------------------------------------------------------------
                         slack                                -22.967    

Slack (VIOLATED) :        -22.944ns  (required time - arrival time)
  Source:                 UART0/UART0/o_pulse2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        32.856ns  (logic 16.018ns (48.752%)  route 16.838ns (51.248%))
  Logic Levels:           37  (CARRY4=13 DSP48E1=1 LUT3=5 LUT4=1 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.706     5.222    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[21])
                                                      4.009     9.231 r  UART0/UART0/o_pulse2/P[21]
                         net (fo=6, routed)           1.177    10.409    UART0/UART0/o_pulse2_n_84
    SLICE_X29Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.533 r  UART0/UART0/o_pulse0_i_20/O
                         net (fo=2, routed)           0.682    11.214    UART0/UART0/o_pulse0_i_20_n_0
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    11.338 r  UART0/UART0/o_pulse0_i_4/O
                         net (fo=7, routed)           0.615    11.954    UART0/UART0/A[15]
    SLICE_X31Y17         LUT6 (Prop_lut6_I5_O)        0.124    12.078 r  UART0/UART0/o_pulse0_i_5/O
                         net (fo=7, routed)           0.827    12.905    UART0/UART0/A[14]
    SLICE_X31Y18         LUT6 (Prop_lut6_I5_O)        0.124    13.029 r  UART0/UART0/o_pulse0_i_6/O
                         net (fo=7, routed)           0.440    13.469    UART0/UART0/A[13]
    SLICE_X33Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.593 r  UART0/UART0/o_pulse0_i_32/O
                         net (fo=2, routed)           0.645    14.238    UART0/UART0/o_pulse0_i_32_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.362 r  UART0/UART0/o_pulse0_i_8/O
                         net (fo=7, routed)           0.835    15.197    UART0/UART0/A[11]
    SLICE_X32Y17         LUT6 (Prop_lut6_I5_O)        0.124    15.321 r  UART0/UART0/o_pulse0_i_9/O
                         net (fo=7, routed)           0.601    15.922    UART0/UART0/A[10]
    SLICE_X34Y18         LUT6 (Prop_lut6_I1_O)        0.124    16.046 r  UART0/UART0/o_pulse0_i_43/O
                         net (fo=1, routed)           0.518    16.564    UART0/UART0/o_pulse0_i_43_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I4_O)        0.124    16.688 r  UART0/UART0/o_pulse0_i_11/O
                         net (fo=7, routed)           0.616    17.304    UART0/UART0/A[8]
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.124    17.428 r  UART0/UART0/o_pulse0_i_49/O
                         net (fo=1, routed)           0.452    17.881    UART0/UART0/o_pulse0_i_49_n_0
    SLICE_X35Y20         LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  UART0/UART0/o_pulse0_i_13/O
                         net (fo=7, routed)           0.442    18.446    UART0/UART0/A[6]
    SLICE_X33Y20         LUT5 (Prop_lut5_I3_O)        0.124    18.570 r  UART0/UART0/o_pulse0_i_54/O
                         net (fo=1, routed)           0.582    19.152    UART0/UART0/o_pulse0_i_54_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I3_O)        0.124    19.276 r  UART0/UART0/o_pulse0_i_15/O
                         net (fo=7, routed)           0.489    19.766    UART0/UART0/A[4]
    SLICE_X32Y21         LUT5 (Prop_lut5_I3_O)        0.124    19.890 r  UART0/UART0/o_pulse0_i_60/O
                         net (fo=1, routed)           0.444    20.334    UART0/UART0/o_pulse0_i_60_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    20.458 r  UART0/UART0/o_pulse0_i_17/O
                         net (fo=5, routed)           0.673    21.131    UART0/UART0/A[2]
    SLICE_X31Y20         LUT6 (Prop_lut6_I1_O)        0.124    21.255 r  UART0/UART0/o_pulse0_i_67/O
                         net (fo=1, routed)           0.402    21.658    UART0/UART0/o_pulse0_i_67_n_0
    SLICE_X31Y20         LUT6 (Prop_lut6_I4_O)        0.124    21.782 r  UART0/UART0/o_pulse0_i_19/O
                         net (fo=1, routed)           0.396    22.177    UART0/UART0/A[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[0]_P[5])
                                                      3.841    26.018 f  UART0/UART0/o_pulse0/P[5]
                         net (fo=23, routed)          1.113    27.131    UART0/UART0/o_pulse0_n_100
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124    27.255 r  UART0/UART0/data_i[2]_i_108/O
                         net (fo=1, routed)           0.338    27.593    UART0/UART0/data_i[2]_i_108_n_0
    SLICE_X28Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    28.143 r  UART0/UART0/data_i_reg[2]_i_78/CO[3]
                         net (fo=1, routed)           0.000    28.143    UART0/UART0/data_i_reg[2]_i_78_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.260 r  UART0/UART0/data_i_reg[2]_i_60/CO[3]
                         net (fo=1, routed)           0.000    28.260    UART0/UART0/data_i_reg[2]_i_60_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.583 r  UART0/UART0/data_i_reg[2]_i_33/O[1]
                         net (fo=3, routed)           0.599    29.182    UART0/UART0/data_i_reg[2]_i_33_n_6
    SLICE_X31Y22         LUT3 (Prop_lut3_I1_O)        0.306    29.488 r  UART0/UART0/data_i[2]_i_25/O
                         net (fo=1, routed)           0.553    30.041    UART0/UART0/data_i[2]_i_25_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    30.439 r  UART0/UART0/data_i_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.439    UART0/UART0/data_i_reg[2]_i_12_n_0
    SLICE_X29Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.553 r  UART0/UART0/data_i_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.553    UART0/UART0/data_i_reg[2]_i_3_n_0
    SLICE_X29Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.667 r  UART0/UART0/data_i_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.009    30.676    UART0/UART0/data_i_reg[2]_i_2_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.010 f  UART0/UART0/data_i_reg[6]_i_2/O[1]
                         net (fo=18, routed)          0.651    31.661    UART0/UART0/data_i_reg[6]_i_2_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.303    31.964 r  UART0/UART0/data_i[7]_i_117/O
                         net (fo=1, routed)           0.780    32.743    UART0/UART0/data_i[7]_i_117_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.263 r  UART0/UART0/data_i_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000    33.263    UART0/UART0/data_i_reg[7]_i_90_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.586 r  UART0/UART0/data_i_reg[7]_i_71/O[1]
                         net (fo=3, routed)           0.494    34.081    UART0/UART0/data_i_reg[7]_i_71_n_6
    SLICE_X28Y26         LUT3 (Prop_lut3_I0_O)        0.306    34.387 r  UART0/UART0/data_i[7]_i_40/O
                         net (fo=1, routed)           0.509    34.895    UART0/UART0/data_i[7]_i_40_n_0
    SLICE_X26Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    35.415 r  UART0/UART0/data_i_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.415    UART0/UART0/data_i_reg[7]_i_17_n_0
    SLICE_X26Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.634 r  UART0/UART0/data_i_reg[7]_i_4/O[0]
                         net (fo=3, routed)           0.583    36.218    UART0/UART0/data_i_reg[7]_i_4_n_7
    SLICE_X25Y27         LUT4 (Prop_lut4_I2_O)        0.295    36.513 r  UART0/UART0/data_i[7]_i_35/O
                         net (fo=1, routed)           0.000    36.513    UART0/UART0/data_i[7]_i_35_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.063 r  UART0/UART0/data_i_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.063    UART0/UART0/data_i_reg[7]_i_14_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    37.334 r  UART0/UART0/data_i_reg[7]_i_3/CO[0]
                         net (fo=8, routed)           0.372    37.706    UART0/UART0/data_i_reg[7]_i_3_n_3
    SLICE_X24Y29         LUT5 (Prop_lut5_I1_O)        0.373    38.079 r  UART0/UART0/data_i[3]_i_1/O
                         net (fo=1, routed)           0.000    38.079    UART0/UART0/UART_Tx0/data_i_reg[7]_0[3]
    SLICE_X24Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.492    14.830    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X24Y29         FDCE                                         r  UART0/UART0/UART_Tx0/data_i_reg[3]/C
                         clock pessimism              0.259    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X24Y29         FDCE (Setup_fdce_C_D)        0.081    15.135    UART0/UART0/UART_Tx0/data_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                         -38.079    
  -------------------------------------------------------------------
                         slack                                -22.944    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 UART0/UART0/UART_Tx0/en_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_CLK/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.506ns (23.345%)  route 4.945ns (76.655%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.606     5.123    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X24Y27         FDCE                                         r  UART0/UART0/UART_Tx0/en_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.518     5.641 r  UART0/UART0/UART_Tx0/en_i_reg/Q
                         net (fo=47, routed)          2.714     8.355    UART0/UART0/UART_CLK/en_i
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.479 r  UART0/UART0/UART_CLK/cnt1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.479    UART0/UART0/UART_CLK/cnt1_carry_i_6__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.877 r  UART0/UART0/UART_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.877    UART0/UART0/UART_CLK/cnt1_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  UART0/UART0/UART_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    UART0/UART0/UART_CLK/cnt1_carry__0_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  UART0/UART0/UART_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.105    UART0/UART0/UART_CLK/cnt1_carry__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  UART0/UART0/UART_CLK/cnt1_carry__2/CO[3]
                         net (fo=2, routed)           1.115    10.334    UART0/UART0/UART_CLK/cnt1
    SLICE_X15Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.458 r  UART0/UART0/UART_CLK/cnt[30]_i_1/O
                         net (fo=30, routed)          1.116    11.574    UART0/UART0/UART_CLK/cnt[30]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  UART0/UART0/UART_CLK/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    14.840    UART0/UART0/UART_CLK/i_clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  UART0/UART0/UART_CLK/cnt_reg[1]/C
                         clock pessimism              0.187    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X14Y18         FDRE (Setup_fdre_C_R)       -0.524    14.468    UART0/UART0/UART_CLK/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 UART0/UART0/UART_Tx0/en_i_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_CLK/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.451ns  (logic 1.506ns (23.345%)  route 4.945ns (76.655%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.606     5.123    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X24Y27         FDCE                                         r  UART0/UART0/UART_Tx0/en_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDCE (Prop_fdce_C_Q)         0.518     5.641 r  UART0/UART0/UART_Tx0/en_i_reg/Q
                         net (fo=47, routed)          2.714     8.355    UART0/UART0/UART_CLK/en_i
    SLICE_X15Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.479 r  UART0/UART0/UART_CLK/cnt1_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.479    UART0/UART0/UART_CLK/cnt1_carry_i_6__0_n_0
    SLICE_X15Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.877 r  UART0/UART0/UART_CLK/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.877    UART0/UART0/UART_CLK/cnt1_carry_n_0
    SLICE_X15Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.991 r  UART0/UART0/UART_CLK/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.991    UART0/UART0/UART_CLK/cnt1_carry__0_n_0
    SLICE_X15Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  UART0/UART0/UART_CLK/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.105    UART0/UART0/UART_CLK/cnt1_carry__1_n_0
    SLICE_X15Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.219 r  UART0/UART0/UART_CLK/cnt1_carry__2/CO[3]
                         net (fo=2, routed)           1.115    10.334    UART0/UART0/UART_CLK/cnt1
    SLICE_X15Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.458 r  UART0/UART0/UART_CLK/cnt[30]_i_1/O
                         net (fo=30, routed)          1.116    11.574    UART0/UART0/UART_CLK/cnt[30]_i_1_n_0
    SLICE_X14Y18         FDRE                                         r  UART0/UART0/UART_CLK/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    13.247    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.338 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         1.502    14.840    UART0/UART0/UART_CLK/i_clk_IBUF_BUFG
    SLICE_X14Y18         FDRE                                         r  UART0/UART0/UART_CLK/cnt_reg[2]/C
                         clock pessimism              0.187    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X14Y18         FDRE (Setup_fdre_C_R)       -0.524    14.468    UART0/UART0/UART_CLK/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                  2.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Rx0/data_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.333%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.559     1.414    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X27Y17         FDCE                                         r  UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDCE (Prop_fdce_C_Q)         0.141     1.555 r  UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[1]/Q
                         net (fo=12, routed)          0.090     1.645    UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg_n_0_[1]
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.690 r  UART0/UART0/UART_Rx0/data_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.690    UART0/UART0/UART_Rx0/data_cnt[0]_i_1_n_0
    SLICE_X26Y17         FDCE                                         r  UART0/UART0/UART_Rx0/data_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.826     1.925    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X26Y17         FDCE                                         r  UART0/UART0/UART_Rx0/data_cnt_reg[0]/C
                         clock pessimism             -0.498     1.427    
    SLICE_X26Y17         FDCE (Hold_fdce_C_D)         0.120     1.547    UART0/UART0/UART_Rx0/data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/data_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/o_pulse2/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.203%)  route 0.199ns (54.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.561     1.416    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X28Y16         FDCE                                         r  UART0/UART0/UART_Rx0/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.164     1.580 r  UART0/UART0/UART_Rx0/data_o_reg[7]/Q
                         net (fo=2, routed)           0.199     1.779    UART0/UART0/UART_Rx0_n_0
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.917     2.017    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
                         clock pessimism             -0.497     1.520    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.066     1.586    UART0/UART0/o_pulse2
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Rx0/data_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.212ns (67.022%)  route 0.104ns (32.978%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.559     1.414    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X26Y17         FDCE                                         r  UART0/UART0/UART_Rx0/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDCE (Prop_fdce_C_Q)         0.164     1.578 r  UART0/UART0/UART_Rx0/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.104     1.682    UART0/UART0/UART_Rx0/data_cnt_reg_n_0_[0]
    SLICE_X27Y17         LUT4 (Prop_lut4_I2_O)        0.048     1.730 r  UART0/UART0/UART_Rx0/data_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.730    UART0/UART0/UART_Rx0/data_cnt[2]_i_1__0_n_0
    SLICE_X27Y17         FDCE                                         r  UART0/UART0/UART_Rx0/data_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.826     1.925    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X27Y17         FDCE                                         r  UART0/UART0/UART_Rx0/data_cnt_reg[2]/C
                         clock pessimism             -0.498     1.427    
    SLICE_X27Y17         FDCE (Hold_fdce_C_D)         0.107     1.534    UART0/UART0/UART_Rx0/data_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Tx0/send_buffer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/send_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.556     1.411    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X27Y29         FDCE                                         r  UART0/UART0/UART_Tx0/send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y29         FDCE (Prop_fdce_C_Q)         0.141     1.552 r  UART0/UART0/UART_Tx0/send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.151     1.704    UART0/UART0/UART_Tx0/send_buffer_reg_n_0_[1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.749 r  UART0/UART0/UART_Tx0/send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.749    UART0/UART0/UART_Tx0/p_1_in[0]
    SLICE_X26Y31         FDCE                                         r  UART0/UART0/UART_Tx0/send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.825     1.924    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X26Y31         FDCE                                         r  UART0/UART0/UART_Tx0/send_buffer_reg[0]/C
                         clock pessimism             -0.497     1.427    
    SLICE_X26Y31         FDCE (Hold_fdce_C_D)         0.121     1.548    UART0/UART0/UART_Tx0/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/o_pulse2/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.624%)  route 0.212ns (56.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.561     1.416    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X28Y16         FDCE                                         r  UART0/UART0/UART_Rx0/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDCE (Prop_fdce_C_Q)         0.164     1.580 r  UART0/UART0/UART_Rx0/data_o_reg[5]/Q
                         net (fo=4, routed)           0.212     1.792    UART0/UART0/UART_Rx0_n_2
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.917     2.017    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
                         clock pessimism             -0.497     1.520    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                      0.066     1.586    UART0/UART0/o_pulse2
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.559     1.414    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X26Y17         FDCE                                         r  UART0/UART0/UART_Rx0/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDCE (Prop_fdce_C_Q)         0.164     1.578 r  UART0/UART0/UART_Rx0/data_cnt_reg[0]/Q
                         net (fo=5, routed)           0.104     1.682    UART0/UART0/UART_Rx0/data_cnt_reg_n_0_[0]
    SLICE_X27Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.727 r  UART0/UART0/UART_Rx0/FSM_onehot_state_current[2]_i_2/O
                         net (fo=1, routed)           0.000     1.727    UART0/UART0/UART_Rx0/FSM_onehot_state_current[2]_i_2_n_0
    SLICE_X27Y17         FDCE                                         r  UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.826     1.925    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X27Y17         FDCE                                         r  UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[2]/C
                         clock pessimism             -0.498     1.427    
    SLICE_X27Y17         FDCE (Hold_fdce_C_D)         0.091     1.518    UART0/UART0/UART_Rx0/FSM_onehot_state_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Tx0/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/FSM_sequential_state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.557     1.412    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X26Y30         FDCE                                         r  UART0/UART0/UART_Tx0/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.148     1.560 f  UART0/UART0/UART_Tx0/data_cnt_reg[0]/Q
                         net (fo=4, routed)           0.088     1.648    UART0/UART0/UART_Tx0/data_cnt[0]
    SLICE_X26Y30         LUT6 (Prop_lut6_I2_O)        0.098     1.746 r  UART0/UART0/UART_Tx0/FSM_sequential_state_current[1]_i_2/O
                         net (fo=1, routed)           0.000     1.746    UART0/UART0/UART_Tx0/state_next[1]
    SLICE_X26Y30         FDCE                                         r  UART0/UART0/UART_Tx0/FSM_sequential_state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.824     1.923    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X26Y30         FDCE                                         r  UART0/UART0/UART_Tx0/FSM_sequential_state_current_reg[1]/C
                         clock pessimism             -0.511     1.412    
    SLICE_X26Y30         FDCE (Hold_fdce_C_D)         0.120     1.532    UART0/UART0/UART_Tx0/FSM_sequential_state_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/data_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/o_pulse2/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.482%)  route 0.222ns (57.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.417    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X28Y15         FDCE                                         r  UART0/UART0/UART_Rx0/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDCE (Prop_fdce_C_Q)         0.164     1.581 r  UART0/UART0/UART_Rx0/data_o_reg[2]/Q
                         net (fo=5, routed)           0.222     1.803    UART0/UART0/UART_Rx0_n_5
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.917     2.017    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
                         clock pessimism             -0.497     1.520    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_A[2])
                                                      0.066     1.586    UART0/UART0/o_pulse2
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Rx0/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/o_pulse2/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.813%)  route 0.253ns (64.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.562     1.417    UART0/UART0/UART_Rx0/i_clk_IBUF_BUFG
    SLICE_X29Y15         FDCE                                         r  UART0/UART0/UART_Rx0/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDCE (Prop_fdce_C_Q)         0.141     1.558 r  UART0/UART0/UART_Rx0/data_o_reg[3]/Q
                         net (fo=4, routed)           0.253     1.811    UART0/UART0/UART_Rx0_n_4
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.917     2.017    UART0/UART0/i_clk_IBUF_BUFG
    DSP48_X0Y6           DSP48E1                                      r  UART0/UART0/o_pulse2/CLK
                         clock pessimism             -0.497     1.520    
    DSP48_X0Y6           DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                      0.066     1.586    UART0/UART0/o_pulse2
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UART0/UART0/UART_Tx0/data_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART0/UART_Tx0/data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.557     1.412    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X26Y30         FDCE                                         r  UART0/UART0/UART_Tx0/data_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDCE (Prop_fdce_C_Q)         0.164     1.576 r  UART0/UART0/UART_Tx0/data_cnt_reg[1]/Q
                         net (fo=3, routed)           0.149     1.725    UART0/UART0/UART_Tx0/data_cnt[1]
    SLICE_X26Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.770 r  UART0/UART0/UART_Tx0/data_cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    UART0/UART0/UART_Tx0/data_cnt[1]_i_1__0_n_0
    SLICE_X26Y30         FDCE                                         r  UART0/UART0/UART_Tx0/data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=142, routed)         0.824     1.923    UART0/UART0/UART_Tx0/i_clk_IBUF_BUFG
    SLICE_X26Y30         FDCE                                         r  UART0/UART0/UART_Tx0/data_cnt_reg[1]/C
                         clock pessimism             -0.511     1.412    
    SLICE_X26Y30         FDCE (Hold_fdce_C_D)         0.121     1.533    UART0/UART0/UART_Tx0/data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X16Y48   Driver_PWM0/inst/PWM_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y47   Driver_PWM0/inst/Period_Cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y44   Driver_PWM0/inst/Period_Cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y44   Driver_PWM0/inst/Period_Cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y44   Driver_PWM0/inst/Period_Cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y45   Driver_PWM0/inst/Period_Cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y45   Driver_PWM0/inst/Period_Cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y45   Driver_PWM0/inst/Period_Cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X23Y45   Driver_PWM0/inst/Period_Cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   UART0/UART0/UART_CLK/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   UART0/UART0/UART_CLK/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   UART0/UART0/UART_CLK/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y18   UART0/UART0/UART_CLK/cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y23   UART0/UART0/UART_CLK_0/cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y23   UART0/UART0/UART_CLK_0/cnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   UART0/UART0/UART_CLK/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   UART0/UART0/UART_CLK/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   UART0/UART0/UART_CLK/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   UART0/UART0/UART_CLK/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   UART0/UART0/UART_CLK/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   UART0/UART0/UART_CLK/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y21   UART0/UART0/UART_CLK/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   UART0/UART0/UART_CLK/cnt_reg[7]/C



