###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       330632   # Number of WRITE/WRITEP commands
num_reads_done                 =       661310   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       524062   # Number of read row buffer hits
num_read_cmds                  =       661306   # Number of READ/READP commands
num_writes_done                =       330666   # Number of read requests issued
num_write_row_hits             =       243192   # Number of write row buffer hits
num_act_cmds                   =       225620   # Number of ACT commands
num_pre_cmds                   =       225592   # Number of PRE commands
num_ondemand_pres              =       202357   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9507524   # Cyles of rank active rank.0
rank_active_cycles.1           =      9289523   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       492476   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       710477   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       931806   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8449   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2982   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1870   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2490   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3882   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5087   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9206   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5688   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          519   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20013   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           70   # Write cmd latency (cycles)
write_latency[20-39]           =         1070   # Write cmd latency (cycles)
write_latency[40-59]           =         1715   # Write cmd latency (cycles)
write_latency[60-79]           =         4313   # Write cmd latency (cycles)
write_latency[80-99]           =         9015   # Write cmd latency (cycles)
write_latency[100-119]         =        12788   # Write cmd latency (cycles)
write_latency[120-139]         =        17034   # Write cmd latency (cycles)
write_latency[140-159]         =        19908   # Write cmd latency (cycles)
write_latency[160-179]         =        21783   # Write cmd latency (cycles)
write_latency[180-199]         =        22744   # Write cmd latency (cycles)
write_latency[200-]            =       220192   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       260846   # Read request latency (cycles)
read_latency[40-59]            =        88522   # Read request latency (cycles)
read_latency[60-79]            =        94561   # Read request latency (cycles)
read_latency[80-99]            =        32635   # Read request latency (cycles)
read_latency[100-119]          =        23192   # Read request latency (cycles)
read_latency[120-139]          =        19874   # Read request latency (cycles)
read_latency[140-159]          =        14398   # Read request latency (cycles)
read_latency[160-179]          =        11858   # Read request latency (cycles)
read_latency[180-199]          =         9936   # Read request latency (cycles)
read_latency[200-]             =       105484   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.65051e+09   # Write energy
read_energy                    =  2.66639e+09   # Read energy
act_energy                     =  6.17296e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.36388e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.41029e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93269e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79666e+09   # Active standby energy rank.1
average_read_latency           =       124.89   # Average read request latency (cycles)
average_interarrival           =      10.0807   # Average request interarrival latency (cycles)
total_energy                   =  1.79456e+10   # Total energy (pJ)
average_power                  =      1794.56   # Average power (mW)
average_bandwidth              =      8.46486   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       316698   # Number of WRITE/WRITEP commands
num_reads_done                 =       641078   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       524771   # Number of read row buffer hits
num_read_cmds                  =       641080   # Number of READ/READP commands
num_writes_done                =       316728   # Number of read requests issued
num_write_row_hits             =       249112   # Number of write row buffer hits
num_act_cmds                   =       184580   # Number of ACT commands
num_pre_cmds                   =       184557   # Number of PRE commands
num_ondemand_pres              =       161514   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9381724   # Cyles of rank active rank.0
rank_active_cycles.1           =      9395772   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       618276   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       604228   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       896339   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9835   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2920   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1886   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2462   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3798   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5002   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9009   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         5977   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          579   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20003   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           54   # Write cmd latency (cycles)
write_latency[20-39]           =         1092   # Write cmd latency (cycles)
write_latency[40-59]           =         2379   # Write cmd latency (cycles)
write_latency[60-79]           =         5406   # Write cmd latency (cycles)
write_latency[80-99]           =        11104   # Write cmd latency (cycles)
write_latency[100-119]         =        14667   # Write cmd latency (cycles)
write_latency[120-139]         =        17757   # Write cmd latency (cycles)
write_latency[140-159]         =        19146   # Write cmd latency (cycles)
write_latency[160-179]         =        20661   # Write cmd latency (cycles)
write_latency[180-199]         =        21747   # Write cmd latency (cycles)
write_latency[200-]            =       202685   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       273784   # Read request latency (cycles)
read_latency[40-59]            =        89312   # Read request latency (cycles)
read_latency[60-79]            =        88060   # Read request latency (cycles)
read_latency[80-99]            =        32160   # Read request latency (cycles)
read_latency[100-119]          =        22447   # Read request latency (cycles)
read_latency[120-139]          =        18940   # Read request latency (cycles)
read_latency[140-159]          =        12893   # Read request latency (cycles)
read_latency[160-179]          =        10360   # Read request latency (cycles)
read_latency[180-199]          =         8501   # Read request latency (cycles)
read_latency[200-]             =        84619   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.58096e+09   # Write energy
read_energy                    =  2.58483e+09   # Read energy
act_energy                     =  5.05011e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.96772e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.90029e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8542e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86296e+09   # Active standby energy rank.1
average_read_latency           =      107.551   # Average read request latency (cycles)
average_interarrival           =      10.4405   # Average request interarrival latency (cycles)
total_energy                   =  1.76794e+10   # Total energy (pJ)
average_power                  =      1767.94   # Average power (mW)
average_bandwidth              =      8.17328   # Average bandwidth
