`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 05/05/2020 01:15:36 AM
// Design Name: 
// Module Name: Test_Bench
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module equal_segmentation_adder16_tb;
reg [15:0]add1_i;
reg [15:0]add2_i;
wire [16:0]result_o;


equal_segmentation_adder16 esa(add1_i,add2_i,result_o);

initial begin
   $dumpfile("equal_segmentation_adder_sim.vcd");
   $dumpvars(2,equal_segmentation_adder16_tb);

   
   a = 16'h0000;
   b = 16'h0000;
   #10
   a = 16'h29AF;
   b = 16'h7A1B;
   #10
   a = 16'h1100;
   b = 16'h1111;
   #10
   a = 16'h8116;
   b = 16'h1CCE;
   #5
   a = 16'h4482;
   b = 16'h3BCD;
   #2
   a = 16'h8943;
   b = 16'hFFFF;
   #10
   a = 16'hABCD;
   b = 16'h0000;
   #10
   a = 16'h0000;
   b = 16'h1234;
   #10
   a = 16'h1111;
   b = 16'hEEAA;
  #10
   a = 16'h5555;
   b = 16'hAAAA;
  #10
   a = 16'h8051;
  b = 16'h8086;
  #5
  a = 16'hFADC;
 b = 16'h00DC;
 #2
  a = 16'h4096;
  b = 16'h2048;
 #10
  a = 16'h1024;
 b = 16'h8192;
  #100
   a = 16'h0000;
   b = 16'h0001;
  #100
  
   $finish;
    
   
 end

initial begin

$monitor($time , " add1_i= %h, add2_i = %h, result_o = %h ",add1_i, add2_i, result_o);
end
	
	
	
endmodule
