{"vcs1":{"timestamp_begin":1685118703.623543181, "rt":1.43, "ut":0.31, "st":0.19}}
{"vcselab":{"timestamp_begin":1685118705.115945684, "rt":0.96, "ut":0.28, "st":0.05}}
{"link":{"timestamp_begin":1685118706.127968076, "rt":0.59, "ut":0.27, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685118703.163569313}
{"VCS_COMP_START_TIME": 1685118703.163569313}
{"VCS_COMP_END_TIME": 1685118708.238005416}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 349132}}
{"stitch_vcselab": {"peak_mem": 230452}}
