{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623418318236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623418318236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 11 19:01:57 2021 " "Processing started: Fri Jun 11 19:01:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623418318236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623418318236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off leds_segments -c leds_segments " "Command: quartus_map --read_settings_files=on --write_settings_files=off leds_segments -c leds_segments" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623418318236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623418321065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623418321183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leds_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leds_segments-leds_segments_arc " "Found design unit 1: leds_segments-leds_segments_arc" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623418333801 ""} { "Info" "ISGN_ENTITY_NAME" "1 leds_segments " "Found entity 1: leds_segments" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623418333801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623418333801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "leds_segments " "Elaborating entity \"leds_segments\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623418334166 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[6\] " "Inserted always-enabled tri-state buffer between \"segment0\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[5\] " "Inserted always-enabled tri-state buffer between \"segment0\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[4\] " "Inserted always-enabled tri-state buffer between \"segment0\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[3\] " "Inserted always-enabled tri-state buffer between \"segment0\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[2\] " "Inserted always-enabled tri-state buffer between \"segment0\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[1\] " "Inserted always-enabled tri-state buffer between \"segment0\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment0\[0\] " "Inserted always-enabled tri-state buffer between \"segment0\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[6\] " "Inserted always-enabled tri-state buffer between \"segment1\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[5\] " "Inserted always-enabled tri-state buffer between \"segment1\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[4\] " "Inserted always-enabled tri-state buffer between \"segment1\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[3\] " "Inserted always-enabled tri-state buffer between \"segment1\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[2\] " "Inserted always-enabled tri-state buffer between \"segment1\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[1\] " "Inserted always-enabled tri-state buffer between \"segment1\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment1\[0\] " "Inserted always-enabled tri-state buffer between \"segment1\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[6\] " "Inserted always-enabled tri-state buffer between \"segment2\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[5\] " "Inserted always-enabled tri-state buffer between \"segment2\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[4\] " "Inserted always-enabled tri-state buffer between \"segment2\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[3\] " "Inserted always-enabled tri-state buffer between \"segment2\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[2\] " "Inserted always-enabled tri-state buffer between \"segment2\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[1\] " "Inserted always-enabled tri-state buffer between \"segment2\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[0\] " "Inserted always-enabled tri-state buffer between \"segment2\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[6\] " "Inserted always-enabled tri-state buffer between \"segment3\[6\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[5\] " "Inserted always-enabled tri-state buffer between \"segment3\[5\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[4\] " "Inserted always-enabled tri-state buffer between \"segment3\[4\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[3\] " "Inserted always-enabled tri-state buffer between \"segment3\[3\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[2\] " "Inserted always-enabled tri-state buffer between \"segment3\[2\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[1\] " "Inserted always-enabled tri-state buffer between \"segment3\[1\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[0\] " "Inserted always-enabled tri-state buffer between \"segment3\[0\]\" and its non-tri-state driver." {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1623418338361 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1623418338361 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment0\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment0\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment1\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment1\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[6\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[5\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[4\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[3\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[2\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[1\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[0\]\" is moved to its source" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1623418338369 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1623418338369 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[6\]~synth " "Node \"segment0\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[5\]~synth " "Node \"segment0\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[4\]~synth " "Node \"segment0\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[3\]~synth " "Node \"segment0\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[2\]~synth " "Node \"segment0\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[1\]~synth " "Node \"segment0\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment0\[0\]~synth " "Node \"segment0\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[6\]~synth " "Node \"segment1\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[5\]~synth " "Node \"segment1\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[4\]~synth " "Node \"segment1\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[3\]~synth " "Node \"segment1\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[2\]~synth " "Node \"segment1\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[1\]~synth " "Node \"segment1\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment1\[0\]~synth " "Node \"segment1\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[6\]~synth " "Node \"segment2\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[5\]~synth " "Node \"segment2\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[4\]~synth " "Node \"segment2\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[3\]~synth " "Node \"segment2\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[2\]~synth " "Node \"segment2\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[1\]~synth " "Node \"segment2\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[0\]~synth " "Node \"segment2\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[6\]~synth " "Node \"segment3\[6\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[5\]~synth " "Node \"segment3\[5\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[4\]~synth " "Node \"segment3\[4\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[3\]~synth " "Node \"segment3\[3\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[2\]~synth " "Node \"segment3\[2\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[1\]~synth " "Node \"segment3\[1\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[0\]~synth " "Node \"segment3\[0\]~synth\"" {  } { { "leds_segments.vhd" "" { Text "D:/intelFPGA_lite/Workspace/leds_segments/leds_segments.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1623418338683 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1623418338683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623418339032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623418342725 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623418342725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623418344901 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623418344901 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1623418344901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623418344901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623418344901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623418344915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 11 19:02:24 2021 " "Processing ended: Fri Jun 11 19:02:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623418344915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623418344915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623418344915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623418344915 ""}
