--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml FIFO.twx FIFO.ncd -o FIFO.twr FIFO.pcf

Design file:              FIFO.ncd
Physical constraint file: FIFO.pcf
Device,package,speed:     xc3s100e,vq100,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Din<0>      |    0.037(R)|    1.222(R)|CLK_BUFGP         |   0.000|
Din<1>      |    0.371(R)|    0.955(R)|CLK_BUFGP         |   0.000|
Din<2>      |    0.347(R)|    0.974(R)|CLK_BUFGP         |   0.000|
Din<3>      |    0.251(R)|    1.051(R)|CLK_BUFGP         |   0.000|
Din<4>      |    0.209(R)|    1.084(R)|CLK_BUFGP         |   0.000|
Din<5>      |    0.568(R)|    0.797(R)|CLK_BUFGP         |   0.000|
Din<6>      |    0.322(R)|    0.994(R)|CLK_BUFGP         |   0.000|
Din<7>      |    1.006(R)|    0.447(R)|CLK_BUFGP         |   0.000|
Din<8>      |    0.653(R)|    0.729(R)|CLK_BUFGP         |   0.000|
Din<9>      |    0.827(R)|    0.590(R)|CLK_BUFGP         |   0.000|
RD_EN       |    4.655(R)|    0.508(R)|CLK_BUFGP         |   0.000|
WR_EN       |    4.845(R)|    0.571(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |    8.980(R)|CLK_BUFGP         |   0.000|
Dout<1>     |    8.803(R)|CLK_BUFGP         |   0.000|
Dout<2>     |    8.953(R)|CLK_BUFGP         |   0.000|
Dout<3>     |    8.980(R)|CLK_BUFGP         |   0.000|
Dout<4>     |    9.366(R)|CLK_BUFGP         |   0.000|
Dout<5>     |    9.376(R)|CLK_BUFGP         |   0.000|
Dout<6>     |    9.101(R)|CLK_BUFGP         |   0.000|
Dout<7>     |    9.407(R)|CLK_BUFGP         |   0.000|
Dout<8>     |    9.406(R)|CLK_BUFGP         |   0.000|
Dout<9>     |    9.447(R)|CLK_BUFGP         |   0.000|
Empty       |    7.338(R)|CLK_BUFGP         |   0.000|
Full        |    7.113(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.895|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
RD_EN          |Dout<0>        |    5.832|
RD_EN          |Dout<1>        |    6.050|
RD_EN          |Dout<2>        |    5.572|
RD_EN          |Dout<3>        |    5.792|
RD_EN          |Dout<4>        |    5.511|
RD_EN          |Dout<5>        |    6.040|
RD_EN          |Dout<6>        |    6.001|
RD_EN          |Dout<7>        |    6.005|
RD_EN          |Dout<8>        |    6.280|
RD_EN          |Dout<9>        |    6.690|
---------------+---------------+---------+


Analysis completed Mon May 01 05:58:00 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



