#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: r_reg_8299[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_255_V_addr_reg_10863[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[0].C[0] (FDRE)                                        0.000     0.000
r_reg_8299[0].Q[0] (FDRE) [clock-to-output]                      0.099     0.099
a_i_255_V_addr_reg_10863[0].D[0] (FDRE)                          0.110     0.209
data arrival time                                                          0.209

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
a_i_255_V_addr_reg_10863[0].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.209
--------------------------------------------------------------------------------
slack (MET)                                                                0.015


#Path 2
Startpoint: r_3_reg_12723[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[1].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[1].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[1].D[0] (FDRE)                                       0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[1].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[7].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[7].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[7].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                      0.222

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.222
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 4
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[4].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[4].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[4].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                      0.222

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.222
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 5
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                      0.222

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.222
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[0].Q[0] (FDRE) [clock-to-output]     0.099     0.099
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[0].D[0] (FDRE)                       0.110     0.209
data arrival time                                                                                                      0.209

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.181     0.181
data required time                                                                                                     0.181
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.181
data arrival time                                                                                                      0.209
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 7
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[2].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                      0.222

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.222
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 8
Startpoint: c_reg_8310[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_12_reg_10881[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[1].C[0] (FDRE)                                        0.000     0.000
c_reg_8310[1].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
tmp_12_reg_10881[1].D[0] (FDRE)                                  0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_12_reg_10881[1].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 9
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[5].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[5].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[5].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                      0.222

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.222
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 10
Startpoint: r_3_reg_12723[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[2].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[2].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[2].D[0] (FDRE)                                       0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[2].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 11
Startpoint: c_reg_8310[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_12_reg_10881[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[6].C[0] (FDRE)                                        0.000     0.000
c_reg_8310[6].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
tmp_12_reg_10881[6].D[0] (FDRE)                                  0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_12_reg_10881[6].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 12
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[0].Q[0] (FDRE) [clock-to-output]     0.099     0.099
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[0].D[0] (FDRE)                       0.110     0.209
data arrival time                                                                                                      0.209

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.181     0.181
data required time                                                                                                     0.181
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.181
data arrival time                                                                                                      0.209
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 13
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[5].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[5].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[5].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                      0.222

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.222
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.028


#Path 14
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[7].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[7].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[7].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 15
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[5].C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[5].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[5].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                            0.222

clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                  0.000     0.000
cell hold time                                                                                     0.194     0.194
data required time                                                                                           0.194
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.194
data arrival time                                                                                            0.222
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.028


#Path 16
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[5].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[5].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[5].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 17
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[4].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[4].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[4].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 18
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[6].C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[6].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                            0.222

clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                  0.000     0.000
cell hold time                                                                                     0.194     0.194
data required time                                                                                           0.194
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.194
data arrival time                                                                                            0.222
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.028


#Path 19
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[6].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[6].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[6].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 20
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[2].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 21
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[1].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[1].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[1].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 22
Startpoint: c_reg_8310[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_12_reg_10881[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[4].C[0] (FDRE)                                        0.000     0.000
c_reg_8310[4].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
tmp_12_reg_10881[4].D[0] (FDRE)                                  0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 23
Startpoint: r_3_reg_12723[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[7].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[7].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[7].D[0] (FDRE)                                       0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[7].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 24
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[2].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 25
Startpoint: next_mul_reg_11145[12].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[12].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[12].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[12].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[12].D[0] (FDRE)                                 0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[12].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 26
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                    0.222

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                          0.000     0.000
cell hold time                                                                                             0.194     0.194
data required time                                                                                                   0.194
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.194
data arrival time                                                                                                    0.222
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.028


#Path 27
Startpoint: next_mul_reg_11145[13].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[13].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[13].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[13].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[13].D[0] (FDRE)                                 0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[13].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[1].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[1].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[1].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.181     0.181
data required time                                                                                                0.181
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.181
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.041


#Path 29
Startpoint: next_mul2_reg_12715[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[1].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[1].Q[0] (FDRE) [clock-to-output]             0.099     0.099
phi_mul1_reg_8367[1].D[0] (FDRE)                                 0.150     0.249
data arrival time                                                          0.249

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.249
--------------------------------------------------------------------------------
slack (MET)                                                                0.055


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[6].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[6].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[6].D[0] (FDRE)                       0.150     0.262
data arrival time                                                                                                 0.262

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.262
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.068


#Path 31
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter4_reg.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter4_reg.D[0] (FDRE)                       0.150     0.262
data arrival time                                                                                                    0.262

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter4_reg.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                          0.000     0.000
cell hold time                                                                                             0.194     0.194
data required time                                                                                                   0.194
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.194
data arrival time                                                                                                    0.262
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.068


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[0].D[0] (FDRE)                       0.150     0.262
data arrival time                                                                                   0.262

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.262
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.068


#Path 33
Startpoint: c_3_reg_12731[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c3_reg_8379[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_3_reg_12731[2].C[0] (FDRE)                                     0.000     0.000
c_3_reg_12731[2].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c3_reg_8379[2].D[0] (FDRE)                                       0.150     0.262
data arrival time                                                          0.262

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c3_reg_8379[2].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.262
--------------------------------------------------------------------------------
slack (MET)                                                                0.068


#Path 34
Startpoint: A_V_q0[3].inpad[0] (.input clocked by ap_clk)
Endpoint  : A_V_load_reg_10885[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A_V_q0[3].inpad[0] (.input)                                      0.000     0.000
A_V_load_reg_10885[3].D[0] (FDRE)                                0.260     0.260
data arrival time                                                          0.260

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
A_V_load_reg_10885[3].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.260
--------------------------------------------------------------------------------
slack (MET)                                                                0.079


#Path 35
Startpoint: next_mul_reg_11145[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[8].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[8].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[8].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[8].D[0] (FDRE)                                  0.200     0.312
data arrival time                                                          0.312

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[8].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.312
--------------------------------------------------------------------------------
slack (MET)                                                                0.118


#Path 36
Startpoint: next_mul_reg_11145[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[1].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[1].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[1].D[0] (FDRE)                                  0.200     0.312
data arrival time                                                          0.312

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[1].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.312
--------------------------------------------------------------------------------
slack (MET)                                                                0.118


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                             0.000     0.000
ap_clk.inpad[0] (.input)                                                                         0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[1].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[1].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[1].D[0] (FDRE)                                   0.200     0.312
data arrival time                                                                                          0.312

clock ap_clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                             0.000     0.000
ap_clk.inpad[0] (.input)                                                                         0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[1].C[0] (FDRE)                                   0.000     0.000
clock uncertainty                                                                                0.000     0.000
cell hold time                                                                                   0.194     0.194
data required time                                                                                         0.194
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.194
data arrival time                                                                                          0.312
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.118


#Path 38
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U21.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[0] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp134_reg_15997[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U21.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U21.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[0] (pirdsp2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp134_reg_15997[0].D[0] (FDRE)                                                                      0.110     0.314
data arrival time                                                                                                                               0.314

clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp134_reg_15997[0].C[0] (FDRE)                                                                      0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.194     0.194
data required time                                                                                                                              0.194
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.194
data arrival time                                                                                                                               0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.120


#Path 39
Startpoint: a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[5].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_241_V_load_reg_11967[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.120


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U87.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[1] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp156_reg_16377[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U87.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U87.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[1] (pirdsp2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp156_reg_16377[1].D[0] (FDRE)                                                                      0.110     0.314
data arrival time                                                                                                                               0.314

clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp156_reg_16377[1].C[0] (FDRE)                                                                      0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.194     0.194
data required time                                                                                                                              0.194
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.194
data arrival time                                                                                                                               0.314
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.120


#Path 41
Startpoint: a_i_103_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_103_V_load_reg_12987[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_103_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_103_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_103_V_load_reg_12987[3].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_103_V_load_reg_12987[3].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.120


#Path 42
Startpoint: a_i_153_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_153_V_load_reg_13477[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_153_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_153_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_153_V_load_reg_13477[3].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_153_V_load_reg_13477[3].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.120


#Path 43
Startpoint: a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_234_V_load_reg_15762[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_234_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_234_V_load_reg_15762[2].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_234_V_load_reg_15762[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.120


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.indvar_flatten_reg_7737[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.indvar_flatten_reg_7737[6].C[0] (FDRE)                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.indvar_flatten_reg_7737[6].Q[0] (FDRE) [clock-to-output]                 0.099     0.099
grp_matrix_multiply_full_fu_8390.ap_condition_pp0_exit_iter0_state2.in[3] (.names)                        0.150     0.249
grp_matrix_multiply_full_fu_8390.ap_condition_pp0_exit_iter0_state2.out[0] (.names)                       0.068     0.317
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.D[0] (FDRE)                                    0.000     0.317
data arrival time                                                                                                   0.317

clock ap_clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.C[0] (FDRE)                                    0.000     0.000
clock uncertainty                                                                                         0.000     0.000
cell hold time                                                                                            0.194     0.194
data required time                                                                                                  0.194
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -0.194
data arrival time                                                                                                   0.317
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         0.123


#Path 45
Startpoint: c_3_reg_12731[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c3_reg_8379[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_3_reg_12731[7].C[0] (FDRE)                                     0.000     0.000
c_3_reg_12731[7].Q[0] (FDRE) [clock-to-output]                   0.099     0.099
c3_reg_8379[7].D[0] (FDRE)                                       0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c3_reg_8379[7].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 46
Startpoint: next_mul2_reg_12715[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[2].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[2].Q[0] (FDRE) [clock-to-output]             0.099     0.099
phi_mul1_reg_8367[2].D[0] (FDRE)                                 0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[2].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 47
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[6].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[6].Q[0] (FDRE) [clock-to-output]     0.099     0.099
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[6].D[0] (FDRE)                       0.220     0.319
data arrival time                                                                                                      0.319

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.319
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.125


#Path 48
Startpoint: r_2_reg_11153[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r1_reg_8321[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_2_reg_11153[7].C[0] (FDRE)                                     0.000     0.000
r_2_reg_11153[7].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r1_reg_8321[7].D[0] (FDRE)                                       0.200     0.312
data arrival time                                                          0.312

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[7].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.312
--------------------------------------------------------------------------------
slack (MET)                                                                0.131


#Path 49
Startpoint: a_i_123_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[4] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_123_V_load_reg_13187[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_123_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_123_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[4] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_123_V_load_reg_13187[4].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_123_V_load_reg_13187[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.181     0.181
data required time                                                                                     0.181
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.181
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.133


#Path 50
Startpoint: B_V_q0[0].inpad[0] (.input clocked by ap_clk)
Endpoint  : B_V_load_reg_11175[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B_V_q0[0].inpad[0] (.input)                                      0.000     0.000
B_V_load_reg_11175[0].D[0] (FDRE)                                0.330     0.330
data arrival time                                                          0.330

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
B_V_load_reg_11175[0].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.330
--------------------------------------------------------------------------------
slack (MET)                                                                0.136


#Path 51
Startpoint: c_reg_8310[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_12_reg_10881[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[5].C[0] (FDRE)                                        0.000     0.000
c_reg_8310[5].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
tmp_12_reg_10881[5].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_12_reg_10881[5].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[5].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[5].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[5].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                   0.332

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.332
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.138


#Path 53
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[0].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 54
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[6].C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[6].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[6].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 55
Startpoint: next_mul2_reg_12715[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[6].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[6].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul1_reg_8367[6].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[6].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 56
Startpoint: c_reg_8310[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_12_reg_10881[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[3].C[0] (FDRE)                                        0.000     0.000
c_reg_8310[3].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
tmp_12_reg_10881[3].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_12_reg_10881[3].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[4].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[4].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[4].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter5_reg[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[4].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[4].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[4].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[7].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[7].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[7].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 60
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[1].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[1].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[1].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 61
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[2].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[3].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[3].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[3].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[3].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 63
Startpoint: next_mul2_reg_12715[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[4].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[4].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul1_reg_8367[4].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[4].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[2].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                      0.332

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.332
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.138


#Path 65
Startpoint: r_2_reg_11153[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r1_reg_8321[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_2_reg_11153[4].C[0] (FDRE)                                     0.000     0.000
r_2_reg_11153[4].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r1_reg_8321[4].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[4].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 66
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[6].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter4_reg[6].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[6].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                      0.332

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter5_reg[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.332
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.138


#Path 67
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[5].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[5].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[5].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                      0.332

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.332
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.138


#Path 68
Startpoint: c_1_reg_10871[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c_reg_8310[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_1_reg_10871[0].C[0] (FDRE)                                     0.000     0.000
c_1_reg_10871[0].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c_reg_8310[0].D[0] (FDRE)                                        0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[0].C[0] (FDRE)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 69
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[1].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[1].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[1].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                   0.332

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.332
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.138


#Path 70
Startpoint: next_mul_reg_11145[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[2].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[2].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[2].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[2].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 71
Startpoint: r_3_reg_12723[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[3].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[3].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[3].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[3].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter5.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter6.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter5.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter5.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter6.D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                    0.332

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter6.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.332
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.138


#Path 73
Startpoint: r_3_reg_12723[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[6].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[6].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[6].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[6].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 74
Startpoint: r_3_reg_12723[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[5].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[5].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[5].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[5].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter3.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter2.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter3.D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                    0.332

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter3.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.332
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.138


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[1].C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[1].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[1].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                            0.332

clock ap_clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904_pp0_iter1_reg[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                  0.000     0.000
cell hold time                                                                                     0.194     0.194
data required time                                                                                           0.194
------------------------------------------------------------------------------------------------------------------
data required time                                                                                          -0.194
data arrival time                                                                                            0.332
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.138


#Path 77
Startpoint: r_reg_8299[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_255_V_addr_reg_10863[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[2].C[0] (FDRE)                                        0.000     0.000
r_reg_8299[2].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
a_i_255_V_addr_reg_10863[2].D[0] (FDRE)                          0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
a_i_255_V_addr_reg_10863[2].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[8].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[8].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[8].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[8].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                   0.332

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[8].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.332
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.138


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676_pp0_iter1_reg[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676[7].C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676[7].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676_pp0_iter1_reg[7].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                               0.332

clock ap_clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_reg_9676_pp0_iter1_reg[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                     0.000     0.000
cell hold time                                                                                        0.181     0.181
data required time                                                                                              0.181
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                             -0.181
data arrival time                                                                                               0.332
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.151


#Path 80
Startpoint: phi_mul1_reg_8367[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : next_mul2_reg_12715[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[2].C[0] (FDRE)                                 0.000     0.000
phi_mul1_reg_8367[2].Q[0] (FDRE) [clock-to-output]               0.112     0.112
next_mul2_reg_12715[2].D[0] (FDRE)                               0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[2].C[0] (FDRE)                               0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.151


#Path 81
Startpoint: grp_matrix_multiply_full_fu_8390.B_65_V_load_reg_10952[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.sum_mult_V_3_64_reg_12627[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                              Incr      Path
---------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.B_65_V_load_reg_10952[2].C[0] (FDRE)                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.B_65_V_load_reg_10952[2].Q[0] (FDRE) [clock-to-output]                           0.112     0.112
$auto$maccmap.cc:114:fulladd$58292.Y[2].in[4] (.names)                                                            0.110     0.222
$auto$maccmap.cc:114:fulladd$58292.Y[2].out[0] (.names)                                                           0.068     0.290
$techmap119274$auto$maccmap.cc:240:synth$58296.slice[0].carry4_1st_full.CO[0].S[2] (CARRY4)                       0.000     0.290
$techmap119274$auto$maccmap.cc:240:synth$58296.slice[0].carry4_1st_full.CO[0].O[2] (CARRY4)                       0.057     0.347
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_64_reg_12627[2].D[0] (FDRE)                                         0.000     0.347
data arrival time                                                                                                           0.347

clock ap_clk (rise edge)                                                                                          0.000     0.000
clock source latency                                                                                              0.000     0.000
ap_clk.inpad[0] (.input)                                                                                          0.000     0.000
grp_matrix_multiply_full_fu_8390.sum_mult_V_3_64_reg_12627[2].C[0] (FDRE)                                         0.000     0.000
clock uncertainty                                                                                                 0.000     0.000
cell hold time                                                                                                    0.194     0.194
data required time                                                                                                          0.194
---------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                         -0.194
data arrival time                                                                                                           0.347
---------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                 0.153


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[2].C[0] (FDRE)                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_fu_7794_p3[2].Q[0] (FDRE) [clock-to-output]                            0.112     0.112
$techmap119320$auto$alumacc.cc:485:replace_alu$29316.slice[0].carry4_1st_full.CO[0].S[2] (CARRY4)                       0.150     0.262
$techmap119320$auto$alumacc.cc:485:replace_alu$29316.slice[0].carry4_1st_full.CO[0].O[3] (CARRY4)                       0.090     0.352
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[3].D[0] (FDRE)                                                     0.000     0.352
data arrival time                                                                                                                 0.352

clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[3].C[0] (FDRE)                                                     0.000     0.000
clock uncertainty                                                                                                       0.000     0.000
cell hold time                                                                                                          0.194     0.194
data required time                                                                                                                0.194
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.194
data arrival time                                                                                                                 0.352
---------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                       0.158


#Path 83
Startpoint: b_i_105_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_105_V_load_reg_13012[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_105_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_105_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_105_V_load_reg_13012[0].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_105_V_load_reg_13012[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 84
Startpoint: b_i_123_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_123_V_load_reg_13192[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_123_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_123_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_123_V_load_reg_13192[5].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_123_V_load_reg_13192[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 85
Startpoint: b_i_88_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[4] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_88_V_load_reg_14852[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
b_i_88_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_88_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[4] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_88_V_load_reg_14852[4].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                     0.354

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
grp_matrix_multiply_full_fu_8390.B_88_V_load_reg_14852[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell hold time                                                                              0.194     0.194
data required time                                                                                    0.194
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.194
data arrival time                                                                                     0.354
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.160


#Path 86
Startpoint: a_i_165_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_165_V_load_reg_13587[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_165_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_165_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_165_V_load_reg_13587[2].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_165_V_load_reg_13587[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 87
Startpoint: a_i_233_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_233_V_load_reg_14237[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_233_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_233_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_233_V_load_reg_14237[5].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_233_V_load_reg_14237[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 88
Startpoint: a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_227_V_load_reg_11887[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_227_V_load_reg_11887[1].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_227_V_load_reg_11887[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U5.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[4] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp14_reg_15917[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U5.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U5.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[4] (pirdsp2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp14_reg_15917[4].D[0] (FDRE)                                                                      0.150     0.354
data arrival time                                                                                                                              0.354

clock ap_clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp14_reg_15917[4].C[0] (FDRE)                                                                      0.000     0.000
clock uncertainty                                                                                                                    0.000     0.000
cell hold time                                                                                                                       0.194     0.194
data required time                                                                                                                             0.194
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.194
data arrival time                                                                                                                              0.354
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                    0.160


#Path 90
Startpoint: b_i_251_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_251_V_load_reg_14412[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_251_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_251_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_251_V_load_reg_14412[1].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_251_V_load_reg_14412[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 91
Startpoint: b_i_141_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_141_V_load_reg_13362[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_141_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_141_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_141_V_load_reg_13362[1].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_141_V_load_reg_13362[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 92
Startpoint: b_i_157_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_157_V_load_reg_13522[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_157_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_157_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_157_V_load_reg_13522[0].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_157_V_load_reg_13522[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U13.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[27] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp39_reg_15962[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U13.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U13.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[27] (pirdsp2) [clock-to-output]      0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp39_reg_15962[3].D[0] (FDRE)                                                                       0.150     0.354
data arrival time                                                                                                                               0.354

clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp39_reg_15962[3].C[0] (FDRE)                                                                       0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.194     0.194
data required time                                                                                                                              0.194
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.194
data arrival time                                                                                                                               0.354
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.160


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U5.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[1] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp14_reg_15917[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U5.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U5.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[1] (pirdsp2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp14_reg_15917[1].D[0] (FDRE)                                                                      0.150     0.354
data arrival time                                                                                                                              0.354

clock ap_clk (rise edge)                                                                                                             0.000     0.000
clock source latency                                                                                                                 0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                             0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp14_reg_15917[1].C[0] (FDRE)                                                                      0.000     0.000
clock uncertainty                                                                                                                    0.000     0.000
cell hold time                                                                                                                       0.194     0.194
data required time                                                                                                                             0.194
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.194
data arrival time                                                                                                                              0.354
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                    0.160


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U85.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[3] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp152_reg_16367[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U85.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U85.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[3] (pirdsp2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp152_reg_16367[3].D[0] (FDRE)                                                                      0.150     0.354
data arrival time                                                                                                                               0.354

clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp152_reg_16367[3].C[0] (FDRE)                                                                      0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.194     0.194
data required time                                                                                                                              0.194
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.194
data arrival time                                                                                                                               0.354
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.160


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U55.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[0] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp85_reg_16207[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U55.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U55.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[0] (pirdsp2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp85_reg_16207[0].D[0] (FDRE)                                                                       0.150     0.354
data arrival time                                                                                                                               0.354

clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp85_reg_16207[0].C[0] (FDRE)                                                                       0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.194     0.194
data required time                                                                                                                              0.194
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.194
data arrival time                                                                                                                               0.354
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.160


#Path 97
Startpoint: b_i_165_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_165_V_load_reg_13592[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_165_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_165_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_165_V_load_reg_13592[0].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_165_V_load_reg_13592[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 98
Startpoint: b_i_8_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_8_V_load_reg_12122[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
b_i_8_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_8_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_8_V_load_reg_12122[1].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                    0.354

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.B_8_V_load_reg_12122[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.354
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.160


#Path 99
Startpoint: b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_116_V_load_reg_15032[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_116_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_116_V_load_reg_15032[2].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_116_V_load_reg_15032[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U55.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[24] (pirdsp2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp86_reg_16212[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U55.matrix_multiply_tbkb_pirdsp_0_U.p[0].CLK[0] (pirdsp2)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.matrix_multiply_tbkb_U55.matrix_multiply_tbkb_pirdsp_0_U.p[0].P[24] (pirdsp2) [clock-to-output]      0.204     0.204
grp_matrix_multiply_full_fu_8390.tmp86_reg_16212[0].D[0] (FDRE)                                                                       0.150     0.354
data arrival time                                                                                                                               0.354

clock ap_clk (rise edge)                                                                                                              0.000     0.000
clock source latency                                                                                                                  0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                              0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp86_reg_16212[0].C[0] (FDRE)                                                                       0.000     0.000
clock uncertainty                                                                                                                     0.000     0.000
cell hold time                                                                                                                        0.194     0.194
data required time                                                                                                                              0.194
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.194
data arrival time                                                                                                                               0.354
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                     0.160


#End of timing report
