//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	unPivotVecKernel

.visible .entry unPivotVecKernel(
	.param .u64 unPivotVecKernel_param_0,
	.param .u32 unPivotVecKernel_param_1,
	.param .u64 unPivotVecKernel_param_2,
	.param .u32 unPivotVecKernel_param_3,
	.param .u32 unPivotVecKernel_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<54>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd16, [unPivotVecKernel_param_0];
	ld.param.u32 	%r50, [unPivotVecKernel_param_1];
	ld.param.u64 	%rd17, [unPivotVecKernel_param_2];
	ld.param.u32 	%r29, [unPivotVecKernel_param_3];
	ld.param.u32 	%r30, [unPivotVecKernel_param_4];
	cvta.to.global.u64 	%rd1, %rd17;
	cvta.to.global.u64 	%rd2, %rd16;
	mov.u32 	%r31, %ntid.x;
	mov.u32 	%r32, %ctaid.x;
	mov.u32 	%r33, %tid.x;
	mad.lo.s32 	%r1, %r32, %r31, %r33;
	setp.ge.s32 	%p1, %r1, %r30;
	@%p1 bra 	$L__BB0_18;

	mul.lo.s32 	%r2, %r1, %r29;
	setp.lt.s32 	%p2, %r50, 1;
	@%p2 bra 	$L__BB0_18;

	add.s32 	%r3, %r2, -1;
	not.b32 	%r34, %r50;
	max.s32 	%r35, %r34, -2;
	add.s32 	%r4, %r35, %r50;
	add.s32 	%r36, %r4, 2;
	and.b32  	%r49, %r36, 3;
	setp.eq.s32 	%p3, %r49, 0;
	@%p3 bra 	$L__BB0_7;

	add.s32 	%r37, %r50, %r2;
	add.s32 	%r47, %r37, -1;
	mul.wide.s32 	%rd18, %r37, 8;
	add.s64 	%rd19, %rd1, %rd18;
	add.s64 	%rd37, %rd19, -8;
	mul.wide.s32 	%rd20, %r37, 4;
	add.s64 	%rd21, %rd2, %rd20;
	add.s64 	%rd36, %rd21, -4;

$L__BB0_4:
	.pragma "nounroll";
	add.s32 	%r50, %r50, -1;
	ld.global.u32 	%r38, [%rd36];
	add.s32 	%r11, %r3, %r38;
	setp.eq.s32 	%p4, %r47, %r11;
	@%p4 bra 	$L__BB0_6;

	ld.global.f64 	%fd1, [%rd37];
	mul.wide.s32 	%rd22, %r11, 8;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.f64 	%fd2, [%rd23];
	st.global.f64 	[%rd37], %fd2;
	st.global.f64 	[%rd23], %fd1;

$L__BB0_6:
	add.s32 	%r49, %r49, -1;
	add.s32 	%r47, %r47, -1;
	add.s64 	%rd37, %rd37, -8;
	add.s64 	%rd36, %rd36, -4;
	setp.ne.s32 	%p5, %r49, 0;
	@%p5 bra 	$L__BB0_4;

$L__BB0_7:
	add.s32 	%r39, %r4, 1;
	setp.lt.u32 	%p6, %r39, 3;
	@%p6 bra 	$L__BB0_18;

	add.s32 	%r52, %r50, %r2;
	add.s32 	%r53, %r52, -1;
	add.s32 	%r51, %r50, 4;
	mul.wide.s32 	%rd24, %r52, 8;
	add.s64 	%rd25, %rd1, %rd24;
	add.s64 	%rd38, %rd25, -16;
	mul.wide.s32 	%rd26, %r52, 4;
	add.s64 	%rd27, %rd2, %rd26;
	add.s64 	%rd39, %rd27, -4;

$L__BB0_9:
	ld.global.u32 	%r40, [%rd39];
	add.s32 	%r21, %r3, %r40;
	setp.eq.s32 	%p7, %r53, %r21;
	add.s64 	%rd13, %rd38, -16;
	@%p7 bra 	$L__BB0_11;

	ld.global.f64 	%fd3, [%rd13+24];
	mul.wide.s32 	%rd28, %r21, 8;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.f64 	%fd4, [%rd29];
	st.global.f64 	[%rd13+24], %fd4;
	st.global.f64 	[%rd29], %fd3;

$L__BB0_11:
	add.s32 	%r41, %r52, -2;
	ld.global.u32 	%r42, [%rd39+-4];
	add.s32 	%r22, %r3, %r42;
	setp.eq.s32 	%p8, %r41, %r22;
	@%p8 bra 	$L__BB0_13;

	ld.global.f64 	%fd5, [%rd13+16];
	mul.wide.s32 	%rd30, %r22, 8;
	add.s64 	%rd31, %rd1, %rd30;
	ld.global.f64 	%fd6, [%rd31];
	st.global.f64 	[%rd13+16], %fd6;
	st.global.f64 	[%rd31], %fd5;

$L__BB0_13:
	add.s32 	%r43, %r53, -2;
	ld.global.u32 	%r44, [%rd39+-8];
	add.s32 	%r23, %r3, %r44;
	setp.eq.s32 	%p9, %r43, %r23;
	@%p9 bra 	$L__BB0_15;

	ld.global.f64 	%fd7, [%rd13+8];
	mul.wide.s32 	%rd32, %r23, 8;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f64 	%fd8, [%rd33];
	st.global.f64 	[%rd13+8], %fd8;
	st.global.f64 	[%rd33], %fd7;

$L__BB0_15:
	add.s32 	%r45, %r53, -3;
	ld.global.u32 	%r46, [%rd39+-12];
	add.s32 	%r24, %r3, %r46;
	setp.eq.s32 	%p10, %r45, %r24;
	@%p10 bra 	$L__BB0_17;

	ld.global.f64 	%fd9, [%rd13];
	mul.wide.s32 	%rd34, %r24, 8;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.f64 	%fd10, [%rd35];
	st.global.f64 	[%rd13], %fd10;
	st.global.f64 	[%rd35], %fd9;

$L__BB0_17:
	add.s32 	%r53, %r53, -4;
	add.s32 	%r52, %r52, -4;
	add.s64 	%rd38, %rd38, -32;
	add.s32 	%r51, %r51, -4;
	setp.gt.s32 	%p11, %r51, 4;
	add.s64 	%rd39, %rd39, -16;
	@%p11 bra 	$L__BB0_9;

$L__BB0_18:
	ret;

}

