{
  "module_name": "dcore0_tpc0_cfg_special_regs.h",
  "hash_id": "3ebe7cf2daddc6ec15b84224254a9270dc92602e7ae1652331a45c88500d25a9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_tpc0_cfg_special_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_TPC0_CFG_SPECIAL_REGS_H_\n#define ASIC_REG_DCORE0_TPC0_CFG_SPECIAL_REGS_H_\n\n \n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_0 0x400BE80\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_1 0x400BE84\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_2 0x400BE88\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_3 0x400BE8C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_4 0x400BE90\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_5 0x400BE94\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_6 0x400BE98\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_7 0x400BE9C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_8 0x400BEA0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_9 0x400BEA4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_10 0x400BEA8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_11 0x400BEAC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_12 0x400BEB0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_13 0x400BEB4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_14 0x400BEB8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_15 0x400BEBC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_16 0x400BEC0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_17 0x400BEC4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_18 0x400BEC8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_19 0x400BECC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_20 0x400BED0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_21 0x400BED4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_22 0x400BED8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_23 0x400BEDC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_24 0x400BEE0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_25 0x400BEE4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_26 0x400BEE8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_27 0x400BEEC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_28 0x400BEF0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_29 0x400BEF4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_30 0x400BEF8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_PRIV_31 0x400BEFC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_GW_DATA 0x400BF00\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_GW_REQ 0x400BF04\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_NUMOF 0x400BF0C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_ECC_SEL 0x400BF10\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_ECC_CTL 0x400BF14\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_ECC_ERR_MASK 0x400BF18\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_ECC_GLBL_ERR_MASK 0x400BF1C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_ECC_ERR_STS 0x400BF20\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_ECC_ERR_ADDR 0x400BF24\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_MEM_RM 0x400BF28\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_ERR_MASK 0x400BF40\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_ERR_ADDR 0x400BF44\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_ERR_CAUSE 0x400BF48\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_0 0x400BF60\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_1 0x400BF64\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_2 0x400BF68\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SPARE_3 0x400BF6C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_0 0x400BF80\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_1 0x400BF84\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_2 0x400BF88\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_3 0x400BF8C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_4 0x400BF90\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_5 0x400BF94\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_6 0x400BF98\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_7 0x400BF9C\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_8 0x400BFA0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_9 0x400BFA4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_10 0x400BFA8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_11 0x400BFAC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_12 0x400BFB0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_13 0x400BFB4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_14 0x400BFB8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_15 0x400BFBC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_16 0x400BFC0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_17 0x400BFC4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_18 0x400BFC8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_19 0x400BFCC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_20 0x400BFD0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_21 0x400BFD4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_22 0x400BFD8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_23 0x400BFDC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_24 0x400BFE0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_25 0x400BFE4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_26 0x400BFE8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_27 0x400BFEC\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_28 0x400BFF0\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_29 0x400BFF4\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_30 0x400BFF8\n\n#define mmDCORE0_TPC0_CFG_SPECIAL_GLBL_SEC_31 0x400BFFC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}