{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2023.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.77"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "51", "@dc": "51", "@oc": "51", "@id": "40438901", "text": ":facetid:toc:db/conf/fpga/fpga2023.bht"}}, "hits": {"@total": "51", "@computed": "51", "@sent": "51", "@first": "0", "hit": [{"@score": "1", "@id": "125051", "info": {"authors": {"author": [{"@pid": "95/1849", "text": "Kaveh Aasaraai"}, {"@pid": "53/142", "text": "Emanuele Cesena"}, {"@pid": "331/5227", "text": "Rahul Maganti"}, {"@pid": "331/5169", "text": "Nicolas Stalder"}, {"@pid": "249/3216", "text": "Javier Varela"}, {"@pid": "20/4994", "text": "Kevin Bowers"}]}, "title": "Cyclone-NTT: An NTT/FFT Architecture Using Quasi-Streaming of Large Datasets on DDR- and HBM-based FPGA Platforms.", "venue": "FPGA", "pages": "47", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AasaraaiCMSVB23", "doi": "10.1145/3543622.3573143", "ee": "https://doi.org/10.1145/3543622.3573143", "url": "https://dblp.org/rec/conf/fpga/AasaraaiCMSVB23"}, "url": "URL#125051"}, {"@score": "1", "@id": "125052", "info": {"authors": {"author": {"@pid": "a/SPAmarasinghe", "text": "Saman P. Amarasinghe"}}, "title": "Compiler Support for Structured Data.", "venue": "FPGA", "pages": "1-2", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Amarasinghe23", "doi": "10.1145/3543622.3578887", "ee": "https://doi.org/10.1145/3543622.3578887", "url": "https://dblp.org/rec/conf/fpga/Amarasinghe23"}, "url": "URL#125052"}, {"@score": "1", "@id": "125053", "info": {"authors": {"author": {"@pid": "123/6117-2", "text": "Nick Brown 0002"}}, "title": "Exploring the Versal AI Engines for Accelerating Stencil-based Atmospheric Advection Simulation.", "venue": "FPGA", "pages": "91-97", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Brown23", "doi": "10.1145/3543622.3573047", "ee": "https://doi.org/10.1145/3543622.3573047", "url": "https://dblp.org/rec/conf/fpga/Brown23"}, "url": "URL#125053"}, {"@score": "1", "@id": "125054", "info": {"authors": {"author": [{"@pid": "60/7674", "text": "Lei Cai"}, {"@pid": "02/736", "text": "Jing Wang"}, {"@pid": "314/6322", "text": "Lianfeng Yu"}, {"@pid": "161/0839", "text": "Bonan Yan"}, {"@pid": "119/4285", "text": "Yaoyu Tao"}, {"@pid": "212/7311", "text": "Yuchao Yang"}]}, "title": "Accelerating Neural-ODE Inference on FPGAs with Two-Stage Structured Pruning and History-based Stepsize Search.", "venue": "FPGA", "pages": "177-183", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CaiWYYTY23", "doi": "10.1145/3543622.3573044", "ee": "https://doi.org/10.1145/3543622.3573044", "url": "https://dblp.org/rec/conf/fpga/CaiWYYTY23"}, "url": "URL#125054"}, {"@score": "1", "@id": "125055", "info": {"authors": {"author": [{"@pid": "315/3081", "text": "Yongzheng Chen"}, {"@pid": "99/6515-7", "text": "Gang Wu 0007"}]}, "title": "A Flexible Toolflow for Mapping CNN Models to High Performance FPGA-based Accelerators.", "venue": "FPGA", "pages": "232", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Chen023", "doi": "10.1145/3543622.3573131", "ee": "https://doi.org/10.1145/3543622.3573131", "url": "https://dblp.org/rec/conf/fpga/Chen023"}, "url": "URL#125055"}, {"@score": "1", "@id": "125056", "info": {"authors": {"author": [{"@pid": "184/7077", "text": "Ruiqi Chen"}, {"@pid": "133/7180", "text": "Haoyang Zhang"}, {"@pid": "307/9060", "text": "Yuhanxiao Ma"}, {"@pid": "336/2925", "text": "Enhao Tang"}, {"@pid": "12/5028", "text": "Shun Li"}, {"@pid": "235/9434", "text": "Yanxiang Zhu"}, {"@pid": "50/5754", "text": "Jun Yu"}, {"@pid": "05/1958-5", "text": "Kun Wang 0005"}]}, "title": "Graph-OPU: An FPGA-Based Overlay Processor for Graph Neural Networks.", "venue": "FPGA", "pages": "49", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChenZMTLZYW23", "doi": "10.1145/3543622.3573152", "ee": "https://doi.org/10.1145/3543622.3573152", "url": "https://dblp.org/rec/conf/fpga/ChenZMTLZYW23"}, "url": "URL#125056"}, {"@score": "1", "@id": "125057", "info": {"authors": {"author": [{"@pid": "220/8746", "text": "Tuo Dai"}, {"@pid": "258/0232", "text": "Bizhao Shi"}, {"@pid": "30/6124", "text": "Guojie Luo"}]}, "title": "Weave: Abstraction for Accelerator Integration of Generated Modules.", "venue": "FPGA", "pages": "51", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DaiSL23", "doi": "10.1145/3543622.3573176", "ee": "https://doi.org/10.1145/3543622.3573176", "url": "https://dblp.org/rec/conf/fpga/DaiSL23"}, "url": "URL#125057"}, {"@score": "1", "@id": "125058", "info": {"authors": {"author": {"@pid": "80/9858", "text": "Jaideep Dastidar"}}, "title": "FPGAs and Their Evolving Role in Domain Specific Architectures: A Case Study of the AMD 400G Adaptive SmartNIC/DPU SoC.", "venue": "FPGA", "pages": "151", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Dastidar23", "doi": "10.1145/3543622.3578888", "ee": "https://doi.org/10.1145/3543622.3578888", "url": "https://dblp.org/rec/conf/fpga/Dastidar23"}, "url": "URL#125058"}, {"@score": "1", "@id": "125059", "info": {"authors": {"author": [{"@pid": "286/1946", "text": "Colin Drewes"}, {"@pid": "284/7960", "text": "Olivia Weng"}, {"@pid": "229/9750", "text": "Keegan Ryan"}, {"@pid": "170/2873", "text": "Bill Hunter"}, {"@pid": "20/1712", "text": "Christopher McCarty"}, {"@pid": "15/3231", "text": "Ryan Kastner"}, {"@pid": "136/3850", "text": "Dustin Richmond"}]}, "title": "Turn on, Tune in, Listen up: Maximizing Side-Channel Recovery in Time-to-Digital Converters.", "venue": "FPGA", "pages": "111-122", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DrewesWRHMKR23", "doi": "10.1145/3543622.3573193", "ee": "https://doi.org/10.1145/3543622.3573193", "url": "https://dblp.org/rec/conf/fpga/DrewesWRHMKR23"}, "url": "URL#125059"}, {"@score": "1", "@id": "125060", "info": {"authors": {"author": [{"@pid": "143/2011", "text": "Linfeng Du"}, {"@pid": "206/9107", "text": "Tingyuan Liang"}, {"@pid": "24/9978", "text": "Sharad Sinha"}, {"@pid": "229/4361", "text": "Zhiyao Xie"}, {"@pid": "10/4661-12", "text": "Wei Zhang 0012"}]}, "title": "FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs.", "venue": "FPGA", "pages": "15-25", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/DuLSX023", "doi": "10.1145/3543622.3573188", "ee": "https://doi.org/10.1145/3543622.3573188", "url": "https://dblp.org/rec/conf/fpga/DuLSX023"}, "url": "URL#125060"}, {"@score": "1", "@id": "125061", "info": {"authors": {"author": [{"@pid": "339/8814", "text": "Ayatallah Elakhras"}, {"@pid": "339/8941", "text": "Riya Sawhney"}, {"@pid": "193/4432", "text": "Andrea Guerrieri"}, {"@pid": "200/2746", "text": "Lana Josipovic"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Straight to the Queue: Fast Load-Store Queue Allocation in Dataflow Circuits.", "venue": "FPGA", "pages": "39-45", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ElakhrasSGJI23", "doi": "10.1145/3543622.3573050", "ee": "https://doi.org/10.1145/3543622.3573050", "url": "https://dblp.org/rec/conf/fpga/ElakhrasSGJI23"}, "url": "URL#125061"}, {"@score": "1", "@id": "125062", "info": {"authors": {"author": [{"@pid": "137/6192", "text": "Longfei Fan"}, {"@pid": "77/928", "text": "Chang Wu"}]}, "title": "FPGA Technology Mapping with Adaptive Gate Decomposition.", "venue": "FPGA", "pages": "135-140", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FanW23", "doi": "10.1145/3543622.3573048", "ee": "https://doi.org/10.1145/3543622.3573048", "url": "https://dblp.org/rec/conf/fpga/FanW23"}, "url": "URL#125062"}, {"@score": "1", "@id": "125063", "info": {"authors": {"author": [{"@pid": "238/5525", "text": "Dimitrios Gourounas"}, {"@pid": "177/5432", "text": "Bagus Hanindhito"}, {"@pid": "303/3223", "text": "Arash Fathi"}, {"@pid": "57/9286", "text": "Dimitar Trenev"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy Kurian John"}, {"@pid": "96/2951", "text": "Andreas Gerstlauer"}]}, "title": "LAWS: Large-Scale Accelerated Wave Simulations on FPGAs.", "venue": "FPGA", "pages": "230", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GourounasHFTJG23", "doi": "10.1145/3543622.3573160", "ee": "https://doi.org/10.1145/3543622.3573160", "url": "https://dblp.org/rec/conf/fpga/GourounasHFTJG23"}, "url": "URL#125063"}, {"@score": "1", "@id": "125064", "info": {"authors": {"author": {"@pid": "45/4481", "text": "Jonathan W. Greene"}}, "title": "FPGA Mux Usage and Routability Estimates without Explicit Routing.", "venue": "FPGA", "pages": "141-147", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Greene23", "doi": "10.1145/3543622.3573045", "ee": "https://doi.org/10.1145/3543622.3573045", "url": "https://dblp.org/rec/conf/fpga/Greene23"}, "url": "URL#125064"}, {"@score": "1", "@id": "125065", "info": {"authors": {"author": [{"@pid": "236/6718", "text": "Sergey Gribok"}, {"@pid": "31/8122", "text": "Bogdan Pasca 0001"}, {"@pid": "86/4036", "text": "Martin Langhammer"}]}, "title": "CSAIL2019 Crypto-Puzzle Solver Architecture.", "venue": "FPGA", "pages": "197-207", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Gribok0L23", "doi": "10.1145/3543622.3573184", "ee": "https://doi.org/10.1145/3543622.3573184", "url": "https://dblp.org/rec/conf/fpga/Gribok0L23"}, "url": "URL#125065"}, {"@score": "1", "@id": "125066", "info": {"authors": {"author": [{"@pid": "339/8677", "text": "Andrew David Gunter"}, {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}]}, "title": "Towards a Machine Learning Approach to Predicting the Difficulty of FPGA Routing Problems.", "venue": "FPGA", "pages": "231", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GunterW23", "doi": "10.1145/3543622.3573135", "ee": "https://doi.org/10.1145/3543622.3573135", "url": "https://dblp.org/rec/conf/fpga/GunterW23"}, "url": "URL#125066"}, {"@score": "1", "@id": "125067", "info": {"authors": {"author": [{"@pid": "261/7710", "text": "Chuliang Guo"}, {"@pid": "226/6551", "text": "Binglei Lou"}, {"@pid": "222/1506", "text": "Xueyuan Liu"}, {"@pid": "23/5076", "text": "David Boland"}, {"@pid": "54/222", "text": "Philip H. W. Leong"}]}, "title": "Single-Batch CNN Training using Block Minifloats on FPGAs.", "venue": "FPGA", "pages": "53", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GuoLLBL23", "doi": "10.1145/3543622.3573171", "ee": "https://doi.org/10.1145/3543622.3573171", "url": "https://dblp.org/rec/conf/fpga/GuoLLBL23"}, "url": "URL#125067"}, {"@score": "1", "@id": "125068", "info": {"authors": {"author": [{"@pid": "175/6204", "text": "Dana How"}, {"@pid": "271/2988", "text": "Tim Ansell"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "69/9034", "text": "Chris Lavin"}, {"@pid": "339/8860", "text": "Ted Speers"}, {"@pid": "48/9513", "text": "Pierre-Emmanuel Gaillardon"}]}, "title": "Open-source and FPGAs: Hardware, Software, Both or None?", "venue": "FPGA", "pages": "149", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HowABLSG23", "doi": "10.1145/3543622.3579026", "ee": "https://doi.org/10.1145/3543622.3579026", "url": "https://dblp.org/rec/conf/fpga/HowABLSG23"}, "url": "URL#125068"}, {"@score": "1", "@id": "125069", "info": {"authors": {"author": [{"@pid": "212/7422", "text": "Mingqiang Huang"}, {"@pid": "313/5735", "text": "Yucen Liu"}, {"@pid": "328/8640", "text": "Sixiao Huang"}, {"@pid": "181/2853", "text": "Kai Li"}, {"@pid": "96/8979", "text": "Qiuping Wu"}, {"@pid": "64/4832-1", "text": "Hao Yu 0001"}]}, "title": "Multi-bit-width CNN Accelerator with Systolic-in-Systolic Dataflow and Single DSP Multiple Multiplication Scheme.", "venue": "FPGA", "pages": "229", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HuangLHLW023", "doi": "10.1145/3543622.3573209", "ee": "https://doi.org/10.1145/3543622.3573209", "url": "https://dblp.org/rec/conf/fpga/HuangLHLW023"}, "url": "URL#125069"}, {"@score": "1", "@id": "125070", "info": {"authors": {"author": [{"@pid": "323/5416", "text": "Saya Inagaki"}, {"@pid": "197/8171", "text": "Mingyu Yang"}, {"@pid": "37/4190-1", "text": "Yang Li 0001"}, {"@pid": "04/4429", "text": "Kazuo Sakiyama"}, {"@pid": "21/1239", "text": "Yuko Hara-Azumi"}]}, "title": "Power Side-channel Countermeasures for ARX Ciphers using High-level Synthesis.", "venue": "FPGA", "pages": "52", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/InagakiYLSH23", "doi": "10.1145/3543622.3573167", "ee": "https://doi.org/10.1145/3543622.3573167", "url": "https://dblp.org/rec/conf/fpga/InagakiYLSH23"}, "url": "URL#125070"}, {"@score": "1", "@id": "125071", "info": {"authors": {"author": [{"@pid": "248/5023", "text": "Wole Jaiyeoba"}, {"@pid": "149/4655", "text": "Nima Elyasi"}, {"@pid": "73/6184", "text": "Changho Choi"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}]}, "title": "ACTS: A Near-Memory FPGA Graph Processing Framework.", "venue": "FPGA", "pages": "79-89", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JaiyeobaECS23", "doi": "10.1145/3543622.3573180", "ee": "https://doi.org/10.1145/3543622.3573180", "url": "https://dblp.org/rec/conf/fpga/JaiyeobaECS23"}, "url": "URL#125071"}, {"@score": "1", "@id": "125072", "info": {"authors": {"author": {"@pid": "72/2511", "text": "Hyeong-Ju Kang"}}, "title": "AoCStream: All-on-Chip CNN Accelerator With Stream-Based Line-Buffer Architecture.", "venue": "FPGA", "pages": "48", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Kang23", "doi": "10.1145/3543622.3573141", "ee": "https://doi.org/10.1145/3543622.3573141", "url": "https://dblp.org/rec/conf/fpga/Kang23"}, "url": "URL#125072"}, {"@score": "1", "@id": "125073", "info": {"authors": {"author": [{"@pid": "339/8936", "text": "Alireza Khataei"}, {"@pid": "07/2202", "text": "Gaurav Singh"}, {"@pid": "b/KiaBazargan", "text": "Kia Bazargan"}]}, "title": "Approximate Hybrid Binary-Unary Computing with Applications in BERT Language Model and Image Processing.", "venue": "FPGA", "pages": "165-175", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KhataeiSB23", "doi": "10.1145/3543622.3573181", "ee": "https://doi.org/10.1145/3543622.3573181", "url": "https://dblp.org/rec/conf/fpga/KhataeiSB23"}, "url": "URL#125073"}, {"@score": "1", "@id": "125074", "info": {"authors": {"author": [{"@pid": "76/7842", "text": "Jinfeng Li"}, {"@pid": "90/6246", "text": "Yahong Rosa Zheng"}]}, "title": "FPGA Acceleration for Successive Interference Cancellation in Severe Multipath Acoustic Communication Channels.", "venue": "FPGA", "pages": "233", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiZ23", "doi": "10.1145/3543622.3573149", "ee": "https://doi.org/10.1145/3543622.3573149", "url": "https://dblp.org/rec/conf/fpga/LiZ23"}, "url": "URL#125074"}, {"@score": "1", "@id": "125075", "info": {"authors": {"author": [{"@pid": "50/474", "text": "Chaoqiang Liu"}, {"@pid": "84/33", "text": "Haifeng Liu"}, {"@pid": "68/6274-3", "text": "Long Zheng 0003"}, {"@pid": "39/6301-13", "text": "Yu Huang 0013"}, {"@pid": "00/1174", "text": "Xiangyu Ye"}, {"@pid": "56/4402", "text": "Xiaofei Liao"}, {"@pid": "98/4156", "text": "Hai Jin 0001"}]}, "title": "FNNG: A High-Performance FPGA-based Accelerator for K-Nearest Neighbor Graph Construction.", "venue": "FPGA", "pages": "67-77", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LiuL00YL023", "doi": "10.1145/3543622.3573189", "ee": "https://doi.org/10.1145/3543622.3573189", "url": "https://dblp.org/rec/conf/fpga/LiuL00YL023"}, "url": "URL#125075"}, {"@score": "1", "@id": "125076", "info": {"authors": {"author": [{"@pid": "76/6319", "text": "Michael Lo"}, {"@pid": "90/8053", "text": "Young-kyu Choi"}, {"@pid": "214/9831", "text": "Weikang Qiao"}, {"@pid": "c/MCFrankChang", "text": "Mau-Chung Frank Chang"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "HMLib: Efficient Data Transfer for HLS Using Host Memory.", "venue": "FPGA", "pages": "50", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LoCQCC23", "doi": "10.1145/3543622.3573157", "ee": "https://doi.org/10.1145/3543622.3573157", "url": "https://dblp.org/rec/conf/fpga/LoCQCC23"}, "url": "URL#125076"}, {"@score": "1", "@id": "125077", "info": {"authors": {"author": [{"@pid": "339/8961", "text": "Meghna Mandava"}, {"@pid": "37/1234", "text": "Deming Chen"}]}, "title": "Nimblock: Scheduling for Fine-grained FPGA Sharing through Virtualization.", "venue": "FPGA", "pages": "49", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MandavaC23", "doi": "10.1145/3543622.3573164", "ee": "https://doi.org/10.1145/3543622.3573164", "url": "https://dblp.org/rec/conf/fpga/MandavaC23"}, "url": "URL#125077"}, {"@score": "1", "@id": "125078", "info": {"authors": {"author": {"@pid": "212/8771", "text": "Ross Martin"}}, "title": "An Efficient High-Speed FFT Implementation.", "venue": "FPGA", "pages": "50", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Martin23", "doi": "10.1145/3543622.3573139", "ee": "https://doi.org/10.1145/3543622.3573139", "url": "https://dblp.org/rec/conf/fpga/Martin23"}, "url": "URL#125078"}, {"@score": "1", "@id": "125079", "info": {"authors": {"author": [{"@pid": "133/0658", "text": "Yuan Meng"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "A Framework for Monte-Carlo Tree Search on CPU-FPGA Heterogeneous Platform via on-chip Dynamic Tree Management.", "venue": "FPGA", "pages": "235-245", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MengKP23", "doi": "10.1145/3543622.3573177", "ee": "https://doi.org/10.1145/3543622.3573177", "url": "https://dblp.org/rec/conf/fpga/MengKP23"}, "url": "URL#125079"}, {"@score": "1", "@id": "125080", "info": {"authors": {"author": [{"@pid": "266/6823", "text": "Mehdi Moghaddamfar"}, {"@pid": "89/6071", "text": "Norman May"}, {"@pid": "186/8776", "text": "Christian F\u00e4rber"}, {"@pid": "l/WLehner", "text": "Wolfgang Lehner"}, {"@pid": "29/414", "text": "Akash Kumar 0001"}]}, "title": "A Study of Early Aggregation in Database Query Processing on FPGAs.", "venue": "FPGA", "pages": "55-65", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MoghaddamfarMFL23", "doi": "10.1145/3543622.3573194", "ee": "https://doi.org/10.1145/3543622.3573194", "url": "https://dblp.org/rec/conf/fpga/MoghaddamfarMFL23"}, "url": "URL#125080"}, {"@score": "1", "@id": "125081", "info": {"authors": {"author": [{"@pid": "204/6117", "text": "Sergiu Mosanu"}, {"@pid": "322/4210", "text": "Joshua Fixelle"}, {"@pid": "s/KevinSkadron", "text": "Kevin Skadron"}, {"@pid": "s/MirceaRStan", "text": "Mircea Stan"}]}, "title": "FreezeTime: Towards System Emulation through Architectural Virtualization.", "venue": "FPGA", "pages": "234", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MosanuFSS23", "doi": "10.1145/3543622.3573150", "ee": "https://doi.org/10.1145/3543622.3573150", "url": "https://dblp.org/rec/conf/fpga/MosanuFSS23"}, "url": "URL#125081"}, {"@score": "1", "@id": "125082", "info": {"authors": {"author": [{"@pid": "286/5599", "text": "Vishak Narayanan"}, {"@pid": "311/8898", "text": "Rohit Sahu"}, {"@pid": "254/9250", "text": "Jidong Sun"}, {"@pid": "136/7930", "text": "Henry Duwe"}]}, "title": "BOBBER A Prototyping Platform for Batteryless Intermittent Accelerators.", "venue": "FPGA", "pages": "221-228", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NarayananSSD23", "doi": "10.1145/3543622.3573046", "ee": "https://doi.org/10.1145/3543622.3573046", "url": "https://dblp.org/rec/conf/fpga/NarayananSSD23"}, "url": "URL#125082"}, {"@score": "1", "@id": "125083", "info": {"authors": {"author": [{"@pid": "152/5687", "text": "Stefan Nikolic"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Regularity Matters: Designing Practical FPGA Switch-Blocks.", "venue": "FPGA", "pages": "99-109", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/NikolicI23", "doi": "10.1145/3543622.3573192", "ee": "https://doi.org/10.1145/3543622.3573192", "url": "https://dblp.org/rec/conf/fpga/NikolicI23"}, "url": "URL#125083"}, {"@score": "1", "@id": "125084", "info": {"authors": {"author": [{"@pid": "339/8786", "text": "Tim Oberschulte"}, {"@pid": "339/8843", "text": "Jakob Marten"}, {"@pid": "71/5087", "text": "Holger Blume"}]}, "title": "Fault Detection on Multi COTS FPGA Systems for Physics Experiments on the International Space Station.", "venue": "FPGA", "pages": "48", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OberschulteMB23", "doi": "10.1145/3543622.3573148", "ee": "https://doi.org/10.1145/3543622.3573148", "url": "https://dblp.org/rec/conf/fpga/OberschulteMB23"}, "url": "URL#125084"}, {"@score": "1", "@id": "125085", "info": {"authors": {"author": [{"@pid": "294/1147", "text": "Rakin Muhammad Shadab"}, {"@pid": "86/6331", "text": "Yu Zou"}, {"@pid": "294/0918", "text": "Sanjay Gandham"}, {"@pid": "92/3220", "text": "Mingjie Lin"}]}, "title": "OMT: A Demand-Adaptive, Hardware-Targeted Bonsai Merkle Tree Framework for Embedded Heterogeneous Memory Platform.", "venue": "FPGA", "pages": "47", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShadabZGL23", "doi": "10.1145/3543622.3573165", "ee": "https://doi.org/10.1145/3543622.3573165", "url": "https://dblp.org/rec/conf/fpga/ShadabZGL23"}, "url": "URL#125085"}, {"@score": "1", "@id": "125086", "info": {"authors": {"author": [{"@pid": "80/7134", "text": "Kan Shi"}, {"@pid": "339/8990", "text": "Shuoxiang Xu"}, {"@pid": "339/8697", "text": "Yuhan Diao"}, {"@pid": "23/5076", "text": "David Boland"}, {"@pid": "08/6937", "text": "Yungang Bao"}]}, "title": "ENCORE: Efficient Architecture Verification Framework with FPGA Acceleration.", "venue": "FPGA", "pages": "209-219", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShiXDBB23", "doi": "10.1145/3543622.3573187", "ee": "https://doi.org/10.1145/3543622.3573187", "url": "https://dblp.org/rec/conf/fpga/ShiXDBB23"}, "url": "URL#125086"}, {"@score": "1", "@id": "125087", "info": {"authors": {"author": [{"@pid": "276/3929", "text": "Shashwat Shrivastava"}, {"@pid": "152/5687", "text": "Stefan Nikolic"}, {"@pid": "75/7863", "text": "Chirag Ravishankar"}, {"@pid": "158/8088", "text": "Dinesh Gaitonde"}, {"@pid": "68/11156", "text": "Mirjana Stojilovic"}]}, "title": "Mitigating the Last-Mile Bottleneck: A Two-Step Approach For Faster Commercial FPGA Routing.", "venue": "FPGA", "pages": "231", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShrivastavaNRGS23", "doi": "10.1145/3543622.3573161", "ee": "https://doi.org/10.1145/3543622.3573161", "url": "https://dblp.org/rec/conf/fpga/ShrivastavaNRGS23"}, "url": "URL#125087"}, {"@score": "1", "@id": "125088", "info": {"authors": {"author": [{"@pid": "00/6020", "text": "Lin Shu"}, {"@pid": "89/7062", "text": "Long Xiao"}, {"@pid": "183/4313", "text": "Yafang Song"}, {"@pid": "339/8759", "text": "Qiuxiang Fan"}, {"@pid": "339/8695", "text": "Guitian Fang"}, {"@pid": "80/4735", "text": "Jie Hao"}]}, "title": "A Fractal Astronomical Correlator Based on FPGA Cluster with Scalability.", "venue": "FPGA", "pages": "52", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShuXSFFH23", "doi": "10.1145/3543622.3573132", "ee": "https://doi.org/10.1145/3543622.3573132", "url": "https://dblp.org/rec/conf/fpga/ShuXSFFH23"}, "url": "URL#125088"}, {"@score": "1", "@id": "125089", "info": {"authors": {"author": [{"@pid": "163/3673", "text": "Linghao Song"}, {"@pid": "226/3843", "text": "Licheng Guo"}, {"@pid": "283/6904", "text": "Suhail Basalama"}, {"@pid": "169/9784", "text": "Yuze Chi"}, {"@pid": "73/1648", "text": "Robert F. Lucas"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}]}, "title": "Callipepla: Stream Centric Instruction Set and Mixed Precision for Accelerating Conjugate Gradient Solver.", "venue": "FPGA", "pages": "247-258", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SongGBCLC23", "doi": "10.1145/3543622.3573182", "ee": "https://doi.org/10.1145/3543622.3573182", "url": "https://dblp.org/rec/conf/fpga/SongGBCLC23"}, "url": "URL#125089"}, {"@score": "1", "@id": "125090", "info": {"authors": {"author": [{"@pid": "179/3087", "text": "Emanuele Del Sozzo"}, {"@pid": "224/1533", "text": "Davide Conficconi"}, {"@pid": "94/5486", "text": "Marco D. Santambrogio"}, {"@pid": "62/699", "text": "Kentaro Sano"}]}, "title": "Senju: A Framework for the Design of Highly Parallel FPGA-based Iterative Stencil Loop Accelerators.", "venue": "FPGA", "pages": "233", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SozzoCSS23", "doi": "10.1145/3543622.3573170", "ee": "https://doi.org/10.1145/3543622.3573170", "url": "https://dblp.org/rec/conf/fpga/SozzoCSS23"}, "url": "URL#125090"}, {"@score": "1", "@id": "125091", "info": {"authors": {"author": [{"@pid": "53/4558", "text": "Bharat Sukhwani"}, {"@pid": "09/10926", "text": "Mohit Kapur"}, {"@pid": "266/2982", "text": "Alda Ohmacht"}, {"@pid": "21/9709", "text": "Liran Schour"}, {"@pid": "72/6058", "text": "Martin Ohmacht"}, {"@pid": "11/6747", "text": "Chris Ward"}, {"@pid": "78/8707", "text": "Chuck Haymes"}, {"@pid": "22/3168", "text": "Sameh W. Asaad"}]}, "title": "Janus: An Experimental Reconfigurable SmartNIC with P4 Programmability and SDN Isolation.", "venue": "FPGA", "pages": "230", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SukhwaniKOSOWHA23", "doi": "10.1145/3543622.3573158", "ee": "https://doi.org/10.1145/3543622.3573158", "url": "https://dblp.org/rec/conf/fpga/SukhwaniKOSOWHA23"}, "url": "URL#125091"}, {"@score": "1", "@id": "125092", "info": {"authors": {"author": [{"@pid": "277/7756", "text": "Zachary Susskind"}, {"@pid": "75/912", "text": "Aman Arora"}, {"@pid": "283/4823", "text": "Alan T. L. Bacellar"}, {"@pid": "140/0864", "text": "Diego Leonel Cadette Dutra"}, {"@pid": "250/7642", "text": "Igor D. S. Miranda"}, {"@pid": "b/MauricioBreternitz", "text": "Maur\u00edcio Breternitz"}, {"@pid": "75/6119", "text": "Priscila M. V. Lima"}, {"@pid": "f/FelipeMaiaGalvaoFranca", "text": "Felipe M. G. Fran\u00e7a"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy K. John"}]}, "title": "An FPGA-Based Weightless Neural Network for Edge Network Intrusion Detection.", "venue": "FPGA", "pages": "232", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SusskindABDMBLF23", "doi": "10.1145/3543622.3573140", "ee": "https://doi.org/10.1145/3543622.3573140", "url": "https://dblp.org/rec/conf/fpga/SusskindABDMBLF23"}, "url": "URL#125092"}, {"@score": "1", "@id": "125093", "info": {"authors": {"author": [{"@pid": "34/4799", "text": "Xuan Wang"}, {"@pid": "01/805", "text": "Lei Gong"}, {"@pid": "74/837", "text": "Jing Cao"}, {"@pid": "211/7977", "text": "Wenqi Lou"}, {"@pid": "02/7701", "text": "Weiya Wang"}, {"@pid": "w/ChaoWang3", "text": "Chao Wang 0003"}, {"@pid": "53/2969", "text": "Xuehai Zhou"}]}, "title": "hAP: A Spatial-von Neumann Heterogeneous Automata Processor with Optimized Resource and IO Overhead on FPGA.", "venue": "FPGA", "pages": "185-196", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WangGCLWWZ23", "doi": "10.1145/3543622.3573190", "ee": "https://doi.org/10.1145/3543622.3573190", "url": "https://dblp.org/rec/conf/fpga/WangGCLWWZ23"}, "url": "URL#125093"}, {"@score": "1", "@id": "125094", "info": {"authors": {"author": [{"@pid": "284/7960", "text": "Olivia Weng"}, {"@pid": "215/3827", "text": "Gabriel Marcano"}, {"@pid": "177/0119", "text": "Vladimir Loncar"}, {"@pid": "171/7938", "text": "Alireza Khodamoradi"}, {"@pid": "322/9246", "text": "Nojan Sheybani"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}, {"@pid": "49/799", "text": "Kristof Denolf"}, {"@pid": "218/6528", "text": "Javier Mauricio Duarte"}, {"@pid": "15/3231", "text": "Ryan Kastner"}]}, "title": "Adapting Skip Connections for Resource-Efficient FPGA Inference.", "venue": "FPGA", "pages": "229", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WengMLKSKDDK23", "doi": "10.1145/3543622.3573172", "ee": "https://doi.org/10.1145/3543622.3573172", "url": "https://dblp.org/rec/conf/fpga/WengMLKSKDDK23"}, "url": "URL#125094"}, {"@score": "1", "@id": "125095", "info": {"authors": {"author": [{"@pid": "203/9281", "text": "Sasindu Wijeratne"}, {"@pid": "264/6376", "text": "Ta-Yang Wang"}, {"@pid": "66/2538", "text": "Rajgopal Kannan"}, {"@pid": "p/ViktorKPrasanna", "text": "Viktor K. Prasanna"}]}, "title": "Accelerating Sparse MTTKRP for Tensor Decomposition on FPGA.", "venue": "FPGA", "pages": "259-269", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WijeratneWKP23", "doi": "10.1145/3543622.3573179", "ee": "https://doi.org/10.1145/3543622.3573179", "url": "https://dblp.org/rec/conf/fpga/WijeratneWKP23"}, "url": "URL#125095"}, {"@score": "1", "@id": "125096", "info": {"authors": {"author": [{"@pid": "259/0418", "text": "Andrew Elbert Wilson"}, {"@pid": "339/8629", "text": "Nathan Baker"}, {"@pid": "339/8680", "text": "Ethan Campbell"}, {"@pid": "339/8683", "text": "Jackson Sahleen"}, {"@pid": "52/827", "text": "Michael J. Wirthlin"}]}, "title": "Post-Radiation Fault Analysis of a High Reliability FPGA Linux SoC.", "venue": "FPGA", "pages": "123-133", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WilsonBCSW23", "doi": "10.1145/3543622.3573191", "ee": "https://doi.org/10.1145/3543622.3573191", "url": "https://dblp.org/rec/conf/fpga/WilsonBCSW23"}, "url": "URL#125096"}, {"@score": "1", "@id": "125097", "info": {"authors": {"author": [{"@pid": "339/8967", "text": "Linus Y. Wong"}, {"@pid": "34/4189", "text": "Jialiang Zhang"}, {"@pid": "181/2820-73", "text": "Jing Jane Li"}]}, "title": "DONGLE: Direct FPGA-Orchestrated NVMe Storage for HLS.", "venue": "FPGA", "pages": "3-13", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WongZL23", "doi": "10.1145/3543622.3573185", "ee": "https://doi.org/10.1145/3543622.3573185", "url": "https://dblp.org/rec/conf/fpga/WongZL23"}, "url": "URL#125097"}, {"@score": "1", "@id": "125098", "info": {"authors": {"author": [{"@pid": "121/1200", "text": "Jiahui Xu"}, {"@pid": "37/10790", "text": "Emmet Murphy"}, {"@pid": "98/290", "text": "Jordi Cortadella"}, {"@pid": "200/2746", "text": "Lana Josipovic"}]}, "title": "Eliminating Excessive Dynamism of Dataflow Circuits Using Model Checking.", "venue": "FPGA", "pages": "27-37", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuMCJ23", "doi": "10.1145/3543622.3573196", "ee": "https://doi.org/10.1145/3543622.3573196", "url": "https://dblp.org/rec/conf/fpga/XuMCJ23"}, "url": "URL#125098"}, {"@score": "1", "@id": "125099", "info": {"authors": {"author": [{"@pid": "76/934", "text": "Zhenyu Xu"}, {"@pid": "339/8985", "text": "Miaoxiang Yu"}, {"@pid": "47/3749-1", "text": "Qing Yang 0001"}, {"@pid": "339/8944", "text": "Yeonho Jeong"}, {"@pid": "64/5099", "text": "Tao Wei"}]}, "title": "A Novel FPGA Simulator Accelerating Reinforcement Learning-Based Design of Power Converters.", "venue": "FPGA", "pages": "51", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/XuYYJW23", "doi": "10.1145/3543622.3573136", "ee": "https://doi.org/10.1145/3543622.3573136", "url": "https://dblp.org/rec/conf/fpga/XuYYJW23"}, "url": "URL#125099"}, {"@score": "1", "@id": "125100", "info": {"authors": {"author": [{"@pid": "303/9759", "text": "Jinming Zhuang"}, {"@pid": "243/1089", "text": "Jason Lau"}, {"@pid": "262/6216", "text": "Hanchen Ye"}, {"@pid": "337/1310", "text": "Zhuoping Yang"}, {"@pid": "236/7522", "text": "Yubo Du"}, {"@pid": "147/1099", "text": "Jack Lo"}, {"@pid": "49/799", "text": "Kristof Denolf"}, {"@pid": "87/1366", "text": "Stephen Neuendorffer"}, {"@pid": "j/AKJones", "text": "Alex K. Jones"}, {"@pid": "37/3401", "text": "Jingtong Hu"}, {"@pid": "37/1234", "text": "Deming Chen"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "150/9436", "text": "Peipei Zhou 0001"}]}, "title": "CHARM: Composing Heterogeneous AcceleRators for Matrix Multiply on Versal ACAP Architecture.", "venue": "FPGA", "pages": "153-164", "year": "2023", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ZhuangLYYDLDNJH23", "doi": "10.1145/3543622.3573210", "ee": "https://doi.org/10.1145/3543622.3573210", "url": "https://dblp.org/rec/conf/fpga/ZhuangLYYDLDNJH23"}, "url": "URL#125100"}, {"@score": "1", "@id": "153737", "info": {"authors": {"author": [{"@pid": "i/PIenne", "text": "Paolo Ienne"}, {"@pid": "81/4227", "text": "Zhiru Zhang"}]}, "title": "Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2023, Monterey, CA, USA, February 12-14, 2023", "venue": "FPGA", "publisher": "ACM", "year": "2023", "type": "Editorship", "key": "conf/fpga/2023", "doi": "10.1145/3543622", "ee": "https://doi.org/10.1145/3543622", "url": "https://dblp.org/rec/conf/fpga/2023"}, "url": "URL#153737"}]}}}