`timescale 1ns / 1ps

`define Add 6'b100000
`define Sub 6'b100010
`define And 6'b100100
`define Or 6'b100101
`define Xor 6'b100110
`define Slt 6'b101010
`define Movz 6'b001010
`define Sll 6'b000000

`define Cal 6'b000000
`define Sw 6'b101011
`define Lw 6'b100011
`define Bne 6'b000101
`define J 6'000010


module cpu(
    input           clk,           // clock, 100MHz
    input           resetn,        // active low

    // debug signals
    output [31:0]   debug_wb_pc,    // å½“å‰æ­£åœ¨æ‰§è¡ŒæŒ‡ä»¤çš? PC
    output          debug_wb_rf_wen, // å½“å‰é€šç”¨å¯„å­˜å™¨ç»„çš„å†™ä½¿èƒ½ä¿¡å·
    output [4:0]    debug_wb_rf_addr,// å½“å‰é€šç”¨å¯„å­˜å™¨ç»„å†™å›çš„å¯„å­˜å™¨ç¼–å·
    output [31:0]   debug_wb_rf_wdata // å½“å‰æŒ‡ä»¤éœ?è¦å†™å›çš„æ•°æ®
    );


    
wire [31:0] bpc; //ä½œä¸ºè·³è½¬çš„å†…å®?
wire [31:0] npc; // chosen npc
wire [31:0] pc; // chosen pc (same as npc)
wire [1:0]  pcsourse ; // pc choice
wire        active; // æ ‡è¯†Lockeræ˜¯å¦å¯åŠ¨

wire [31:0] if_pc4; // answer for pc add 4
wire [31:0] if_inst; // taken instruction

wire [31:0] id_pc4; // same as if_pc4
wire [31:0] id_inst; // same as if_inst
wire [4:0]  id_rs; // as the addr of A
wire [4:0]  id_rt; // as the addr of B or detination
wire [4:0]  id_rd; // as the addr of destination
wire [15:0] id_offset; // as the offset of load and store function
wire [4:0]  id_base; // as the base addr
wire [25:0] id_index; // as the jump pcsourse
wire        id_wmem ; // write memery access
wire        id_wreg ; // write regfile access
wire [4:0]  id_aluc ; // alu function choice
wire [1:0]  id_m2reg; // write back data choice
wire [1:0]  id_regaddr; // write back reg address choice
wire [2:0]  id_asourse; // A data choice
wire [2:0]  id_bsourse; // B data choice
wire [4:0]  id_rn; // the addr of chosen reg
wire [31:0] id_ra; // ä»£è¡¨çš„æ˜¯è¯»å‡ºçš„Aå¯„å­˜å™¨ä¸­çš„å??
wire [31:0] id_rb; // ä»£è¡¨çš„æ˜¯è¯»å‡ºçš„Bå¯„å­˜å™¨ä¸­çš„å??
wire        id_equal; // ä»£è¡¨çš„æ˜¯Aå’ŒBæ˜¯å¦ç›¸ç­‰
wire [5:0]  id_op; // ä½œä¸ºCUçš„opè¾“å…¥
wire [5:0]  id_func; // ä½œä¸ºCUçš„funcè¾“å…¥
wire [4:0]  id_sa; // ä½œä¸ºCUçš„saè¾“å…¥
wire [31:0] id_imm; // ä½œä¸ºç«‹å³æ•°è¾“å…?
wire [31:0] id_cpc;// ä¼ é?’IDæ®µçš„PCå€?
wire        id_zero;// åˆ¤æ–­è¿™ä¸ªæ—¶å?™çš„Bçš„å?¼æ˜¯å¦ä¸º0
wire [31:0] id_chosen_inst;// å‘IDæ®µå†…æ’å…¥çš„æŒ‡ä»?


wire        ex_zero ; // get the Zero flag in ALU
wire        ex_wmem ; // write memery access
wire        ex_wreg ; // write regfile access
wire [4:0]  ex_aluc ; // alu function choice
wire [1:0]  ex_m2reg; // write back data choice
wire [2:0]  ex_asourse; // A data choice (for base)
wire [2:0]  ex_bsourse; // B data choice (for base)
wire [4:0]  ex_rn; // the addr of chosen reg
wire [31:0] ex_ra; //ä»£è¡¨çš„æ˜¯è¯»å‡ºçš„Aå¯„å­˜å™¨ä¸­çš„å??
wire [31:0] ex_rb; //ä»£è¡¨çš„æ˜¯è¯»å‡ºçš„Bå¯„å­˜å™¨ä¸­çš„å??
wire [31:0] ex_inst; // ä»£è¡¨çš„æ˜¯æŒ‡ä»¤instruction
wire [31:0] ex_imm; // ä»£è¡¨Immçš„ç»“æ?
wire [31:0] ex_data1; // ä»£è¡¨ALUçš„ç¬¬ä¸?ä¸ªè¾“å…?
wire [31:0] ex_data2; // ä»£è¡¨ALUçš„ç¬¬äºŒä¸ªè¾“å…¥
wire [31:0] ex_aluout; // ä»£è¡¨ALUè¾“å‡º
wire [1:0]  ex_rbsourse;  // ä»£è¡¨bçš„å†…å®¹é?‰æ‹©å™?
wire [2:0]  ex_a_sel; // ä»£è¡¨açš„é?‰æ‹©å™¨é?‰æ‹©ä½¿èƒ½
wire [2:0]  ex_b_sel; //ä»£è¡¨bçš„é?‰æ‹©å™¨é?‰æ‹©ä½¿èƒ½
wire [31:0] ex_chosen_rb; //ä»£è¡¨çš„æ˜¯é€‰æ‹©çš„Bçš„æ•°æ?
wire [31:0] ex_bpc;//ä¼ é?’è·³è½¬æŒ‡ä»?
wire [31:0] ex_pc4;//ä¼ é?’PC+4
wire [ 1:0] ex_pcsourse;// PCçš„é?‰æ‹©éƒ¨åˆ†
wire [31:0] ex_cpc;// ç”¨äºå­˜å‚¨å½“å‰æ®µå†…çš„PC


wire        mem_wreg; // ä¼ é?çš„å†™å¯„å­˜å™¨ä½¿èƒ½
wire [1:0]  mem_m2reg; // ä¼ é?çš„å†™å…¥æ•°æ®é€‰æ‹©
wire        mem_wmem; // ä¼ é?çš„å†™å­˜å‚¨å™¨ä½¿èƒ½
wire [31:0] mem_aluout; // ä¼ é?çš„æ˜¯aluçš„è®¡ç®—ç»“æ?
wire [4:0]  mem_rn; //ä¼ è¾“çš„æ˜¯å†™å…¥å¯„å­˜å™¨çš„åœ°å€
wire [31:0] mem_inst; //ä¼ è¾“çš„æ˜¯memæ®µçš„æŒ‡ä»¤
wire [31:0] mem_bsourse; //ä¼ è¾“çš„æ˜¯åœ¨rtåœ°å€ä½ç½®çš„æ•°
wire [31:0] mem_memdata; //ä¼ è¾“çš„æ˜¯memæ®µè¯»å‡ºçš„æ•°æ® 
wire [31:0] mem_pc4; // ä»£è¡¨PC+4çš„å­˜å‚? 
wire [31:0] mem_bpc; // ä»£è¡¨çš„æ˜¯è·³è½¬çš„æŒ‡ä»¤PC
wire [1:0]  mem_pcsourse; // ä»£è¡¨çš„æ˜¯é€‰æ‹©çš„pcsourse
wire [31:0] mem_cpc; 


wire [1:0]  wb_m2reg; // ä¼ é?çš„å†™å…¥æ•°æ®é€‰æ‹©
wire [31:0] wb_aluout; // ä¼ é?çš„æ˜¯aluçš„è®¡ç®—ç»“æ?
wire [4:0]  wb_rn; //ä»£è¡¨å†™å›çš„æ—¶å€™ä½¿ç”¨çš„åœ°å€
wire [31:0] wb_data; //ä»£è¡¨å†™å›çš„æ—¶å€™ä½¿ç”¨çš„æ•°æ®
wire        wb_wreg; //ä»£è¡¨æ˜¯å¦èƒ½å¤Ÿå†™å›Regfileçš„ä½¿èƒ?
wire [31:0] wb_memdata;
wire [31:0] wb_pc4;
wire [31:0] wb_bpc;
wire [1:0]  wb_pcsourse;
wire [31:0] wb_inst;
wire [31:0] wb_cpc;
wire [31:0] wb_bsourse;



assign debug_wb_pc = wb_cpc;
assign debug_wb_rf_wen = wb_wreg;
assign debug_wb_rf_addr = wb_rn;
assign debug_wb_rf_wdata = wb_data;


PC mypc(
    .stop(stop),
    .clk(clk),
    .NPC(npc),
    .resetn(resetn),
    .PC(pc)
);

add4 myadd4(
    .data(pc),
    .result(if_pc4)
);

IMEM myInstRom(
    .clk(clk),
    .imem_addr(pc[7:0]),
    .imem_rdata(if_inst)
);

IF_ID myIF_ID(
    .cpc(pc),
    .outpc(id_cpc),
    .stop(stop),
    .clk(clk),
    .resetn(resetn),
    .IF_ir(if_inst),
    .IF_npc(if_pc4),
    .ID_npc(id_pc4),
    .ID_ir(id_inst)
);

Decoder mydecoder(
    .resetn(resetn),
    .IR(id_inst),
    .op(id_op),
    .func(id_func),
    .rs(id_rs),
    .rd(id_rd),
    .rt(id_rt),
    .base(id_base),
    .offset(id_offset),
    .sa(id_sa),
    .instr_index(id_index)
);

Cond mycond(
    .ra(id_ra),
    .rb(id_rb),
    .equal(id_equal)
);

// TODO æ³¨æ„è¿™é‡Œè¦ä¿®æ”¹ä¸€ä¸‹åˆ¤æ–­æ¡ä»¶ï¼Œå› ä¸ºæ²¡æœ‰åŠæ³•åŠæ—¶æ›´æ–°
Zero zero(
    .data(id_rb),
    .zero(id_zero)
);

Zero zero_change(
    .data(ex_chosen_rb),
    .zero(ex_zero)
);

CU myCU(
    .inst(id_inst),
    .resetn(resetn),
    .func(id_func),
    .op(id_op),
    .Zero(id_zero),
    .Equal(id_equal),
    .wmem(id_wmem),
    .wreg(id_wreg),
    .aluc(id_aluc),
    .PCsourse(pcsourse),
    .m2reg(id_m2reg),
    .regaddr(id_regaddr),
    .asourse(id_asourse),
    .bsourse(id_bsourse)
);

Extender myextender(
    .Immin(id_offset),
    .Immout(id_imm)
);

adder tobpc(
    .data1(id_imm),
    .data2(id_pc4),
    .result(bpc)
);

Regfile myregfile(
    .clk(clk),
    .raddr1(id_rs),
    .rdata1(id_ra),
    .raddr2(id_rt),
    .rdata2(id_rb),
    .we(wb_wreg),
    .waddr(wb_rn),
    .wdata(wb_data)
); 

ID_EX myID_EX(
    .cpc(id_cpc),
    .outpc(ex_cpc),
    .clk(clk),
    .resetn(resetn),
    .pcsourse(pcsourse),
    .outpcsourse(ex_pcsourse),
    .npc(id_pc4),
    .bpc(bpc),
    .npcout(ex_pc4),
    .bpcout(ex_bpc),
//æ¥æ”¶CUçš„è¾“å…?
    .wmem(id_wmem),
    .wreg(id_wreg),
    .aluc(id_aluc),
    .m2reg(id_m2reg),
    .asourse(id_asourse),
    .bsourse(id_bsourse),

//CUçš„æ•°å€¼ä¼ é€?
    .outwmem(ex_wmem),
    .outwreg(ex_wreg),
    .outaluc(ex_aluc),
    .outm2reg(ex_m2reg),
    .outasourse(ex_asourse),
    .outbsourse(ex_bsourse),

//äº¤ç»™ALUçš„å‚æ•?
    .ID_ra(id_ra),
    .ID_rb(id_rb),
    .ID_Imm(id_imm),
    .EX_ra(ex_ra),
    .EX_rb(ex_rb),
    .EX_Imm(ex_imm),

//ä¼ é?’çš„å¯å†™åœ°å€
    .ID_rn(id_rn),
    .EX_rn(ex_rn),

//IR
    .ID_inst(id_chosen_inst),
    .EX_inst(ex_inst)
);

// A å’? B çš„é?‰æ‹©å™?

// TODO è®°å¾—è¦å†è¯•è¯•åŠ ä¸Šstopæ¥ç®¡ç†æ¯ä¸?ä¸ªæš‚å?

// TODO è¿™é‡ŒåŠ ä¸ŠLockerï¼Œæ³¨æ„ç®¡è„šæœ‰æ²¡æœ‰é”™è¯¯ æœ?åå†æ?

// ALUçš„æ¥å£æ ‡è¯?

ALU myALU(
    .A(ex_data1),
    .B(ex_data2),
    .Cin(1'b0),
    .Card(ex_aluc),
    .Cout(),
    .F(ex_aluout),
    .Zero(ex_zero)
);



EX_MEM myEX_MEM(
    //PCè·Ÿè¸ª
    .cpc(ex_cpc),
    .outpc(mem_cpc),


    .clk(clk),
    .resetn(resetn),
    .pcsourse(ex_pcsourse),
    .outpcsourse(mem_pcsourse),
    .npc(ex_pc4),
    .bpc(ex_bpc),
    .npcout(mem_pc4),
    .bpcout(mem_bpc),

    //CUçš„æ§åˆ¶éƒ¨åˆ?
    .wreg(ex_wreg),
    .m2reg(ex_m2reg),
    .wmem(ex_wmem),
    .outwreg(mem_wreg),
    .outm2reg(mem_m2reg),
    .outwmem(mem_wmem),

    //ALUè¾“å‡ºéƒ¨åˆ†
    .aluout(ex_aluout),
    .out_aluout(mem_aluout),

    //æ•°å?¼ä¼ é€’éƒ¨åˆ?
    // .EX_ra(ex_ra),
    .EX_rb(ex_chosen_rb),
    .EX_rn(ex_rn),
    .MEM_rn(mem_rn),
    .MEM_rb(mem_bsourse),
    // .MEM_ra(mem_asourse),

    //æŒ‡ä»¤å­˜å‚¨éƒ¨åˆ†
    .EX_ir(ex_inst),
    .MEM_ir(mem_inst)
);



DMEM myDataMem(
        .clk(clk),
        .dmem_addr(mem_aluout[7:0]),
        .dmem_wdata(mem_bsourse),
        .dmem_wen(mem_wmem),
        .dmem_rdata(mem_memdata)
);


MEM_WB myMEM_WB(
    //PCè·Ÿè¸ª
    .cpc(mem_cpc),
    .outpc(wb_cpc),
    
    .clk(clk),
    .resetn(resetn),
    .pcsourse(mem_pcsourse),
    .outpcsourse(wb_pcsourse),
    .npc(mem_pc4),
    .bpc(mem_bpc),
    .npcout(wb_pc4),
    .bpcout(wb_bpc),

    //CUæ§åˆ¶è¾“å…¥
    .wreg(mem_wreg),
    .m2reg(mem_m2reg),
    .outwreg(wb_wreg),
    .outm2reg(wb_m2reg),

    // ALUç»“æœä¼ é??
    .aluout(mem_aluout),
    .out_aluout(wb_aluout),

    //MEMå†…å®¹ç»“æœä¼ é??
    .ldm(mem_memdata),
    .outldm(wb_memdata),


    //rnä¼ é??
    .MEM_rn(mem_rn),
    .WB_rn(wb_rn),

    //Instructä¼ é??
    .MEM_inst(mem_inst),
    .WB_inst(wb_inst),

    .MEM_rb(mem_bsourse),
    .WB_rb(wb_bsourse)
);



// wire wreg_sel;
// wire [1:0] pcsourse_sel;

Locker myLocker(

    //æ¥æ”¶æ‰?æœ‰æŒ‡ä»?
    .if_id_inst(id_inst),
    .id_ex_inst(ex_inst),
    .ex_mem_inst(mem_inst),
    .mem_wb_inst(wb_inst),

    //é€‰æ‹©æ›´æ–°çš„Bçš„æ•°å€?
    .ex_rbsourse(ex_rbsourse),
    .ex_mem_rb(mem_bsourse),
    .mem_wb_rb(wb_bsourse),

    //Açš„é?‰æ‹©å’ŒBçš„é?‰æ‹©æ§åˆ¶
    .a_sel(ex_asourse),
    .b_sel(ex_bsourse),
    .asourse(ex_a_sel),
    .bsourse(ex_b_sel),

    //wregé€‰æ‹©,è·³è½¬é€‰æ‹©
    // .wregsourse(),
    // .pcsourse(),

    //æš‚åœæ§åˆ¶
    .stop(stop),
    .id_inst(id_chosen_inst),

    //æ£?æµ‹æ˜¯å¦åœ¨å·¥ä½œ
    .active(active)
);

// all kinds of mux    
mux_421 Bget(
    .data1(ex_rb),
    .data2(mem_aluout),
    .data3(wb_data),
    .data4(0),
    .index(ex_rbsourse),
    .result(ex_chosen_rb)
);


mux_421 WBdata(
    .data1(wb_aluout),
    .data2(wb_memdata),
    .data3(32'b0),
    .data4(32'b0),
    .index(wb_m2reg),
    .result(wb_data)
);

mux_421_2 RegAddr(
    .data1(id_rd),
    .data2(id_rt),
    .data3(5'b0),
    .data4(5'b0),
    .result(id_rn),
    .index(id_regaddr)
);

mux_421 PCmux(
    .data1(if_pc4),
    .data2(mem_bpc),
    .data3({id_pc4[31:28], id_index[25:24] , id_index << 2}), //ä»£è¡¨jpc
    .data4(32'b0),
    .index(mem_pcsourse),
    .result(npc)
);

mux_821 AsourseMux(
    .data1(ex_ra),
    .data2({27'b0,ex_inst[25:21]}),
    .data3({27'b0,ex_inst[10:6]}),
    .data4(mem_aluout),
    .data5(wb_aluout),
    .data6(wb_memdata),
    .data7(32'b0),
    .data8(32'b0),
    .index(ex_a_sel),
    .result(ex_data1)
);

mux_821 BsourseMux(
    .data1(ex_rb),
    .data2(ex_imm),
    .data3(mem_aluout),
    .data4(wb_aluout),
    .data5(wb_memdata),
    .data6(32'b0),
    .data7(32'b0),
    .data8(32'b0),
    .index(ex_b_sel),
    .result(ex_data2)
);




endmodule
