INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical1/Logical1.srcs/sources_1/new/T1_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical1/Logical1.srcs/sources_1/new/T1_B_All.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T1_B_All
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical1/Logical1.srcs/sim_1/new/testB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administor/Desktop/Logical/Logical1/Logical1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
