Loading plugins phase: Elapsed time ==> 0s.143ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -d CY8C5888LTI-LP097 -s C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.063ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.091ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UI Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -dcpsoc3 UI Test.v -verilog
======================================================================

======================================================================
Compiling:  UI Test.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -dcpsoc3 UI Test.v -verilog
======================================================================

======================================================================
Compiling:  UI Test.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -dcpsoc3 -verilog UI Test.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun May 03 20:45:03 2020


======================================================================
Compiling:  UI Test.v
Program  :   vpp
Options  :    -yv2 -q10 UI Test.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun May 03 20:45:03 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UI Test.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  UI Test.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -dcpsoc3 -verilog UI Test.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun May 03 20:45:04 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\codegentemp\UI Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\codegentemp\UI Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  UI Test.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -dcpsoc3 -verilog UI Test.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun May 03 20:45:05 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\codegentemp\UI Test.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\codegentemp\UI Test.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bQuadDec_v3_0\bQuadDec_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\PRS_v2_40\PRS_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_3
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\Dial:Net_1123\
	\Dial:Cnt8:Net_82\
	\Dial:Cnt8:Net_95\
	\Dial:Cnt8:Net_91\
	\Dial:Cnt8:Net_102\
	\Dial:Cnt8:CounterUDB:ctrl_cmod_2\
	\Dial:Cnt8:CounterUDB:ctrl_cmod_1\
	\Dial:Cnt8:CounterUDB:ctrl_cmod_0\
	\I2COLED:udb_clk\
	Net_29
	\I2COLED:Net_973\
	Net_30
	\I2COLED:Net_974\
	\I2COLED:timeout_clk\
	Net_35
	\I2COLED:Net_975\
	Net_33
	Net_34
	\USBFS_1:dma_complete_0\
	\USBFS_1:Net_1922\
	\USBFS_1:dma_complete_1\
	\USBFS_1:Net_1921\
	\USBFS_1:dma_complete_2\
	\USBFS_1:Net_1920\
	\USBFS_1:dma_complete_3\
	\USBFS_1:Net_1919\
	\USBFS_1:dma_complete_4\
	\USBFS_1:Net_1918\
	\USBFS_1:dma_complete_5\
	\USBFS_1:Net_1917\
	\USBFS_1:dma_complete_6\
	\USBFS_1:Net_1916\
	\USBFS_1:dma_complete_7\
	\USBFS_1:Net_1915\
	\I2CRTC:bI2C_UDB:ctrl_hw_addr_en\
	\I2CRTC:bI2C_UDB:scl_went_high\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2CRTC:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_43
	\I2CRTC:Net_973\
	Net_44
	\I2CRTC:Net_974\
	\I2CRTC:timeout_clk\
	Net_49
	\I2CRTC:Net_975\
	Net_47
	Net_48
	Net_52
	\PRS:ctrl_reset_common\
	\PRS:ctrl_reset_ci\
	\PRS:ctrl_reset_si\
	\PRS:ctrl_reset_so\
	\PRS:ctrl_reset_state_1\
	\PRS:ctrl_reset_state_0\
	\PRS:status_2\
	\PRS:status_1\
	\PRS:status_0\
	\PRS:status_3\
	\PRS:status_4\
	\PRS:status_5\
	\PRS:status_6\
	\PRS:status_7\
	\PRS:reset_final\


Deleted 122 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:HalfDuplexSend\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalParityType_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \UART_1:BUART:tx_hd_send_break\
Aliasing zero to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:tx_status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_status_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \Dial:Cnt8:CounterUDB:ctrl_capmode_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:Cnt8:CounterUDB:ctrl_capmode_0\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:Cnt8:CounterUDB:capt_rising\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:Cnt8:CounterUDB:underflow\ to \Dial:Cnt8:CounterUDB:status_1\
Aliasing \Dial:Cnt8:CounterUDB:tc_i\ to \Dial:Cnt8:CounterUDB:reload_tc\
Aliasing \Dial:bQuadDec:status_4\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:bQuadDec:status_5\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:bQuadDec:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:Net_1229\ to one
Aliasing tmpOE__enc_a_net_0 to one
Aliasing tmpOE__enc_b_net_0 to one
Aliasing tmpOE__enc_sw_net_0 to one
Aliasing \I2COLED:Net_969\ to one
Aliasing \I2COLED:Net_968\ to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \USBFS_1:tmpOE__Dm_net_0\ to one
Aliasing \USBFS_1:tmpOE__Dp_net_0\ to one
Aliasing tmpOE__LED_net_0 to one
Aliasing tmpOE__sw1_net_0 to one
Aliasing tmpOE__SDA_RTC_net_0 to one
Aliasing tmpOE__SCL_RTC_net_0 to one
Aliasing \I2CRTC:bI2C_UDB:status_6\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \I2CRTC:bI2C_UDB:cs_addr_shifter_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \I2CRTC:bI2C_UDB:cs_addr_clkgen_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \I2CRTC:bI2C_UDB:bus_busy\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \I2CRTC:bI2C_UDB:lost_arb\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2CRTC:sda_x_wire\
Aliasing \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2CRTC:scl_x_wire\ to \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2CRTC:Net_969\ to one
Aliasing \I2CRTC:Net_968\ to one
Aliasing \PRS:cs_addr_2\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \PRS:cs_addr_1\ to \UART_1:BUART:tx_hd_send_break\
Aliasing Net_50 to one
Aliasing \UART_1:BUART:reset_reg\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:Cnt8:CounterUDB:prevCapture\\D\ to \UART_1:BUART:tx_hd_send_break\
Aliasing \Dial:Cnt8:CounterUDB:cmp_out_reg_i\\D\ to \Dial:Cnt8:CounterUDB:prevCompare\\D\
Aliasing \I2CRTC:bI2C_UDB:scl_in_reg\\D\ to \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2CRTC:bI2C_UDB:sda_in_last_reg\\D\ to \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Removing Lhs of wire \UART_1:Net_61\[2] = \UART_1:Net_9\[1]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[8] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[9] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[10] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[11] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[12] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[13] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[14] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Rhs of wire Net_8[19] = \UART_1:BUART:tx_interrupt_out\[20]
Removing Rhs of wire Net_9[21] = \UART_1:BUART:rx_interrupt_out\[22]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[26] = \UART_1:BUART:tx_bitclk_dp\[63]
Removing Rhs of wire zero[27] = \UART_1:BUART:tx_hd_send_break\[7]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[73] = \UART_1:BUART:tx_counter_dp\[64]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[74] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[75] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[76] = zero[27]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[78] = \UART_1:BUART:tx_fifo_empty\[41]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[80] = \UART_1:BUART:tx_fifo_notfull\[40]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[140] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[148] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[159]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[150] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[151] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[176]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[152] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[190]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[153] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[154] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[155] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[156] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[162] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[163] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[164] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[165] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[166] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[167] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[168] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[169] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[170] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[171] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[172] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[173] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[178] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[179] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[180] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[181] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[182] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[183] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[184] = \UART_1:BUART:pollcount_1\[146]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[185] = \UART_1:BUART:pollcount_0\[149]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[186] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[187] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[194] = zero[27]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[195] = \UART_1:BUART:rx_parity_error_status\[196]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[197] = \UART_1:BUART:rx_stop_bit_error\[198]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[208] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[257]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[212] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[279]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[213] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[214] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[215] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[216] = \UART_1:BUART:sRX:MODIN4_6\[217]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[217] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[218] = \UART_1:BUART:sRX:MODIN4_5\[219]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[219] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[220] = \UART_1:BUART:sRX:MODIN4_4\[221]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[221] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[222] = \UART_1:BUART:sRX:MODIN4_3\[223]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[223] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[224] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[225] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[226] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[227] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[228] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[229] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[230] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[231] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[232] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[233] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[234] = \UART_1:BUART:rx_count_6\[135]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[235] = \UART_1:BUART:rx_count_5\[136]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[236] = \UART_1:BUART:rx_count_4\[137]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[237] = \UART_1:BUART:rx_count_3\[138]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[238] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[239] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[240] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[241] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[242] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[243] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[244] = zero[27]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[259] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[260] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[261] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[262] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[263] = \UART_1:BUART:rx_postpoll\[94]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[264] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[266] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[267] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[268] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[265]
Removing Lhs of wire tmpOE__Rx_1_net_0[290] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[295] = one[4]
Removing Rhs of wire \Dial:Net_1276\[304] = \Dial:Cnt8:Net_49\[305]
Removing Rhs of wire \Dial:Net_1276\[304] = \Dial:Cnt8:CounterUDB:tc_reg_i\[362]
Removing Lhs of wire \Dial:Cnt8:Net_89\[307] = \Dial:Net_1251\[308]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:ctrl_capmode_1\[318] = zero[27]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:ctrl_capmode_0\[319] = zero[27]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:ctrl_enable\[331] = \Dial:Cnt8:CounterUDB:control_7\[323]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:capt_rising\[333] = zero[27]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:capt_falling\[334] = \Dial:Cnt8:CounterUDB:prevCapture\[332]
Removing Rhs of wire \Dial:Net_1260\[338] = \Dial:bQuadDec:state_2\[428]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:final_enable\[340] = \Dial:Cnt8:CounterUDB:control_7\[323]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:counter_enable\[341] = \Dial:Cnt8:CounterUDB:control_7\[323]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_0\[342] = \Dial:Cnt8:CounterUDB:cmp_out_status\[343]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_1\[344] = \Dial:Cnt8:CounterUDB:per_zero\[345]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_2\[346] = \Dial:Cnt8:CounterUDB:overflow_status\[347]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_3\[348] = \Dial:Cnt8:CounterUDB:underflow_status\[349]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:status_4\[350] = \Dial:Cnt8:CounterUDB:hwCapture\[336]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_5\[351] = \Dial:Cnt8:CounterUDB:fifo_full\[352]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:status_6\[353] = \Dial:Cnt8:CounterUDB:fifo_nempty\[354]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:overflow\[356] = \Dial:Cnt8:CounterUDB:per_FF\[357]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:underflow\[358] = \Dial:Cnt8:CounterUDB:status_1\[344]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:tc_i\[361] = \Dial:Cnt8:CounterUDB:reload_tc\[339]
Removing Rhs of wire \Dial:Cnt8:CounterUDB:cmp_out_i\[363] = \Dial:Cnt8:CounterUDB:cmp_equal\[364]
Removing Rhs of wire \Dial:Net_1269\[367] = \Dial:Cnt8:CounterUDB:cmp_out_reg_i\[366]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:dp_dir\[371] = \Dial:Net_1251\[308]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cs_addr_2\[372] = \Dial:Net_1251\[308]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cs_addr_1\[373] = \Dial:Cnt8:CounterUDB:count_enable\[370]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cs_addr_0\[374] = \Dial:Cnt8:CounterUDB:reload\[337]
Removing Lhs of wire \Dial:Net_1290\[403] = \Dial:Net_1276\[304]
Removing Lhs of wire \Dial:bQuadDec:index_filt\[426] = \Dial:Net_1232\[427]
Removing Lhs of wire \Dial:Net_1232\[427] = one[4]
Removing Rhs of wire \Dial:bQuadDec:error\[429] = \Dial:bQuadDec:state_3\[430]
Removing Lhs of wire \Dial:bQuadDec:status_0\[433] = \Dial:Net_530\[434]
Removing Lhs of wire \Dial:bQuadDec:status_1\[435] = \Dial:Net_611\[436]
Removing Lhs of wire \Dial:bQuadDec:status_2\[437] = \Dial:Net_1260\[338]
Removing Lhs of wire \Dial:bQuadDec:status_3\[438] = \Dial:bQuadDec:error\[429]
Removing Lhs of wire \Dial:bQuadDec:status_4\[439] = zero[27]
Removing Lhs of wire \Dial:bQuadDec:status_5\[440] = zero[27]
Removing Lhs of wire \Dial:bQuadDec:status_6\[441] = zero[27]
Removing Lhs of wire \Dial:Net_1229\[446] = one[4]
Removing Lhs of wire \Dial:Net_1272\[447] = \Dial:Net_1269\[367]
Removing Lhs of wire tmpOE__enc_a_net_0[450] = one[4]
Removing Lhs of wire tmpOE__enc_b_net_0[456] = one[4]
Removing Lhs of wire tmpOE__enc_sw_net_0[461] = one[4]
Removing Rhs of wire \I2COLED:sda_x_wire\[467] = \I2COLED:Net_643_1\[468]
Removing Rhs of wire \I2COLED:Net_697\[470] = \I2COLED:Net_643_2\[476]
Removing Rhs of wire \I2COLED:Net_1109_0\[473] = \I2COLED:scl_yfb\[486]
Removing Rhs of wire \I2COLED:Net_1109_1\[474] = \I2COLED:sda_yfb\[487]
Removing Lhs of wire \I2COLED:scl_x_wire\[477] = \I2COLED:Net_643_0\[475]
Removing Lhs of wire \I2COLED:Net_969\[478] = one[4]
Removing Lhs of wire \I2COLED:Net_968\[479] = one[4]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_scl_net_0\[489] = one[4]
Removing Lhs of wire \I2COLED:tmpOE__Bufoe_sda_net_0\[492] = one[4]
Removing Lhs of wire tmpOE__SDA_net_0[500] = one[4]
Removing Lhs of wire tmpOE__SCL_net_0[505] = one[4]
Removing Lhs of wire \USBFS_1:tmpOE__Dm_net_0\[512] = one[4]
Removing Lhs of wire \USBFS_1:tmpOE__Dp_net_0\[519] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[568] = one[4]
Removing Lhs of wire tmpOE__sw1_net_0[574] = one[4]
Removing Lhs of wire tmpOE__SDA_RTC_net_0[581] = one[4]
Removing Lhs of wire tmpOE__SCL_RTC_net_0[587] = one[4]
Removing Rhs of wire \I2CRTC:sda_x_wire\[592] = \I2CRTC:Net_643_4\[593]
Removing Rhs of wire \I2CRTC:sda_x_wire\[592] = \I2CRTC:bI2C_UDB:m_sda_out_reg\[805]
Removing Rhs of wire \I2CRTC:Net_697\[595] = \I2CRTC:Net_643_5\[596]
Removing Rhs of wire \I2CRTC:Net_697\[595] = \I2CRTC:bI2C_UDB:sts_irq\[619]
Removing Lhs of wire \I2CRTC:udb_clk\[600] = \I2CRTC:Net_970\[598]
Removing Lhs of wire \I2CRTC:bI2C_UDB:status_6\[612] = zero[27]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_5\[613] = \I2CRTC:bI2C_UDB:stop_detect\[701]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_3\[615] = \I2CRTC:bI2C_UDB:m_address_reg\[707]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_2\[616] = \I2CRTC:bI2C_UDB:master_mode_reg\[708]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_1\[617] = \I2CRTC:bI2C_UDB:m_lrb_reg\[709]
Removing Rhs of wire \I2CRTC:bI2C_UDB:status_0\[618] = \I2CRTC:bI2C_UDB:m_byte_complete_reg\[710]
Removing Lhs of wire \I2CRTC:bI2C_UDB:cs_addr_shifter_2\[621] = zero[27]
Removing Rhs of wire \I2CRTC:bI2C_UDB:cs_addr_shifter_1\[622] = \I2CRTC:bI2C_UDB:m_load_dummy\[730]
Removing Rhs of wire \I2CRTC:bI2C_UDB:cs_addr_shifter_0\[623] = \I2CRTC:bI2C_UDB:m_shift_en\[743]
Removing Lhs of wire \I2CRTC:bI2C_UDB:cs_addr_clkgen_2\[658] = zero[27]
Removing Rhs of wire \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\[660] = \I2CRTC:bI2C_UDB:clkgen_en\[742]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_start_gen\[693] = \I2CRTC:bI2C_UDB:control_7\[603]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_stop_gen\[694] = \I2CRTC:bI2C_UDB:control_6\[604]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_restart_gen\[695] = \I2CRTC:bI2C_UDB:control_5\[605]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_nack\[696] = \I2CRTC:bI2C_UDB:control_4\[606]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_transmit\[698] = \I2CRTC:bI2C_UDB:control_2\[608]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_master_en\[699] = \I2CRTC:bI2C_UDB:control_1\[609]
Removing Lhs of wire \I2CRTC:bI2C_UDB:ctrl_slave_en\[700] = \I2CRTC:bI2C_UDB:control_0\[610]
Removing Rhs of wire \I2CRTC:Net_1109_0\[712] = \I2CRTC:scl_yfb\[816]
Removing Rhs of wire \I2CRTC:Net_1109_1\[715] = \I2CRTC:sda_yfb\[817]
Removing Rhs of wire \I2CRTC:bI2C_UDB:m_reset\[723] = \I2CRTC:bI2C_UDB:master_rst_reg\[807]
Removing Lhs of wire \I2CRTC:bI2C_UDB:bus_busy\[725] = zero[27]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[733] = \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[764]
Removing Lhs of wire \I2CRTC:bI2C_UDB:lost_arb\[735] = zero[27]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[740] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[793]
Removing Rhs of wire \I2CRTC:Net_643_3\[741] = \I2CRTC:bI2C_UDB:m_scl_out_reg\[804]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[744] = \I2CRTC:sda_x_wire\[592]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[745] = \I2CRTC:bI2C_UDB:sda_in_reg\[624]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[746] = \I2CRTC:sda_x_wire\[592]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[747] = \I2CRTC:bI2C_UDB:sda_in_reg\[624]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[748] = \I2CRTC:sda_x_wire\[592]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[749] = \I2CRTC:bI2C_UDB:sda_in_reg\[624]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[751] = one[4]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[752] = \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[750]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[753] = \I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[750]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[774] = \I2CRTC:Net_643_3\[741]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[775] = \I2CRTC:Net_1109_0\[712]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[776] = \I2CRTC:Net_643_3\[741]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[777] = \I2CRTC:Net_1109_0\[712]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[778] = \I2CRTC:Net_643_3\[741]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[779] = \I2CRTC:Net_1109_0\[712]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[781] = one[4]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[782] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[780]
Removing Lhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[783] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[780]
Removing Rhs of wire \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[793] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[784]
Removing Lhs of wire \I2CRTC:scl_x_wire\[808] = \I2CRTC:Net_643_3\[741]
Removing Lhs of wire \I2CRTC:Net_969\[809] = one[4]
Removing Lhs of wire \I2CRTC:Net_968\[810] = one[4]
Removing Lhs of wire \I2CRTC:tmpOE__Bufoe_scl_net_0\[819] = one[4]
Removing Lhs of wire \I2CRTC:tmpOE__Bufoe_sda_net_0\[821] = one[4]
Removing Rhs of wire \PRS:ctrl_api_clock\[828] = \PRS:control_1\[840]
Removing Lhs of wire \PRS:cs_addr_2\[843] = zero[27]
Removing Lhs of wire \PRS:cs_addr_1\[844] = zero[27]
Removing Lhs of wire \PRS:cs_addr_0\[845] = \PRS:enable_final\[829]
Removing Lhs of wire \PRS:ctrl_enable\[927] = \PRS:control_0\[841]
Removing Lhs of wire Net_50[947] = one[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[949] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[964] = \UART_1:BUART:rx_bitclk_pre\[129]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[973] = \UART_1:BUART:rx_parity_error_pre\[206]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[974] = zero[27]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:prevCapture\\D\[979] = zero[27]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:overflow_reg_i\\D\[980] = \Dial:Cnt8:CounterUDB:overflow\[356]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:underflow_reg_i\\D\[981] = \Dial:Cnt8:CounterUDB:status_1\[344]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:tc_reg_i\\D\[982] = \Dial:Cnt8:CounterUDB:reload_tc\[339]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:prevCompare\\D\[983] = \Dial:Cnt8:CounterUDB:cmp_out_i\[363]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:cmp_out_reg_i\\D\[984] = \Dial:Cnt8:CounterUDB:cmp_out_i\[363]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:count_stored_i\\D\[985] = \Dial:Net_1203\[369]
Removing Lhs of wire \I2CRTC:bI2C_UDB:sda_in_reg\\D\[993] = \I2CRTC:Net_1109_1\[715]
Removing Lhs of wire \I2CRTC:bI2C_UDB:scl_in_reg\\D\[1003] = \I2CRTC:Net_1109_0\[712]
Removing Lhs of wire \I2CRTC:bI2C_UDB:scl_in_last_reg\\D\[1004] = \I2CRTC:bI2C_UDB:scl_in_reg\[711]
Removing Lhs of wire \I2CRTC:bI2C_UDB:scl_in_last2_reg\\D\[1005] = \I2CRTC:bI2C_UDB:scl_in_last_reg\[713]
Removing Lhs of wire \I2CRTC:bI2C_UDB:sda_in_last_reg\\D\[1006] = \I2CRTC:bI2C_UDB:sda_in_reg\[624]
Removing Lhs of wire \I2CRTC:bI2C_UDB:sda_in_last2_reg\\D\[1007] = \I2CRTC:bI2C_UDB:sda_in_last_reg\[716]
Removing Lhs of wire \I2CRTC:bI2C_UDB:clk_eq_reg\\D\[1014] = \I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[793]

------------------------------------------------------
Aliased 0 equations, 236 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Dial:Cnt8:CounterUDB:capt_either_edge\' (cost = 0):
\Dial:Cnt8:CounterUDB:capt_either_edge\ <= (\Dial:Cnt8:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Dial:Cnt8:CounterUDB:reload_tc\' (cost = 2):
\Dial:Cnt8:CounterUDB:reload_tc\ <= (\Dial:Cnt8:CounterUDB:status_1\
	OR \Dial:Cnt8:CounterUDB:overflow\);

Note:  Expanding virtual equation for '\Dial:bQuadDec:A_j\' (cost = 1):
\Dial:bQuadDec:A_j\ <= ((\Dial:bQuadDec:quad_A_delayed_0\ and \Dial:bQuadDec:quad_A_delayed_1\ and \Dial:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Dial:bQuadDec:A_k\' (cost = 3):
\Dial:bQuadDec:A_k\ <= ((not \Dial:bQuadDec:quad_A_delayed_0\ and not \Dial:bQuadDec:quad_A_delayed_1\ and not \Dial:bQuadDec:quad_A_delayed_2\));

Note:  Expanding virtual equation for '\Dial:bQuadDec:B_j\' (cost = 1):
\Dial:bQuadDec:B_j\ <= ((\Dial:bQuadDec:quad_B_delayed_0\ and \Dial:bQuadDec:quad_B_delayed_1\ and \Dial:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Dial:bQuadDec:B_k\' (cost = 3):
\Dial:bQuadDec:B_k\ <= ((not \Dial:bQuadDec:quad_B_delayed_0\ and not \Dial:bQuadDec:quad_B_delayed_1\ and not \Dial:bQuadDec:quad_B_delayed_2\));

Note:  Expanding virtual equation for '\Dial:Net_1151\' (cost = 0):
\Dial:Net_1151\ <= (not \Dial:Net_1251\);

Note:  Expanding virtual equation for '\Dial:Net_1287\' (cost = 0):
\Dial:Net_1287\ <= (not \Dial:Net_1269\);

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:sda_went_high\' (cost = 1):
\I2CRTC:bI2C_UDB:sda_went_high\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last2_reg\ and \I2CRTC:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_1\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_2\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2CRTC:bI2C_UDB:tx_reg_empty\ and \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:txdata\' (cost = 54):
\I2CRTC:bI2C_UDB:txdata\ <= ((not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:rxdata\' (cost = 2):
\I2CRTC:bI2C_UDB:rxdata\ <= ((not \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:sda_went_low\' (cost = 1):
\I2CRTC:bI2C_UDB:sda_went_low\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last_reg\ and \I2CRTC:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:scl_went_low\' (cost = 4):
\I2CRTC:bI2C_UDB:scl_went_low\ <= ((not \I2CRTC:bI2C_UDB:scl_in_reg\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:start_detect\' (cost = 2):
\I2CRTC:bI2C_UDB:start_detect\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last_reg\ and \I2CRTC:bI2C_UDB:scl_in_reg\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:bI2C_UDB:scl_in_last2_reg\ and \I2CRTC:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:stalled\' (cost = 16):
\I2CRTC:bI2C_UDB:stalled\ <= ((not \I2CRTC:bI2C_UDB:m_state_4\ and not \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:m_state_2\ and \I2CRTC:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:sda_in_reg\)
	OR (\I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:sda_in_reg\)
	OR (\I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2CRTC:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2CRTC:Net_1109_0\ and not \I2CRTC:Net_643_3\)
	OR (\I2CRTC:Net_1109_0\ and \I2CRTC:Net_643_3\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\Dial:Net_1248\' (cost = 2):
\Dial:Net_1248\ <= ((not \Dial:Net_1269\ and \Dial:Net_1276\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:status_5\' (cost = 10):
\I2CRTC:bI2C_UDB:status_5\ <= ((not \I2CRTC:bI2C_UDB:sda_in_last2_reg\ and \I2CRTC:bI2C_UDB:scl_in_reg\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:bI2C_UDB:scl_in_last2_reg\ and \I2CRTC:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2CRTC:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2CRTC:bI2C_UDB:cnt_reset\ <= ((not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_1\ and \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\)
	OR (not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_2\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\)
	OR (not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\)
	OR (not \I2CRTC:bI2C_UDB:scl_in_reg\ and not \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ and \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:scl_in_last_reg\ and \I2CRTC:Net_643_3\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2CRTC:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:sda_x_wire\)
	OR (not \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:sda_in_reg\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_7 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_7 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_7 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\I2CRTC:bI2C_UDB:contention\' (cost = 8):
\I2CRTC:bI2C_UDB:contention\ <= ((not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_2\ and not \I2CRTC:bI2C_UDB:m_state_1\ and not \I2CRTC:bI2C_UDB:m_state_0\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\)
	OR (not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:m_state_3\ and \I2CRTC:bI2C_UDB:cnt_reset\)
	OR (not \I2CRTC:bI2C_UDB:sda_in_reg\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:sda_x_wire\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\)
	OR (not \I2CRTC:sda_x_wire\ and not \I2CRTC:bI2C_UDB:m_state_4\ and \I2CRTC:bI2C_UDB:sda_in_reg\ and \I2CRTC:bI2C_UDB:clkgen_tc\ and \I2CRTC:bI2C_UDB:m_state_3\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 55 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Dial:Cnt8:CounterUDB:hwCapture\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \I2CRTC:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[93] = \UART_1:BUART:rx_bitclk\[141]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[192] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[201] = zero[27]
Removing Lhs of wire \Dial:Cnt8:CounterUDB:hwCapture\[336] = zero[27]
Removing Rhs of wire \PRS:enable_final\[829] = \PRS:control_0\[841]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[956] = \UART_1:BUART:tx_ctrl_mark_last\[84]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[968] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[969] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[971] = zero[27]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[972] = \UART_1:BUART:rx_markspace_pre\[205]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[977] = \UART_1:BUART:rx_parity_bit\[211]
Removing Lhs of wire \I2CRTC:bI2C_UDB:lost_arb2_reg\\D\[1010] = zero[27]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_7 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_7 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj" -dcpsoc3 "UI Test.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.098ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Sunday, 03 May 2020 20:45:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\bkettle\OneDrive\School\6.115\project\psoc\Password Keeper\UI Test.cydsn\UI Test.cyprj -d CY8C5888LTI-LP097 UI Test.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Dial:Cnt8:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \I2CRTC:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
Assigning clock I2COLED_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=3, Signal=Net_17
    Digital Clock 1: Automatic-assigning  clock 'I2CRTC_IntClock'. Fanout=1, Signal=\I2CRTC:Net_970\
    Digital Clock 2: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Dial:Cnt8:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Dial:Cnt8:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Dial:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \I2CRTC:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2CRTC_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2CRTC_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PRS:genblk2:Sync1\: with output requested to be synchronous
        ClockIn: \PRS:ClkSp:CtrlReg\:controlcell.control_1 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: \PRS:ClkSp:CtrlReg\:controlcell.control_0 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \PRS:genblk2:Sync1__AND\:macrocell.q
    UDB Clk/Enable \PRS:genblk2:Sync2\: with output requested to be synchronous
        ClockIn: \PRS:ClkSp:CtrlReg\:controlcell.control_1 was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: \PRS:ClkSp:CtrlReg\:controlcell.control_1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBFS_1:Dm(0)\, \USBFS_1:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \Dial:Net_1269\, Duplicate of \Dial:Cnt8:CounterUDB:prevCompare\ 
    MacroCell: Name=\Dial:Net_1269\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Dial:Net_1269\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_7 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_2 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_a(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_a(0)__PA ,
            fb => Net_14 ,
            pad => enc_a(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_b(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_b(0)__PA ,
            fb => Net_15 ,
            pad => enc_b(0)_PAD );
        Properties:
        {
        }

    Pin : Name = enc_sw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => enc_sw(0)__PA ,
            fb => Net_21 ,
            pad => enc_sw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2COLED:Net_1109_1\ ,
            pin_input => \I2COLED:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2COLED:Net_1109_0\ ,
            pin_input => \I2COLED:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBFS_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dm(0)\__PA ,
            analog_term => \USBFS_1:Net_597\ ,
            pad => \USBFS_1:Dm(0)_PAD\ );

    Pin : Name = \USBFS_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBFS_1:Dp(0)\__PA ,
            analog_term => \USBFS_1:Net_1000\ ,
            pad => \USBFS_1:Dp(0)_PAD\ );

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sw1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sw1(0)__PA ,
            fb => Net_38 ,
            pad => sw1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_RTC(0)__PA ,
            fb => \I2CRTC:Net_1109_1\ ,
            pin_input => \I2CRTC:sda_x_wire\ ,
            pad => SDA_RTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_RTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_RTC(0)__PA ,
            fb => \I2CRTC:Net_1109_0\ ,
            pin_input => \I2CRTC:Net_643_3\ ,
            pad => SCL_RTC(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=Net_2, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Net_1260\ * !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Cnt8:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\ * 
              !\Dial:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:control_7\ * 
              !\Dial:Cnt8:CounterUDB:count_stored_i\ * \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=\Dial:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * \Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_530\ (fanout=1)

    MacroCell: Name=\Dial:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * !\Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_611\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CRTC:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
        );
        Output = \I2CRTC:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=\PRS:genblk2:Sync1__AND\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS:ctrl_api_clock\ * \PRS:enable_final\
        );
        Output = \PRS:genblk2:Sync1__AND_OUT\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \Dial:bQuadDec:quad_A_delayed_0\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_1\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_2\ (fanout=1)

    MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_15
        );
        Output = \Dial:bQuadDec:quad_B_delayed_0\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_1\ (fanout=2)

    MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:control_7\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:control_5\ * \I2CRTC:bI2C_UDB:control_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Dial:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + \Dial:Net_1251_split\
        );
        Output = \Dial:Net_1251\ (fanout=5)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\
        );
        Output = \Dial:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\Dial:Net_1276\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Net_1276\ (fanout=2)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Dial:Cnt8:CounterUDB:prevCompare\ (fanout=3)

    MacroCell: Name=\Dial:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1251_split\ (fanout=1)

    MacroCell: Name=\Dial:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Dial:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dial:Net_1260\ * \Dial:Net_1203\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1203\ (fanout=3)

    MacroCell: Name=\Dial:bQuadDec:quad_A_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_A_delayed_0\ * 
              !\Dial:bQuadDec:quad_A_delayed_1\ * 
              !\Dial:bQuadDec:quad_A_delayed_2\ * \Dial:bQuadDec:quad_A_filt\
            + \Dial:bQuadDec:quad_A_delayed_0\ * 
              \Dial:bQuadDec:quad_A_delayed_1\ * 
              \Dial:bQuadDec:quad_A_delayed_2\ * !\Dial:bQuadDec:quad_A_filt\
        );
        Output = \Dial:bQuadDec:quad_A_filt\ (fanout=7)

    MacroCell: Name=\Dial:bQuadDec:quad_B_filt\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_B_delayed_0\ * 
              !\Dial:bQuadDec:quad_B_delayed_1\ * 
              !\Dial:bQuadDec:quad_B_delayed_2\ * \Dial:bQuadDec:quad_B_filt\
            + \Dial:bQuadDec:quad_B_delayed_0\ * 
              \Dial:bQuadDec:quad_B_delayed_1\ * 
              \Dial:bQuadDec:quad_B_delayed_2\ * !\Dial:bQuadDec:quad_B_filt\
        );
        Output = \Dial:bQuadDec:quad_B_filt\ (fanout=7)

    MacroCell: Name=\Dial:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Dial:Net_1260\ * !\Dial:bQuadDec:error\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1260\ (fanout=10)

    MacroCell: Name=\Dial:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\Dial:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\Dial:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_1\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              \I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_3\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_3\ * 
              \I2CRTC:bI2C_UDB:cs_addr_shifter_1\
            + \I2CRTC:bI2C_UDB:status_3\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_3\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              \I2CRTC:Net_1109_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:Net_1109_1\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CRTC:bI2C_UDB:status_0\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_0\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2CRTC:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CRTC:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last2_reg\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CRTC:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2CRTC:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:Net_1109_0\ * !\I2CRTC:Net_643_3\
            + \I2CRTC:Net_1109_0\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2CRTC:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2CRTC:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CRTC:sda_x_wire\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:shift_data_out\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CRTC:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2CRTC:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:control_1\
        );
        Output = \I2CRTC:bI2C_UDB:m_reset\ (fanout=18)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Dial:Cnt8:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_17 ,
            cs_addr_2 => \Dial:Net_1251\ ,
            cs_addr_1 => \Dial:Cnt8:CounterUDB:count_enable\ ,
            cs_addr_0 => \Dial:Cnt8:CounterUDB:reload\ ,
            z0_comb => \Dial:Cnt8:CounterUDB:status_1\ ,
            f0_comb => \Dial:Cnt8:CounterUDB:overflow\ ,
            ce1_comb => \Dial:Cnt8:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Dial:Cnt8:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Dial:Cnt8:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CRTC:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2CRTC:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2CRTC:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2CRTC:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2CRTC:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2CRTC:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2CRTC:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PRS:sC16:PRSdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \PRS:enable_final\ ,
            chain_out => \PRS:sC16:PRSdp:carry\ ,
            clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
        Next in chain : \PRS:sC16:PRSdp:u1\

    datapathcell: Name =\PRS:sC16:PRSdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_0 => \PRS:enable_final\ ,
            chain_in => \PRS:sC16:PRSdp:carry\ ,
            clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
        Previous in chain : \PRS:sC16:PRSdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_8 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_9 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dial:Cnt8:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \Dial:Net_1260\ ,
            clock => Net_17 ,
            status_6 => \Dial:Cnt8:CounterUDB:status_6\ ,
            status_5 => \Dial:Cnt8:CounterUDB:status_5\ ,
            status_3 => \Dial:Cnt8:CounterUDB:status_3\ ,
            status_2 => \Dial:Cnt8:CounterUDB:status_2\ ,
            status_1 => \Dial:Cnt8:CounterUDB:status_1\ ,
            status_0 => \Dial:Cnt8:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Dial:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_17 ,
            status_3 => \Dial:bQuadDec:error\ ,
            status_2 => \Dial:Net_1260\ ,
            status_1 => \Dial:Net_611\ ,
            status_0 => \Dial:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\I2CRTC:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            status_5 => \I2CRTC:bI2C_UDB:status_5\ ,
            status_4 => \I2CRTC:bI2C_UDB:status_4\ ,
            status_3 => \I2CRTC:bI2C_UDB:status_3\ ,
            status_2 => \I2CRTC:bI2C_UDB:status_2\ ,
            status_1 => \I2CRTC:bI2C_UDB:status_1\ ,
            status_0 => \I2CRTC:bI2C_UDB:status_0\ ,
            interrupt => \I2CRTC:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Dial:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_17 ,
            control_7 => \Dial:Cnt8:CounterUDB:control_7\ ,
            control_6 => \Dial:Cnt8:CounterUDB:control_6\ ,
            control_5 => \Dial:Cnt8:CounterUDB:control_5\ ,
            control_4 => \Dial:Cnt8:CounterUDB:control_4\ ,
            control_3 => \Dial:Cnt8:CounterUDB:control_3\ ,
            control_2 => \Dial:Cnt8:CounterUDB:control_2\ ,
            control_1 => \Dial:Cnt8:CounterUDB:control_1\ ,
            control_0 => \Dial:Cnt8:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2CRTC:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2CRTC:Net_970\ ,
            control_7 => \I2CRTC:bI2C_UDB:control_7\ ,
            control_6 => \I2CRTC:bI2C_UDB:control_6\ ,
            control_5 => \I2CRTC:bI2C_UDB:control_5\ ,
            control_4 => \I2CRTC:bI2C_UDB:control_4\ ,
            control_3 => \I2CRTC:bI2C_UDB:control_3\ ,
            control_2 => \I2CRTC:bI2C_UDB:control_2\ ,
            control_1 => \I2CRTC:bI2C_UDB:control_1\ ,
            control_0 => \I2CRTC:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PRS:ClkSp:CtrlReg\
        PORT MAP (
            control_7 => \PRS:control_7\ ,
            control_6 => \PRS:control_6\ ,
            control_5 => \PRS:control_5\ ,
            control_4 => \PRS:control_4\ ,
            control_3 => \PRS:control_3\ ,
            control_2 => \PRS:control_2\ ,
            control_1 => \PRS:ctrl_api_clock\ ,
            control_0 => \PRS:enable_final\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =enc_sw_int
        PORT MAP (
            interrupt => Net_21 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =sw1_int
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2CRTC:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CRTC:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   85 :  107 :  192 : 44.27 %
  Unique P-terms              :  193 :  191 :  384 : 50.26 %
  Total P-terms               :  206 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    5 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.211ms
Tech Mapping phase: Elapsed time ==> 0s.285ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : SCL_RTC(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : SDA_RTC(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : enc_a(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : enc_b(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : enc_sw(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : sw1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBFS_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBFS_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBFS_1:USB\
Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.08
                   Pterms :            4.98
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.096ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      12.25 :       4.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + Net_7 * \UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !Net_7 * \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * Net_7 * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_7
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * Net_7 * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_7
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_7
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !Net_7 * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Dial:Net_1251\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + \Dial:Net_1251_split\
        );
        Output = \Dial:Net_1251\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \Dial:Net_1251\ * !\Dial:Net_1260\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\
            + \Dial:Net_1251\ * !\Dial:Net_1260\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:Net_1251\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PRS:sC16:PRSdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \PRS:enable_final\ ,
        chain_out => \PRS:sC16:PRSdp:carry\ ,
        clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
    Next in chain : \PRS:sC16:PRSdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:underflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Cnt8:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Dial:Cnt8:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \Dial:Net_1260\ ,
        clock => Net_17 ,
        status_6 => \Dial:Cnt8:CounterUDB:status_6\ ,
        status_5 => \Dial:Cnt8:CounterUDB:status_5\ ,
        status_3 => \Dial:Cnt8:CounterUDB:status_3\ ,
        status_2 => \Dial:Cnt8:CounterUDB:status_2\ ,
        status_1 => \Dial:Cnt8:CounterUDB:status_1\ ,
        status_0 => \Dial:Cnt8:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PRS:ClkSp:CtrlReg\
    PORT MAP (
        control_7 => \PRS:control_7\ ,
        control_6 => \PRS:control_6\ ,
        control_5 => \PRS:control_5\ ,
        control_4 => \PRS:control_4\ ,
        control_3 => \PRS:control_3\ ,
        control_2 => \PRS:control_2\ ,
        control_1 => \PRS:ctrl_api_clock\ ,
        control_0 => \PRS:enable_final\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Net_530\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * \Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PRS:genblk2:Sync1__AND\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PRS:ctrl_api_clock\ * \PRS:enable_final\
        );
        Output = \PRS:genblk2:Sync1__AND_OUT\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\ * 
              !\Dial:Cnt8:CounterUDB:overflow_reg_i\
        );
        Output = \Dial:Cnt8:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:status_1\
        );
        Output = \Dial:Cnt8:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:cmp_out_i\
        );
        Output = \Dial:Cnt8:CounterUDB:prevCompare\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:quad_A_filt\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_A_delayed_0\ * 
              !\Dial:bQuadDec:quad_A_delayed_1\ * 
              !\Dial:bQuadDec:quad_A_delayed_2\ * \Dial:bQuadDec:quad_A_filt\
            + \Dial:bQuadDec:quad_A_delayed_0\ * 
              \Dial:bQuadDec:quad_A_delayed_1\ * 
              \Dial:bQuadDec:quad_A_delayed_2\ * !\Dial:bQuadDec:quad_A_filt\
        );
        Output = \Dial:bQuadDec:quad_A_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_0\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_14
        );
        Output = \Dial:bQuadDec:quad_A_delayed_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Dial:Net_1276\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Net_1276\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Dial:Net_611\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1276\ * !\Dial:Net_1251\ * 
              !\Dial:Cnt8:CounterUDB:prevCompare\
        );
        Output = \Dial:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dial:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + \Dial:bQuadDec:quad_A_filt\ * !\Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }
}

statusicell: Name =\Dial:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_17 ,
        status_3 => \Dial:bQuadDec:error\ ,
        status_2 => \Dial:Net_1260\ ,
        status_1 => \Dial:Net_611\ ,
        status_0 => \Dial:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Dial:Net_1260\ * \Dial:bQuadDec:quad_A_filt\ * 
              \Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              \Dial:bQuadDec:state_1\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * \Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * \Dial:bQuadDec:quad_B_filt\ * 
              \Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_2\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Net_1203\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\Dial:Net_1260\ * \Dial:Net_1203\ * \Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * !\Dial:bQuadDec:state_0\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:quad_A_filt\ * 
              !\Dial:bQuadDec:quad_B_filt\ * !\Dial:bQuadDec:error\ * 
              !\Dial:bQuadDec:state_1\ * \Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:quad_A_filt\ * \Dial:bQuadDec:quad_B_filt\ * 
              !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:quad_A_delayed_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_A_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_A_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:Net_1260\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\Dial:Net_1260\ * !\Dial:bQuadDec:error\
            + !\Dial:Net_1260\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
            + !\Dial:bQuadDec:error\ * !\Dial:bQuadDec:state_1\ * 
              !\Dial:bQuadDec:state_0\
        );
        Output = \Dial:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PRS:sC16:PRSdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_0 => \PRS:enable_final\ ,
        chain_in => \PRS:sC16:PRSdp:carry\ ,
        clk_en => \PRS:genblk2:Sync1__AND_OUT\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PRS:genblk2:Sync1__AND_OUT\)
    Previous in chain : \PRS:sC16:PRSdp:u0\

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_0\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Dial:Net_1260\ * !\Dial:Cnt8:CounterUDB:status_1\ * 
              !\Dial:Cnt8:CounterUDB:overflow\
        );
        Output = \Dial:Cnt8:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:Net_1109_0\ * !\I2CRTC:Net_643_3\
            + \I2CRTC:Net_1109_0\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }
}

datapathcell: Name =\Dial:Cnt8:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_17 ,
        cs_addr_2 => \Dial:Net_1251\ ,
        cs_addr_1 => \Dial:Cnt8:CounterUDB:count_enable\ ,
        cs_addr_0 => \Dial:Cnt8:CounterUDB:reload\ ,
        z0_comb => \Dial:Cnt8:CounterUDB:status_1\ ,
        f0_comb => \Dial:Cnt8:CounterUDB:overflow\ ,
        ce1_comb => \Dial:Cnt8:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Dial:Cnt8:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Dial:Cnt8:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
            + \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * \I2CRTC:Net_643_3\
        );
        Output = \I2CRTC:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:Net_643_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:clkgen_cl1\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_9 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Dial:bQuadDec:quad_B_filt\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Dial:bQuadDec:quad_B_delayed_0\ * 
              !\Dial:bQuadDec:quad_B_delayed_1\ * 
              !\Dial:bQuadDec:quad_B_delayed_2\ * \Dial:bQuadDec:quad_B_filt\
            + \Dial:bQuadDec:quad_B_delayed_0\ * 
              \Dial:bQuadDec:quad_B_delayed_1\ * 
              \Dial:bQuadDec:quad_B_delayed_2\ * !\Dial:bQuadDec:quad_B_filt\
        );
        Output = \Dial:bQuadDec:quad_B_filt\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_2\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_1\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:bQuadDec:quad_B_delayed_0\
        );
        Output = \Dial:bQuadDec:quad_B_delayed_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Dial:bQuadDec:quad_B_delayed_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_17) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_15
        );
        Output = \Dial:bQuadDec:quad_B_delayed_0\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2CRTC:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2CRTC:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2CRTC:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_8 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:control_1\
        );
        Output = \I2CRTC:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Dial:Cnt8:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Dial:Cnt8:CounterUDB:control_7\ * 
              !\Dial:Cnt8:CounterUDB:count_stored_i\ * \Dial:Net_1203\
        );
        Output = \Dial:Cnt8:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Dial:Cnt8:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_17 ,
        control_7 => \Dial:Cnt8:CounterUDB:control_7\ ,
        control_6 => \Dial:Cnt8:CounterUDB:control_6\ ,
        control_5 => \Dial:Cnt8:CounterUDB:control_5\ ,
        control_4 => \Dial:Cnt8:CounterUDB:control_4\ ,
        control_3 => \Dial:Cnt8:CounterUDB:control_3\ ,
        control_2 => \Dial:Cnt8:CounterUDB:control_2\ ,
        control_1 => \Dial:Cnt8:CounterUDB:control_1\ ,
        control_0 => \Dial:Cnt8:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_2_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2CRTC:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2CRTC:bI2C_UDB:tx_reg_empty\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
            + !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_3\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_3\ * 
              \I2CRTC:bI2C_UDB:cs_addr_shifter_1\
            + \I2CRTC:bI2C_UDB:status_3\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_3\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              \I2CRTC:Net_1109_1\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:Net_1109_1\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:status_1\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:Net_1109_1\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_0_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2CRTC:bI2C_UDB:status_0\ * 
              !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\
            + \I2CRTC:bI2C_UDB:status_2\ * \I2CRTC:bI2C_UDB:m_reset\
        );
        Output = \I2CRTC:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\
        );
        Output = \I2CRTC:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2CRTC:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last2_reg\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:scl_in_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last_reg\ * 
              \I2CRTC:bI2C_UDB:scl_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:sda_in_last_reg\ * 
              !\I2CRTC:bI2C_UDB:sda_in_last2_reg\ * 
              \I2CRTC:bI2C_UDB:bus_busy_reg\
            + \I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2CRTC:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2CRTC:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2CRTC:bI2C_UDB:clkgen_tc\ * !\I2CRTC:bI2C_UDB:cnt_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\
        );
        Output = \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2CRTC:sda_x_wire\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:shift_data_out\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * !\I2CRTC:bI2C_UDB:lost_arb_reg\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2CRTC:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2CRTC:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2CRTC:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2CRTC:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4_split\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2CRTC:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        cs_addr_1 => \I2CRTC:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2CRTC:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2CRTC:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2CRTC:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2CRTC:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2CRTC:bI2C_UDB:control_7\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:control_5\ * \I2CRTC:bI2C_UDB:control_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * !\I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\I2CRTC:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        status_5 => \I2CRTC:bI2C_UDB:status_5\ ,
        status_4 => \I2CRTC:bI2C_UDB:status_4\ ,
        status_3 => \I2CRTC:bI2C_UDB:status_3\ ,
        status_2 => \I2CRTC:bI2C_UDB:status_2\ ,
        status_1 => \I2CRTC:bI2C_UDB:status_1\ ,
        status_0 => \I2CRTC:bI2C_UDB:status_0\ ,
        interrupt => \I2CRTC:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\I2CRTC:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2CRTC:Net_970\ ,
        control_7 => \I2CRTC:bI2C_UDB:control_7\ ,
        control_6 => \I2CRTC:bI2C_UDB:control_6\ ,
        control_5 => \I2CRTC:bI2C_UDB:control_5\ ,
        control_4 => \I2CRTC:bI2C_UDB:control_4\ ,
        control_3 => \I2CRTC:bI2C_UDB:control_3\ ,
        control_2 => \I2CRTC:bI2C_UDB:control_2\ ,
        control_1 => \I2CRTC:bI2C_UDB:control_1\ ,
        control_0 => \I2CRTC:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2CRTC:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              \I2CRTC:bI2C_UDB:control_2\ * !\I2CRTC:bI2C_UDB:tx_reg_empty\ * 
              !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_reset\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              !\I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2CRTC:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2CRTC:bI2C_UDB:control_6\ * !\I2CRTC:bI2C_UDB:control_5\ * 
              !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:control_4\ * \I2CRTC:bI2C_UDB:m_state_4\ * 
              \I2CRTC:bI2C_UDB:m_state_3\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              !\I2CRTC:bI2C_UDB:m_state_0\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:tx_reg_empty\ * !\I2CRTC:bI2C_UDB:m_state_4\ * 
              !\I2CRTC:bI2C_UDB:m_state_3\ * \I2CRTC:bI2C_UDB:m_state_2\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2CRTC:bI2C_UDB:lost_arb_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_2\ * !\I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + !\I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              \I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * !\I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_2\ * \I2CRTC:bI2C_UDB:m_state_1\ * 
              \I2CRTC:bI2C_UDB:m_state_0\ * !\I2CRTC:bI2C_UDB:m_reset\ * 
              \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
            + \I2CRTC:bI2C_UDB:m_state_4\ * \I2CRTC:bI2C_UDB:m_state_3\ * 
              !\I2CRTC:bI2C_UDB:m_state_1\ * \I2CRTC:bI2C_UDB:m_state_0\ * 
              !\I2CRTC:bI2C_UDB:m_reset\ * \I2CRTC:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2CRTC:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\I2CRTC:I2C_IRQ\
        PORT MAP (
            interrupt => \I2CRTC:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBFS_1:ep_1\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =enc_sw_int
        PORT MAP (
            interrupt => Net_21 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_9 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =sw1_int
        PORT MAP (
            interrupt => Net_38 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =tx_int
        PORT MAP (
            interrupt => Net_8 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBFS_1:dp_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2COLED:I2C_IRQ\
        PORT MAP (
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBFS_1:arb_int\
        PORT MAP (
            interrupt => \USBFS_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBFS_1:bus_reset\
        PORT MAP (
            interrupt => \USBFS_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBFS_1:ep_0\
        PORT MAP (
            interrupt => \USBFS_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = enc_b(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_b(0)__PA ,
        fb => Net_15 ,
        pad => enc_b(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = enc_a(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_a(0)__PA ,
        fb => Net_14 ,
        pad => enc_a(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = enc_sw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => enc_sw(0)__PA ,
        fb => Net_21 ,
        pad => enc_sw(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = sw1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sw1(0)__PA ,
        fb => Net_38 ,
        pad => sw1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = SDA_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_RTC(0)__PA ,
        fb => \I2CRTC:Net_1109_1\ ,
        pin_input => \I2CRTC:sda_x_wire\ ,
        pad => SDA_RTC(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SCL_RTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_RTC(0)__PA ,
        fb => \I2CRTC:Net_1109_0\ ,
        pin_input => \I2CRTC:Net_643_3\ ,
        pad => SCL_RTC(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2COLED:Net_1109_0\ ,
        pin_input => \I2COLED:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2COLED:Net_1109_1\ ,
        pin_input => \I2COLED:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_7 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_2 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBFS_1:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBFS_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "9b443b0e-5e0c-4f70-bc68-1498d69cbfae/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBFS_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dp(0)\__PA ,
        analog_term => \USBFS_1:Net_1000\ ,
        pad => \USBFS_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBFS_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBFS_1:Dm(0)\__PA ,
        analog_term => \USBFS_1:Net_597\ ,
        pad => \USBFS_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_17 ,
            dclk_0 => Net_17_local ,
            dclk_glb_1 => \I2CRTC:Net_970\ ,
            dclk_1 => \I2CRTC:Net_970_local\ ,
            dclk_glb_2 => \UART_1:Net_9\ ,
            dclk_2 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2COLED:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2COLED:Net_1109_0\ ,
            sda_in => \I2COLED:Net_1109_1\ ,
            scl_out => \I2COLED:Net_643_0\ ,
            sda_out => \I2COLED:sda_x_wire\ ,
            interrupt => \I2COLED:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBFS_1:USB\
        PORT MAP (
            dp => \USBFS_1:Net_1000\ ,
            dm => \USBFS_1:Net_597\ ,
            sof_int => Net_36 ,
            arb_int => \USBFS_1:Net_1889\ ,
            usb_int => \USBFS_1:Net_1876\ ,
            ept_int_8 => \USBFS_1:ep_int_8\ ,
            ept_int_7 => \USBFS_1:ep_int_7\ ,
            ept_int_6 => \USBFS_1:ep_int_6\ ,
            ept_int_5 => \USBFS_1:ep_int_5\ ,
            ept_int_4 => \USBFS_1:ep_int_4\ ,
            ept_int_3 => \USBFS_1:ep_int_3\ ,
            ept_int_2 => \USBFS_1:ep_int_2\ ,
            ept_int_1 => \USBFS_1:ep_int_1\ ,
            ept_int_0 => \USBFS_1:ep_int_0\ ,
            ord_int => \USBFS_1:Net_95\ ,
            dma_req_7 => \USBFS_1:dma_request_7\ ,
            dma_req_6 => \USBFS_1:dma_request_6\ ,
            dma_req_5 => \USBFS_1:dma_request_5\ ,
            dma_req_4 => \USBFS_1:dma_request_4\ ,
            dma_req_3 => \USBFS_1:dma_request_3\ ,
            dma_req_2 => \USBFS_1:dma_request_2\ ,
            dma_req_1 => \USBFS_1:dma_request_1\ ,
            dma_req_0 => \USBFS_1:dma_request_0\ ,
            dma_termin => \USBFS_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   0 |   6 |     * |      NONE |      RES_PULL_UP |        enc_b(0) | FB(Net_15)
     |   7 |     * |      NONE |      RES_PULL_UP |        enc_a(0) | FB(Net_14)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   2 |   0 |     * |      NONE |      RES_PULL_UP |       enc_sw(0) | FB(Net_21)
     |   1 |     * |      NONE |         CMOS_OUT |          LED(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          sw1(0) | FB(Net_38)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
   3 |   6 |     * |      NONE |      RES_PULL_UP |      SDA_RTC(0) | FB(\I2CRTC:Net_1109_1\), In(\I2CRTC:sda_x_wire\)
     |   7 |     * |      NONE |      RES_PULL_UP |      SCL_RTC(0) | FB(\I2CRTC:Net_1109_0\), In(\I2CRTC:Net_643_3\)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |          SCL(0) | FB(\I2COLED:Net_1109_0\), In(\I2COLED:Net_643_0\)
     |   1 |     * |      NONE |      RES_PULL_UP |          SDA(0) | FB(\I2COLED:Net_1109_1\), In(\I2COLED:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_2)
-----+-----+-------+-----------+------------------+-----------------+---------------------------------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG | \USBFS_1:Dp(0)\ | Analog(\USBFS_1:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG | \USBFS_1:Dm(0)\ | Analog(\USBFS_1:Net_597\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.100ms
Digital Placement phase: Elapsed time ==> 2s.315ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "UI Test_r.vh2" --pcf-path "UI Test.pco" --des-name "UI Test" --dsf-path "UI Test.dsf" --sdc-path "UI Test.sdc" --lib-path "UI Test_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.142ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.213ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in UI Test_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.571ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.225ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.191ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.192ms
API generation phase: Elapsed time ==> 2s.720ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.000ms
