<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>BRBCR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">BRBCR_EL2, Branch Record Buffer Control Register (EL2)</h1><p>The BRBCR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Controls the Branch Record Buffer.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_BRBE is implemented. Otherwise, direct accesses to BRBCR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>BRBCR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_24">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-63_24">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-23_23">EXCEPTION</a></td><td class="lr" colspan="1"><a href="#fieldset_0-22_22">ERTN</a></td><td class="lr" colspan="12"><a href="#fieldset_0-21_10">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-9_9-1">FZPSS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-8_8-1">FZP</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">RES0</a></td><td class="lr" colspan="2"><a href="#fieldset_0-6_5">TS</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4">MPRED</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">CC</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">E2BRE</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">E0HBRE</a></td></tr></tbody></table><h4 id="fieldset_0-63_24">Bits [63:24]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_23">EXCEPTION, bit [23]</h4><div class="field">
      <p>Enable the recording of entry to EL2 via an exception.</p>
    <table class="valuetable"><tr><th>EXCEPTION</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disable the recording of Branch records for exceptions when taken to EL2.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Enable the recording of Branch records for exceptions when taken to EL2.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_BRBEv1p1 is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_BRBEv1p1 is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-22_22">ERTN, bit [22]</h4><div class="field">
      <p>Allow the recording Branch records for exception return instructions from EL2.</p>
    <table class="valuetable"><tr><th>ERTN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disable the recording Branch records for exception return instructions from EL2.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Enable the recording Branch records for exception return instructions from EL2.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_BRBEv1p1 is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_BRBEv1p1 is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-21_10">Bits [21:10]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-9_9-1">FZPSS, bit [9]<span class="condition"><br/>When FEAT_PMUv3_SS is implemented:
                        </span></h4><div class="field">
      <p>Freeze BRBE on PMU Snapshot.</p>
    <table class="valuetable"><tr><th>FZPSS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Branch recording is not affected by this control.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If <a href="AArch64-brbcr_el1.html">BRBCR_EL1</a>.FZPSS is 1, then a BRBE freeze event occurs when a PMU snapshot occurs.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-9_9-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-8_8-1">FZP, bit [8]<span class="condition"><br/>When FEAT_PMUv3 is implemented:
                        </span></h4><div class="field">
      <p>Freeze BRBE on PMU overflow.</p>
    <table class="valuetable"><tr><th>FZP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Branch recording is not affected by this control.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>A BRBE freeze event occurs when a PMU overflow occurs.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_BRBEv1p1 is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_BRBEv1p1 is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-8_8-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_7">Bit [7]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-6_5">TS, bits [6:5]</h4><div class="field">
      <p>Timestamp Control.</p>
    <table class="valuetable"><tr><th>TS</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Timestamp controlled by <a href="AArch64-brbcr_el1.html">BRBCR_EL1</a>.TS.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>Virtual timestamp. The BRBE recorded timestamp is the physical counter value, minus the value of <a href="AArch64-cntvoff_el2.html">CNTVOFF_EL2</a>.</p>
        </td></tr><tr><td class="bitfield">0b10</td><td><p>Guest physical timestamp. The BRBE recorded timestamp is the physical counter value minus a physical offset. If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of <a href="AArch64-cntpoff_el2.html">CNTPOFF_EL2</a>:</p>
<ul>
<li>EL3 is implemented and <a href="AArch64-scr_el3.html">SCR_EL3</a>.ECVEn == 0.
</li><li>EL2 is implemented and <a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.ECV == 0.
</li></ul></td><td>When FEAT_ECV is implemented</td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Physical timestamp. The BRBE recorded timestamp is the physical counter value.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_BRBEv1p1 is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_BRBEv1p1 is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-4_4">MPRED, bit [4]</h4><div class="field">
      <p>Mask the recording of mispredicts.</p>
    <table class="valuetable"><tr><th>MPRED</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disable the recording of mispredict information.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Allow the recording of mispredict information.</p>
        </td></tr></table>
      <p>If EL2 is not implemented, then the Effective value of this field is 1, other than for a direct read of the register.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_BRBEv1p1 is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_BRBEv1p1 is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-3_3">CC, bit [3]</h4><div class="field">
      <p>Enable the recording of cycle count information.</p>
    <table class="valuetable"><tr><th>CC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Disable the recording of cycle count information.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Allow the recording of cycle count information.</p>
        </td></tr></table>
      <p>If EL2 is not implemented, then the Effective value of this field is 1, other than for a direct read of the register.</p>
    <p>The reset behavior of this field is:</p><ul><li>On a Cold reset, when FEAT_BRBEv1p1 is implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li><li>On a Warm reset, when FEAT_BRBEv1p1 is not implemented, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_2">Bit [2]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-1_1">E2BRE, bit [1]</h4><div class="field">
      <p>EL2 Branch recording enable.</p>
    <table class="valuetable"><tr><th>E2BRE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Branch recording prohibited at EL2.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Branch recording enabled at EL2.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><h4 id="fieldset_0-0_0">E0HBRE, bit [0]</h4><div class="field">
      <p>EL0 Branch recording enable.</p>
    <table class="valuetable"><tr><th>E0HBRE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Branch recording prohibited at EL0 when <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Branch recording enabled at EL0 when <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1.</p>
        </td></tr></table><p>This field is ignored by the PE when any of the following are true:</p>
<ul>
<li><a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 0.
</li><li>EL2 is disabled in the current Security state.
</li></ul><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to <span class="binarynumber">0</span>.
</li></ul></div><div class="access_mechanisms"><h2>Accessing BRBCR_EL2</h2>
        <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.E2H is 1, without explicit synchronization, accesses from EL2 using the register name BRBCR_EL2 or BRBCR_EL1 are not guaranteed to be ordered with respect to accesses using the other register name.</p>
      <p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, BRBCR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b1001</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.nBRBCTL == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '111' then
        X[t, 64] = NVMem[0x8E0];
    else
        X[t, 64] = BRBCR_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        X[t, 64] = BRBCR_EL2;
    else
        X[t, 64] = BRBCR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = BRBCR_EL1;
                </p><h4 class="assembler">MRS &lt;Xt&gt;, BRBCR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b100</td><td>0b1001</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = BRBCR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = BRBCR_EL2;
                </p><h4 class="assembler">MSR BRBCR_EL1, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b001</td><td>0b1001</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.nBRBCTL == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '111' then
        NVMem[0x8E0] = X[t, 64];
    else
        BRBCR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        BRBCR_EL2 = X[t, 64];
    else
        BRBCR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    BRBCR_EL1 = X[t, 64];
                </p><h4 class="assembler">MSR BRBCR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b100</td><td>0b1001</td><td>0b0000</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() &amp;&amp; HaveEL(EL3) &amp;&amp; EDSCR.SDD == '1' &amp;&amp; boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE != '11' &amp;&amp; SCR_EL3.NS == '0' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.SBRBE == 'x0' &amp;&amp; SCR_EL3.NS == '1' then
        if Halted() &amp;&amp; EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        BRBCR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    BRBCR_EL2 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
