Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sun Feb  1 23:08:08 2026
| Host              : DESKTOP-U41830S running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file gaussian_dist_timing_summary_routed.rpt -pb gaussian_dist_timing_summary_routed.pb -rpx gaussian_dist_timing_summary_routed.rpx -warn_on_violation
| Design            : gaussian_dist
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.481        0.000                      0                   15        0.060        0.000                      0                   15        1.525        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.800}        3.600           277.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.481        0.000                      0                   15        0.060        0.000                      0                   15        1.525        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 delay_mod997/buffer_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.461ns (44.955%)  route 0.564ns (55.045%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 4.825 - 3.600 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.629ns (routing 0.010ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.009ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.629     1.863    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.942 r  delay_mod997/buffer_reg[0][4]/Q
                         net (fo=21, routed)          0.255     2.197    delay_mod997/buffer_reg[0][4]
    SLICE_X42Y214        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.349 r  delay_mod997/sample[0]_i_11/O
                         net (fo=1, routed)           0.266     2.615    delay_mod997/sample[0]_i_11_n_0
    SLICE_X41Y214        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     2.763 r  delay_mod997/sample[0]_i_6/O
                         net (fo=1, routed)           0.009     2.772    delay_mod997/sample[0]_i_6_n_0
    SLICE_X41Y214        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     2.828 r  delay_mod997/sample_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     2.828    delay_mod997/sample_reg[0]_i_3_n_0
    SLICE_X41Y214        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.854 r  delay_mod997/sample_reg[0]_i_1/O
                         net (fo=1, routed)           0.034     2.888    delay_mod997_n_5
    SLICE_X41Y214        FDRE                                         r  sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.537     4.825    clk_IBUF_BUFG
    SLICE_X41Y214        FDRE                                         r  sample_reg[0]/C
                         clock pessimism              0.555     5.380    
                         clock uncertainty           -0.035     5.344    
    SLICE_X41Y214        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.369    sample_reg[0]
  -------------------------------------------------------------------
                         required time                          5.369    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 delay_mod997/buffer_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.323ns (31.811%)  route 0.692ns (68.189%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.224ns = ( 4.824 - 3.600 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.629ns (routing 0.010ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.536ns (routing 0.009ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.629     1.863    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.942 r  delay_mod997/buffer_reg[0][2]/Q
                         net (fo=20, routed)          0.161     2.103    delay_mod997/buffer_reg[0][2]
    SLICE_X39Y215        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     2.260 r  delay_mod997/sample[2]_i_5/O
                         net (fo=1, routed)           0.257     2.517    delay_mod997/sample[2]_i_5_n_0
    SLICE_X40Y215        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.553 r  delay_mod997/sample[2]_i_2/O
                         net (fo=1, routed)           0.202     2.755    delay_mod997/sample[2]_i_2_n_0
    SLICE_X42Y213        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.806 r  delay_mod997/sample[2]_i_1/O
                         net (fo=1, routed)           0.072     2.878    delay_mod997_n_3
    SLICE_X42Y213        FDRE                                         r  sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.536     4.824    clk_IBUF_BUFG
    SLICE_X42Y213        FDRE                                         r  sample_reg[2]/C
                         clock pessimism              0.555     5.379    
                         clock uncertainty           -0.035     5.343    
    SLICE_X42Y213        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.368    sample_reg[2]
  -------------------------------------------------------------------
                         required time                          5.368    
                         arrival time                          -2.878    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 delay_mod997/buffer_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.358ns (36.409%)  route 0.625ns (63.591%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.225ns = ( 4.825 - 3.600 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.629ns (routing 0.010ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.537ns (routing 0.009ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.629     1.863    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.942 r  delay_mod997/buffer_reg[0][0]/Q
                         net (fo=16, routed)          0.369     2.311    delay_mod997/buffer_reg[0][0]
    SLICE_X42Y213        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.401 r  delay_mod997/sample[1]_i_10/O
                         net (fo=1, routed)           0.160     2.561    delay_mod997/sample[1]_i_10_n_0
    SLICE_X41Y213        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     2.651 r  delay_mod997/sample[1]_i_4/O
                         net (fo=1, routed)           0.045     2.696    delay_mod997/sample[1]_i_4_n_0
    SLICE_X41Y213        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     2.795 r  delay_mod997/sample[1]_i_1/O
                         net (fo=1, routed)           0.051     2.846    delay_mod997_n_4
    SLICE_X41Y213        FDRE                                         r  sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.537     4.825    clk_IBUF_BUFG
    SLICE_X41Y213        FDRE                                         r  sample_reg[1]/C
                         clock pessimism              0.555     5.380    
                         clock uncertainty           -0.035     5.344    
    SLICE_X41Y213        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.369    sample_reg[1]
  -------------------------------------------------------------------
                         required time                          5.369    
                         arrival time                          -2.846    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 delay_mod997/buffer_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.243ns (26.766%)  route 0.665ns (73.233%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.226ns = ( 4.826 - 3.600 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.629ns (routing 0.010ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.538ns (routing 0.009ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.629     1.863    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.942 r  delay_mod997/buffer_reg[0][0]/Q
                         net (fo=16, routed)          0.392     2.334    delay_mod997/buffer_reg[0][0]
    SLICE_X41Y215        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     2.385 r  delay_mod997/sample[3]_i_4/O
                         net (fo=1, routed)           0.233     2.618    delay_mod997/sample[3]_i_4_n_0
    SLICE_X41Y215        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     2.668 r  delay_mod997/sample[3]_i_2/O
                         net (fo=1, routed)           0.009     2.677    delay_mod997/sample[3]_i_2_n_0
    SLICE_X41Y215        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     2.740 r  delay_mod997/sample_reg[3]_i_1/O
                         net (fo=1, routed)           0.031     2.771    delay_mod997_n_2
    SLICE_X41Y215        FDRE                                         r  sample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.538     4.826    clk_IBUF_BUFG
    SLICE_X41Y215        FDRE                                         r  sample_reg[3]/C
                         clock pessimism              0.555     5.380    
                         clock uncertainty           -0.035     5.345    
    SLICE_X41Y215        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.370    sample_reg[3]
  -------------------------------------------------------------------
                         required time                          5.370    
                         arrival time                          -2.771    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 prng_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.289ns (30.671%)  route 0.653ns (69.329%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.830 - 3.600 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.628ns (routing 0.010ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.009ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.628     1.862    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.941 f  prng_reg_reg[6]/Q
                         net (fo=2, routed)           0.216     2.157    delay_mod997/Q[6]
    SLICE_X42Y214        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.280 f  delay_mod997/buffer[0][4]_i_2/O
                         net (fo=2, routed)           0.141     2.421    delay_mod997/buffer[0][4]_i_2_n_0
    SLICE_X39Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.457 f  delay_mod997/buffer[0][9]_i_2/O
                         net (fo=9, routed)           0.224     2.681    delay_mod997/buffer[0][9]_i_2_n_0
    SLICE_X42Y214        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.732 r  delay_mod997/buffer[0][5]_i_1/O
                         net (fo=1, routed)           0.072     2.804    delay_mod997/mod997[5]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.543     4.830    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][5]/C
                         clock pessimism              0.609     5.439    
                         clock uncertainty           -0.035     5.404    
    SLICE_X42Y214        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.429    delay_mod997/buffer_reg[0][5]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -2.804    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 prng_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.289ns (30.835%)  route 0.648ns (69.165%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.830 - 3.600 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.628ns (routing 0.010ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.009ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.628     1.862    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.941 f  prng_reg_reg[6]/Q
                         net (fo=2, routed)           0.216     2.157    delay_mod997/Q[6]
    SLICE_X42Y214        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.280 f  delay_mod997/buffer[0][4]_i_2/O
                         net (fo=2, routed)           0.141     2.421    delay_mod997/buffer[0][4]_i_2_n_0
    SLICE_X39Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.457 f  delay_mod997/buffer[0][9]_i_2/O
                         net (fo=9, routed)           0.225     2.682    delay_mod997/buffer[0][9]_i_2_n_0
    SLICE_X42Y214        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     2.733 r  delay_mod997/buffer[0][7]_i_1/O
                         net (fo=1, routed)           0.066     2.799    delay_mod997/mod997[7]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.543     4.830    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][7]/C
                         clock pessimism              0.609     5.439    
                         clock uncertainty           -0.035     5.404    
    SLICE_X42Y214        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.429    delay_mod997/buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.651ns  (required time - arrival time)
  Source:                 prng_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.310ns (33.831%)  route 0.606ns (66.169%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.830 - 3.600 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.628ns (routing 0.010ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.009ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.628     1.862    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.941 f  prng_reg_reg[6]/Q
                         net (fo=2, routed)           0.216     2.157    delay_mod997/Q[6]
    SLICE_X42Y214        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.280 f  delay_mod997/buffer[0][4]_i_2/O
                         net (fo=2, routed)           0.141     2.421    delay_mod997/buffer[0][4]_i_2_n_0
    SLICE_X39Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.457 f  delay_mod997/buffer[0][9]_i_2/O
                         net (fo=9, routed)           0.223     2.680    delay_mod997/buffer[0][9]_i_2_n_0
    SLICE_X42Y214        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.072     2.752 r  delay_mod997/buffer[0][9]_i_1/O
                         net (fo=1, routed)           0.026     2.778    delay_mod997/mod997[9]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.543     4.830    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][9]/C
                         clock pessimism              0.609     5.439    
                         clock uncertainty           -0.035     5.404    
    SLICE_X42Y214        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     5.429    delay_mod997/buffer_reg[0][9]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -2.778    
  -------------------------------------------------------------------
                         slack                                  2.651    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 prng_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.304ns (33.215%)  route 0.611ns (66.785%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.830 - 3.600 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.628ns (routing 0.010ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.009ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.628     1.862    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.941 f  prng_reg_reg[6]/Q
                         net (fo=2, routed)           0.216     2.157    delay_mod997/Q[6]
    SLICE_X42Y214        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.280 f  delay_mod997/buffer[0][4]_i_2/O
                         net (fo=2, routed)           0.141     2.421    delay_mod997/buffer[0][4]_i_2_n_0
    SLICE_X39Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.457 f  delay_mod997/buffer[0][9]_i_2/O
                         net (fo=9, routed)           0.224     2.681    delay_mod997/buffer[0][9]_i_2_n_0
    SLICE_X42Y214        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.747 r  delay_mod997/buffer[0][6]_i_1/O
                         net (fo=1, routed)           0.030     2.777    delay_mod997/mod997[6]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.543     4.830    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][6]/C
                         clock pessimism              0.609     5.439    
                         clock uncertainty           -0.035     5.404    
    SLICE_X42Y214        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.429    delay_mod997/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 prng_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.306ns (33.434%)  route 0.609ns (66.566%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.230ns = ( 4.830 - 3.600 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.628ns (routing 0.010ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.543ns (routing 0.009ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.628     1.862    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.941 f  prng_reg_reg[6]/Q
                         net (fo=2, routed)           0.216     2.157    delay_mod997/Q[6]
    SLICE_X42Y214        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.280 f  delay_mod997/buffer[0][4]_i_2/O
                         net (fo=2, routed)           0.141     2.421    delay_mod997/buffer[0][4]_i_2_n_0
    SLICE_X39Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.457 f  delay_mod997/buffer[0][9]_i_2/O
                         net (fo=9, routed)           0.225     2.682    delay_mod997/buffer[0][9]_i_2_n_0
    SLICE_X42Y214        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     2.750 r  delay_mod997/buffer[0][8]_i_1/O
                         net (fo=1, routed)           0.027     2.777    delay_mod997/mod997[8]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.543     4.830    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/C
                         clock pessimism              0.609     5.439    
                         clock uncertainty           -0.035     5.404    
    SLICE_X42Y214        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     5.429    delay_mod997/buffer_reg[0][8]
  -------------------------------------------------------------------
                         required time                          5.429    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 prng_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.337ns (40.144%)  route 0.502ns (59.856%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 4.831 - 3.600 ) 
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.628ns (routing 0.010ns, distribution 0.618ns)
  Clock Net Delay (Destination): 0.544ns (routing 0.009ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.628     1.862    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.941 r  prng_reg_reg[6]/Q
                         net (fo=2, routed)           0.216     2.157    delay_mod997/Q[6]
    SLICE_X42Y214        LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.280 r  delay_mod997/buffer[0][4]_i_2/O
                         net (fo=2, routed)           0.141     2.421    delay_mod997/buffer[0][4]_i_2_n_0
    SLICE_X39Y214        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.457 r  delay_mod997/buffer[0][9]_i_2/O
                         net (fo=9, routed)           0.097     2.553    delay_mod997/buffer[0][9]_i_2_n_0
    SLICE_X39Y214        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     2.652 r  delay_mod997/buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.049     2.701    delay_mod997/mod997[0]
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    D14                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     4.095 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.095    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.095 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     4.264    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     4.288 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.544     4.831    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][0]/C
                         clock pessimism              0.555     5.386    
                         clock uncertainty           -0.035     5.351    
    SLICE_X39Y214        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.376    delay_mod997/buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -2.701    
  -------------------------------------------------------------------
                         slack                                  2.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 delay_mod997/buffer_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.053ns (36.632%)  route 0.092ns (63.368%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.360ns (routing 0.007ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.008ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.360     0.803    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.843 r  delay_mod997/buffer_reg[0][9]/Q
                         net (fo=5, routed)           0.085     0.928    delay_mod997/buffer_reg[0][9]
    SLICE_X41Y215        MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.013     0.941 r  delay_mod997/sample_reg[3]_i_1/O
                         net (fo=1, routed)           0.007     0.948    delay_mod997_n_2
    SLICE_X41Y215        FDRE                                         r  sample_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.404     1.160    clk_IBUF_BUFG
    SLICE_X41Y215        FDRE                                         r  sample_reg[3]/C
                         clock pessimism             -0.318     0.842    
    SLICE_X41Y215        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.888    sample_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 prng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.087ns (69.080%)  route 0.039ns (30.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.008ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.805    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.844 r  prng_reg_reg[2]/Q
                         net (fo=4, routed)           0.033     0.877    delay_mod997/Q[2]
    SLICE_X39Y214        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     0.925 r  delay_mod997/buffer[0][3]_i_1/O
                         net (fo=1, routed)           0.006     0.931    delay_mod997/mod997[3]
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.408     1.164    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][3]/C
                         clock pessimism             -0.350     0.814    
    SLICE_X39Y214        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.861    delay_mod997/buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 delay_mod997/buffer_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.073ns (47.357%)  route 0.081ns (52.643%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.360ns (routing 0.007ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.008ns, distribution 0.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.360     0.803    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.841 r  delay_mod997/buffer_reg[0][7]/Q
                         net (fo=12, routed)          0.066     0.907    delay_mod997/buffer_reg[0][7]
    SLICE_X41Y214        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.921 r  delay_mod997/sample[0]_i_4/O
                         net (fo=1, routed)           0.007     0.928    delay_mod997/sample[0]_i_4_n_0
    SLICE_X41Y214        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     0.938 r  delay_mod997/sample_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     0.938    delay_mod997/sample_reg[0]_i_2_n_0
    SLICE_X41Y214        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.011     0.949 r  delay_mod997/sample_reg[0]_i_1/O
                         net (fo=1, routed)           0.008     0.957    delay_mod997_n_5
    SLICE_X41Y214        FDRE                                         r  sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.403     1.159    clk_IBUF_BUFG
    SLICE_X41Y214        FDRE                                         r  sample_reg[0]/C
                         clock pessimism             -0.318     0.841    
    SLICE_X41Y214        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.887    sample_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 delay_mod997/buffer_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.054ns (33.965%)  route 0.105ns (66.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.360ns (routing 0.007ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.008ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.360     0.803    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.842 r  delay_mod997/buffer_reg[0][8]/Q
                         net (fo=7, routed)           0.088     0.930    delay_mod997/buffer_reg[0][8]
    SLICE_X41Y213        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.945 r  delay_mod997/sample[1]_i_1/O
                         net (fo=1, routed)           0.017     0.962    delay_mod997_n_4
    SLICE_X41Y213        FDRE                                         r  sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.407     1.163    clk_IBUF_BUFG
    SLICE_X41Y213        FDRE                                         r  sample_reg[1]/C
                         clock pessimism             -0.318     0.845    
    SLICE_X41Y213        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.891    sample_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 prng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.089ns (66.372%)  route 0.045ns (33.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.008ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.805    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.844 r  prng_reg_reg[2]/Q
                         net (fo=4, routed)           0.030     0.874    delay_mod997/Q[2]
    SLICE_X39Y214        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.050     0.924 r  delay_mod997/buffer[0][4]_i_1/O
                         net (fo=1, routed)           0.015     0.939    delay_mod997/mod997[4]
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.408     1.164    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][4]/C
                         clock pessimism             -0.350     0.814    
    SLICE_X39Y214        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.860    delay_mod997/buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 prng_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.087ns (60.131%)  route 0.058ns (39.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.359     0.802    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.839 r  prng_reg_reg[7]/Q
                         net (fo=2, routed)           0.034     0.873    delay_mod997/Q[7]
    SLICE_X42Y214        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     0.923 r  delay_mod997/buffer[0][7]_i_1/O
                         net (fo=1, routed)           0.024     0.947    delay_mod997/mod997[7]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.411     1.167    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][7]/C
                         clock pessimism             -0.350     0.817    
    SLICE_X42Y214        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.863    delay_mod997/buffer_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 prng_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.089ns (64.056%)  route 0.050ns (35.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.008ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.805    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.844 r  prng_reg_reg[2]/Q
                         net (fo=4, routed)           0.033     0.877    delay_mod997/Q[2]
    SLICE_X39Y214        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     0.927 r  delay_mod997/buffer[0][2]_i_1/O
                         net (fo=1, routed)           0.017     0.944    delay_mod997/mod997[2]
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.408     1.164    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][2]/C
                         clock pessimism             -0.350     0.814    
    SLICE_X39Y214        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.860    delay_mod997/buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 delay_mod997/buffer_reg[0][8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.081ns (53.401%)  route 0.071ns (46.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Net Delay (Source):      0.360ns (routing 0.007ns, distribution 0.353ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.008ns, distribution 0.399ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.360     0.803    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.842 f  delay_mod997/buffer_reg[0][8]/Q
                         net (fo=7, routed)           0.062     0.904    delay_mod997/buffer_reg[0][8]
    SLICE_X42Y213        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     0.946 r  delay_mod997/sample[4]_i_1/O
                         net (fo=1, routed)           0.009     0.955    delay_mod997_n_1
    SLICE_X42Y213        FDRE                                         r  sample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.407     1.163    clk_IBUF_BUFG
    SLICE_X42Y213        FDRE                                         r  sample_reg[4]/C
                         clock pessimism             -0.345     0.818    
    SLICE_X42Y213        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.865    sample_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 prng_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.060ns (40.340%)  route 0.089ns (59.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      0.362ns (routing 0.007ns, distribution 0.355ns)
  Clock Net Delay (Destination): 0.408ns (routing 0.008ns, distribution 0.400ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.362     0.805    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y214        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.845 r  prng_reg_reg[1]/Q
                         net (fo=5, routed)           0.083     0.928    delay_mod997/Q[1]
    SLICE_X39Y214        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.948 r  delay_mod997/buffer[0][1]_i_1/O
                         net (fo=1, routed)           0.006     0.954    delay_mod997/mod997[1]
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.408     1.164    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][1]/C
                         clock pessimism             -0.350     0.814    
    SLICE_X39Y214        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.861    delay_mod997/buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 prng_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_mod997/buffer_reg[0][8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.076ns (47.151%)  route 0.085ns (52.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.359     0.802    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y214        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.842 r  prng_reg_reg[8]/Q
                         net (fo=2, routed)           0.077     0.920    delay_mod997/Q[8]
    SLICE_X42Y214        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.036     0.956 r  delay_mod997/buffer[0][8]_i_1/O
                         net (fo=1, routed)           0.008     0.964    delay_mod997/mod997[8]
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.411     1.167    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/C
                         clock pessimism             -0.350     0.817    
    SLICE_X42Y214        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.864    delay_mod997/buffer_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.800 }
Period(ns):         3.600
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         3.600       2.310      BUFGCE_HDIO_X1Y7  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X39Y214     prng_reg_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X39Y214     prng_reg_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X39Y214     prng_reg_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X39Y214     prng_reg_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X39Y214     prng_reg_reg[4]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X42Y214     prng_reg_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X42Y214     prng_reg_reg[6]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X42Y214     prng_reg_reg[7]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X42Y214     prng_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X39Y214     prng_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.186ns  (logic 2.362ns (74.138%)  route 0.824ns (25.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.010ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.615     1.849    clk_IBUF_BUFG
    SLICE_X41Y214        FDRE                                         r  sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.928 r  sample_reg[0]/Q
                         net (fo=1, routed)           0.824     2.752    sample_OBUF[0]
    F14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.283     5.035 r  sample_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.035    sample[0]
    F14                                                               r  sample[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.143ns  (logic 2.369ns (75.373%)  route 0.774ns (24.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.618ns (routing 0.010ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.618     1.852    clk_IBUF_BUFG
    SLICE_X42Y213        FDRE                                         r  sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y213        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.930 r  sample_reg[2]/Q
                         net (fo=1, routed)           0.774     2.704    sample_OBUF[2]
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.291     4.995 r  sample_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.995    sample[2]
    G12                                                               r  sample[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.077ns  (logic 2.344ns (76.177%)  route 0.733ns (23.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.618ns (routing 0.010ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.618     1.852    clk_IBUF_BUFG
    SLICE_X42Y213        FDRE                                         r  sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y213        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.932 r  sample_reg[4]/Q
                         net (fo=1, routed)           0.733     2.665    sample_OBUF[4]
    J15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.264     4.929 r  sample_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.929    sample[4]
    J15                                                               r  sample[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.043ns  (logic 2.370ns (77.883%)  route 0.673ns (22.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.616ns (routing 0.010ns, distribution 0.606ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.616     1.850    clk_IBUF_BUFG
    SLICE_X41Y215        FDRE                                         r  sample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.929 r  sample_reg[3]/Q
                         net (fo=1, routed)           0.673     2.602    sample_OBUF[3]
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.291     4.893 r  sample_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.893    sample[3]
    F12                                                               r  sample[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.994ns  (logic 2.363ns (78.922%)  route 0.631ns (21.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.619ns (routing 0.010ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.002     1.002 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.002    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.002 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.206    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.234 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.619     1.853    clk_IBUF_BUFG
    SLICE_X41Y213        FDRE                                         r  sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.932 r  sample_reg[1]/Q
                         net (fo=1, routed)           0.631     2.563    sample_OBUF[1]
    F13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.284     4.846 r  sample_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.846    sample[1]
    F13                                                               r  sample[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.346ns  (logic 1.066ns (79.194%)  route 0.280ns (20.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.356ns (routing 0.007ns, distribution 0.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.356     0.800    clk_IBUF_BUFG
    SLICE_X41Y213        FDRE                                         r  sample_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y213        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.839 r  sample_reg[1]/Q
                         net (fo=1, routed)           0.280     1.119    sample_OBUF[1]
    F13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.027     2.146 r  sample_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.146    sample[1]
    F13                                                               r  sample[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 1.073ns (77.194%)  route 0.317ns (22.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.355ns (routing 0.007ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.355     0.799    clk_IBUF_BUFG
    SLICE_X41Y215        FDRE                                         r  sample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y215        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.838 r  sample_reg[3]/Q
                         net (fo=1, routed)           0.317     1.155    sample_OBUF[3]
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.034     2.189 r  sample_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.189    sample[3]
    F12                                                               r  sample[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.430ns  (logic 1.048ns (73.291%)  route 0.382ns (26.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.355ns (routing 0.007ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.355     0.799    clk_IBUF_BUFG
    SLICE_X42Y213        FDRE                                         r  sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y213        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.840 r  sample_reg[4]/Q
                         net (fo=1, routed)           0.382     1.222    sample_OBUF[4]
    J15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.007     2.229 r  sample_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.229    sample[4]
    J15                                                               r  sample[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.469ns  (logic 1.073ns (73.042%)  route 0.396ns (26.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.355ns (routing 0.007ns, distribution 0.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.355     0.799    clk_IBUF_BUFG
    SLICE_X42Y213        FDRE                                         r  sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y213        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.838 r  sample_reg[2]/Q
                         net (fo=1, routed)           0.396     1.234    sample_OBUF[2]
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.034     2.268 r  sample_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.268    sample[2]
    G12                                                               r  sample[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.482ns  (logic 1.065ns (71.868%)  route 0.417ns (28.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.354ns (routing 0.007ns, distribution 0.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.336     0.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.336    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.427    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.444 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.354     0.798    clk_IBUF_BUFG
    SLICE_X41Y214        FDRE                                         r  sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.837 r  sample_reg[0]/Q
                         net (fo=1, routed)           0.417     1.254    sample_OBUF[0]
    F14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.026     2.280 r  sample_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.280    sample[0]
    F14                                                               r  sample[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prng_input[5]
                            (input port)
  Destination:            prng_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 1.016ns (49.190%)  route 1.049ns (50.810%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.542ns (routing 0.009ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B12                                               0.000     0.000 r  prng_input[5] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[5]_inst/I
    B12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.016     1.016 r  prng_input_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.016    prng_input_IBUF[5]_inst/OUT
    B12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.016 r  prng_input_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.049     2.065    prng_input_IBUF[5]
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.542     1.229    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[5]/C

Slack:                    inf
  Source:                 prng_input[3]
                            (input port)
  Destination:            prng_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 1.018ns (53.548%)  route 0.883ns (46.452%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.546ns (routing 0.009ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  prng_input[3] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[3]_inst/I
    A12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.018     1.018 r  prng_input_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    prng_input_IBUF[3]_inst/OUT
    A12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.018 r  prng_input_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.883     1.901    prng_input_IBUF[3]
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.546     1.233    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 1.005ns (54.138%)  route 0.851ns (45.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.544ns (routing 0.009ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.851     1.856    delay_mod997/rstn_IBUF
    SLICE_X39Y214        FDCE                                         f  delay_mod997/buffer_reg[0][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.544     1.231    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 1.005ns (54.138%)  route 0.851ns (45.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.544ns (routing 0.009ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.851     1.856    delay_mod997/rstn_IBUF
    SLICE_X39Y214        FDCE                                         f  delay_mod997/buffer_reg[0][1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.544     1.231    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 1.005ns (54.138%)  route 0.851ns (45.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.544ns (routing 0.009ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.851     1.856    delay_mod997/rstn_IBUF
    SLICE_X39Y214        FDCE                                         f  delay_mod997/buffer_reg[0][2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.544     1.231    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 1.005ns (54.138%)  route 0.851ns (45.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.544ns (routing 0.009ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.851     1.856    delay_mod997/rstn_IBUF
    SLICE_X39Y214        FDCE                                         f  delay_mod997/buffer_reg[0][3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.544     1.231    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.856ns  (logic 1.005ns (54.138%)  route 0.851ns (45.862%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.544ns (routing 0.009ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.851     1.856    delay_mod997/rstn_IBUF
    SLICE_X39Y214        FDCE                                         f  delay_mod997/buffer_reg[0][4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.544     1.231    delay_mod997/CLK
    SLICE_X39Y214        FDCE                                         r  delay_mod997/buffer_reg[0][4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.855ns  (logic 1.005ns (54.167%)  route 0.850ns (45.833%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.546ns (routing 0.009ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.850     1.855    delay_mod997_n_0
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.546     1.233    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.855ns  (logic 1.005ns (54.167%)  route 0.850ns (45.833%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.546ns (routing 0.009ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.850     1.855    delay_mod997_n_0
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.546     1.233    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.855ns  (logic 1.005ns (54.167%)  route 0.850ns (45.833%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.546ns (routing 0.009ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.005     1.005 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.005    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.005 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.850     1.855    delay_mod997_n_0
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.664    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.688 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.546     1.233    clk_IBUF_BUFG
    SLICE_X39Y214        FDRE                                         r  prng_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prng_input[9]
                            (input port)
  Destination:            prng_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.617ns  (logic 0.338ns (54.815%)  route 0.279ns (45.185%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.409ns (routing 0.008ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E13                                               0.000     0.000 r  prng_input[9] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[9]_inst/I
    E13                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.338     0.338 r  prng_input_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.338    prng_input_IBUF[9]_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.338 r  prng_input_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.617    prng_input_IBUF[9]
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.409     1.165    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.339ns (53.809%)  route 0.291ns (46.191%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.409ns (routing 0.008ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.291     0.630    delay_mod997_n_0
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.409     1.165    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.339ns (53.809%)  route 0.291ns (46.191%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.409ns (routing 0.008ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.291     0.630    delay_mod997_n_0
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.409     1.165    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.339ns (53.809%)  route 0.291ns (46.191%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.409ns (routing 0.008ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.291     0.630    delay_mod997_n_0
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.409     1.165    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.339ns (53.809%)  route 0.291ns (46.191%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.409ns (routing 0.008ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.291     0.630    delay_mod997_n_0
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[8]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.409     1.165    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prng_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.339ns (53.809%)  route 0.291ns (46.191%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.409ns (routing 0.008ns, distribution 0.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 f  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 f  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.291     0.630    delay_mod997_n_0
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[9]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.409     1.165    clk_IBUF_BUFG
    SLICE_X42Y214        FDRE                                         r  prng_reg_reg[9]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.339ns (53.724%)  route 0.292ns (46.276%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.292     0.631    delay_mod997/rstn_IBUF
    SLICE_X42Y214        FDCE                                         f  delay_mod997/buffer_reg[0][5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.411     1.167    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.339ns (53.724%)  route 0.292ns (46.276%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.292     0.631    delay_mod997/rstn_IBUF
    SLICE_X42Y214        FDCE                                         f  delay_mod997/buffer_reg[0][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.411     1.167    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.339ns (53.724%)  route 0.292ns (46.276%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.292     0.631    delay_mod997/rstn_IBUF
    SLICE_X42Y214        FDCE                                         f  delay_mod997/buffer_reg[0][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.411     1.167    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            delay_mod997/buffer_reg[0][8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.339ns (53.724%)  route 0.292ns (46.276%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.411ns (routing 0.008ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn_IBUF_inst/I
    E12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.339     0.339 r  rstn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.339    rstn_IBUF_inst/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.339 r  rstn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=20, routed)          0.292     0.631    delay_mod997/rstn_IBUF
    SLICE_X42Y214        FDCE                                         f  delay_mod997/buffer_reg[0][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.624     0.624 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.624    clk_IBUF_inst/OUT
    D14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.624 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.737    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.756 r  clk_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=25, routed)          0.411     1.167    delay_mod997/CLK
    SLICE_X42Y214        FDCE                                         r  delay_mod997/buffer_reg[0][8]/C





