{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762203945732 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762203945732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 18:05:45 2025 " "Processing started: Mon Nov 03 18:05:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762203945732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203945732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203945732 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1762203946223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762203946223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_vhdl-ff_d " "Found design unit 1: dff_vhdl-ff_d" {  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""} { "Info" "ISGN_ENTITY_NAME" "1 dff_vhdl " "Found entity 1: dff_vhdl" {  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203955714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-arch " "Found design unit 1: dec_7seg-arch" {  } { { "dec_7seg.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dec_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dec_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203955714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce_v1-logic " "Found design unit 1: debounce_v1-logic" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/debounce_v1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce_v1 " "Found entity 1: debounce_v1" {  } { { "debounce_v1.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/debounce_v1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203955714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_final-arch " "Found design unit 1: cronometro_final-arch" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_final " "Found entity 1: cronometro_final" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203955714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_up_down_mod60_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_up_down_mod60_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_up_down_mod60_vhdl-cnt_up_down_mod60_arch " "Found design unit 1: cnt_up_down_mod60_vhdl-cnt_up_down_mod60_arch" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_up_down_mod60_vhdl " "Found entity 1: cnt_up_down_mod60_vhdl" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203955714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divisor " "Found design unit 1: divider-divisor" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/basic_divider.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955730 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/basic_divider.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762203955730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203955730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro_final " "Elaborating entity \"cronometro_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762203955771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:U1_Div_1Hz " "Elaborating entity \"divider\" for hierarchy \"divider:U1_Div_1Hz\"" {  } { { "cronometro_final.vhd" "U1_Div_1Hz" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762203955772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:U2_Div_100Hz " "Elaborating entity \"divider\" for hierarchy \"divider:U2_Div_100Hz\"" {  } { { "cronometro_final.vhd" "U2_Div_100Hz" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762203955774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_v1 debounce_v1:U3_Debounce_SST " "Elaborating entity \"debounce_v1\" for hierarchy \"debounce_v1:U3_Debounce_SST\"" {  } { { "cronometro_final.vhd" "U3_Debounce_SST" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762203955775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_up_down_mod60_vhdl cnt_up_down_mod60_vhdl:U6_Contador " "Elaborating entity \"cnt_up_down_mod60_vhdl\" for hierarchy \"cnt_up_down_mod60_vhdl:U6_Contador\"" {  } { { "cronometro_final.vhd" "U6_Contador" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762203955776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_vhdl cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10 " "Elaborating entity \"dff_vhdl\" for hierarchy \"cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\"" {  } { { "cnt_up_down_mod60_vhdl.vhd" "ff_d0_up_m10" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762203955778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:U7_Dec_Unid " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:U7_Dec_Unid\"" {  } { { "cronometro_final.vhd" "U7_Dec_Unid" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762203955782 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cnt_up_down_mod60_vhdl:U6_Contador\|qo " "Found clock multiplexer cnt_up_down_mod60_vhdl:U6_Contador\|qo" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1762203955844 "|cronometro_final|cnt_up_down_mod60_vhdl:U6_Contador|qo"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1762203955844 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 18 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1762203956072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762203956102 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762203956102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762203956102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762203956102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762203956156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 03 18:05:56 2025 " "Processing ended: Mon Nov 03 18:05:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762203956156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762203956156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762203956156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762203956156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1762203957620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762203957620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 18:05:57 2025 " "Processing started: Mon Nov 03 18:05:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762203957620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1762203957620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1762203957620 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1762203957777 ""}
{ "Info" "0" "" "Project  = cronometro_final" {  } {  } 0 0 "Project  = cronometro_final" 0 0 "Fitter" 0 0 1762203957778 ""}
{ "Info" "0" "" "Revision = cronometro_final" {  } {  } 0 0 "Revision = cronometro_final" 0 0 "Fitter" 0 0 1762203957778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1762203957832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1762203957836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cronometro_final EPM240T100C5 " "Selected device EPM240T100C5 for design \"cronometro_final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1762203957839 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762203957877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1762203957879 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1762203957910 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1762203957912 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762203958074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762203958074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762203958074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762203958074 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1762203958074 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1762203958074 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 21 " "No exact pin location assignment(s) for 2 pins of 21 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1762203958082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cronometro_final.sdc " "Synopsys Design Constraints File file not found: 'cronometro_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1762203958106 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1762203958107 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1762203958112 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1762203958112 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    CLK_50MHz " "   1.000    CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate " "   1.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divider:U1_Div_1Hz\|temp " "   1.000 divider:U1_Div_1Hz\|temp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divider:U2_Div_100Hz\|temp " "   1.000 divider:U2_Div_100Hz\|temp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1762203958112 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1762203958112 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762203958116 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1762203958116 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1762203958118 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK_50MHz Global clock " "Automatically promoted signal \"CLK_50MHz\" to use Global clock" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLK_50MHz " "Pin \"CLK_50MHz\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLK_50MHz } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } } { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divider:U2_Div_100Hz\|temp Global clock " "Automatically promoted some destinations of signal \"divider:U2_Div_100Hz\|temp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED_PROBE " "Destination \"LED_PROBE\" may be non-global or may not use global clock" {  } { { "cronometro_final.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cronometro_final.vhd" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1762203958128 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divider:U2_Div_100Hz\|temp " "Destination \"divider:U2_Div_100Hz\|temp\" may be non-global or may not use global clock" {  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/basic_divider.vhd" 31 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1762203958128 ""}  } { { "basic_divider.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/basic_divider.vhd" 31 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_clr_down_m6\|qstate Global clock " "Automatically promoted signal \"cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_clr_down_m6\|qstate\" to use Global clock" {  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 18 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_up_m10\|qstate Global clock " "Automatically promoted some destinations of signal \"cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_up_m10\|qstate\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cnt_up_down_mod60_vhdl:U6_Contador\|qo " "Destination \"cnt_up_down_mod60_vhdl:U6_Contador\|qo\" may be non-global or may not use global clock" {  } { { "cnt_up_down_mod60_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/cnt_up_down_mod60_vhdl.vhd" 14 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1762203958128 ""}  } { { "dff_vhdl.vhd" "" { Text "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/dff_vhdl.vhd" 18 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1762203958128 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1762203958142 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1762203958158 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1762203958158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1762203958158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1762203958158 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1762203958160 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1762203958160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1762203958160 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 17 21 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762203958160 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1762203958160 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1762203958160 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1762203958160 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762203958168 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1762203958174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1762203958263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762203958363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1762203958363 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1762203958886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762203958888 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1762203958908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1762203959018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1762203959018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1762203959175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1762203959175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762203959175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1762203959186 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1762203959194 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1762203959205 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/output_files/cronometro_final.fit.smsg " "Generated suppressed messages file D:/Bella/UTFPR/5periodo/github/Digitais/Aula_05/Quartus/output_files/cronometro_final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1762203959248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5333 " "Peak virtual memory: 5333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762203959271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 03 18:05:59 2025 " "Processing ended: Mon Nov 03 18:05:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762203959271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762203959271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762203959271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1762203959271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1762203960400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762203960400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 18:06:00 2025 " "Processing started: Mon Nov 03 18:06:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762203960400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1762203960400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cronometro_final -c cronometro_final " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1762203960400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1762203960843 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1762203960853 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1762203960868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762203960994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 03 18:06:00 2025 " "Processing ended: Mon Nov 03 18:06:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762203960994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762203960994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762203960994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1762203960994 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1762203961776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1762203962768 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762203962770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 03 18:06:02 2025 " "Processing started: Mon Nov 03 18:06:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762203962770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762203962770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cronometro_final -c cronometro_final " "Command: quartus_sta cronometro_final -c cronometro_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762203962770 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762203962979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762203963182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762203963182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963226 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762203963270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762203963406 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cronometro_final.sdc " "Synopsys Design Constraints File file not found: 'cronometro_final.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1762203963451 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963451 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz " "create_clock -period 1.000 -name CLK_50MHz CLK_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:U1_Div_1Hz\|temp divider:U1_Div_1Hz\|temp " "create_clock -period 1.000 -name divider:U1_Div_1Hz\|temp divider:U1_Div_1Hz\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:U2_Div_100Hz\|temp divider:U2_Div_100Hz\|temp " "create_clock -period 1.000 -name divider:U2_Div_100Hz\|temp divider:U2_Div_100Hz\|temp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate " "create_clock -period 1.000 -name cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1762203963455 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762203963455 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762203963455 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1762203963469 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762203963469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.504 " "Worst-case setup slack is -11.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.504            -357.828 CLK_50MHz  " "  -11.504            -357.828 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.570             -22.192 divider:U2_Div_100Hz\|temp  " "   -2.570             -22.192 divider:U2_Div_100Hz\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -1.213 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate  " "   -1.213              -1.213 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -1.213 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate  " "   -1.213              -1.213 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.194              -1.194 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate  " "   -1.194              -1.194 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate  " "   -1.193              -1.193 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate  " "    0.467               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate  " "    0.479               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate  " "    0.833               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate  " "    0.841               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate  " "    0.854               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.869               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate  " "    0.869               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate  " "    1.121               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.267               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate  " "    1.267               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305               0.000 divider:U1_Div_1Hz\|temp  " "    2.305               0.000 divider:U1_Div_1Hz\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.115               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate  " "    3.115               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.721 " "Worst-case hold slack is -5.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.721             -11.233 CLK_50MHz  " "   -5.721             -11.233 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.013              -7.182 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate  " "   -4.013              -7.182 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.843              -6.202 divider:U1_Div_1Hz\|temp  " "   -3.843              -6.202 divider:U1_Div_1Hz\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.321              -1.321 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate  " "   -1.321              -1.321 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175              -1.175 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate  " "   -1.175              -1.175 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -0.923 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate  " "   -0.923              -0.923 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.908              -0.908 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate  " "   -0.908              -0.908 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate  " "   -0.895              -0.895 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate  " "   -0.887              -0.887 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -0.533 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate  " "   -0.533              -0.533 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate  " "   -0.521              -0.521 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.462               0.000 divider:U2_Div_100Hz\|temp  " "    1.462               0.000 divider:U2_Div_100Hz\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate  " "    1.639               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate  " "    1.640               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate  " "    1.659               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate  " "    1.659               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.663 " "Worst-case recovery slack is -0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -0.663 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate  " "   -0.663              -0.663 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.470              -0.470 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate  " "   -0.470              -0.470 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.416 " "Worst-case removal slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate  " "    0.416               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate  " "    0.609               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLK_50MHz  " "   -3.000              -3.000 CLK_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d0_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d1_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_down_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_d2_up_m6\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate  " "    0.234               0.000 cnt_up_down_mod60_vhdl:U6_Contador\|dff_vhdl:ff_rst_alargador_down_m10\|qstate " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divider:U1_Div_1Hz\|temp  " "    0.234               0.000 divider:U1_Div_1Hz\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divider:U2_Div_100Hz\|temp  " "    0.234               0.000 divider:U2_Div_100Hz\|temp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762203963499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762203963499 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1762203963777 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762203963802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762203963802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762203963863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 03 18:06:03 2025 " "Processing ended: Mon Nov 03 18:06:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762203963863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762203963863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762203963863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762203963863 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Quartus Prime Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762203964706 ""}
