ARM GAS  /tmp/ccWKPQ1I.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI1_Init:
  28              	.LFB288:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI1 init function */
ARM GAS  /tmp/ccWKPQ1I.s 			page 2


  31:Core/Src/spi.c **** void MX_SPI1_Init(void)
  32:Core/Src/spi.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  41:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  37              		.loc 1 41 3 view .LVU1
  38              		.loc 1 41 18 is_stmt 0 view .LVU2
  39 0002 1248     		ldr	r0, .L5
  40 0004 124B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  42              		.loc 1 42 3 is_stmt 1 view .LVU3
  43              		.loc 1 42 19 is_stmt 0 view .LVU4
  44 0008 4FF48273 		mov	r3, #260
  45 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
  46              		.loc 1 43 3 is_stmt 1 view .LVU5
  47              		.loc 1 43 24 is_stmt 0 view .LVU6
  48 000e 4FF48063 		mov	r3, #1024
  49 0012 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  50              		.loc 1 44 3 is_stmt 1 view .LVU7
  51              		.loc 1 44 23 is_stmt 0 view .LVU8
  52 0014 4FF4E063 		mov	r3, #1792
  53 0018 C360     		str	r3, [r0, #12]
  45:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
  54              		.loc 1 45 3 is_stmt 1 view .LVU9
  55              		.loc 1 45 26 is_stmt 0 view .LVU10
  56 001a 0223     		movs	r3, #2
  57 001c 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
  58              		.loc 1 46 3 is_stmt 1 view .LVU11
  59              		.loc 1 46 23 is_stmt 0 view .LVU12
  60 001e 0123     		movs	r3, #1
  61 0020 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  62              		.loc 1 47 3 is_stmt 1 view .LVU13
  63              		.loc 1 47 18 is_stmt 0 view .LVU14
  64 0022 4FF40073 		mov	r3, #512
  65 0026 8361     		str	r3, [r0, #24]
  48:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  66              		.loc 1 48 3 is_stmt 1 view .LVU15
  67              		.loc 1 48 32 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccWKPQ1I.s 			page 3


  68 0028 2823     		movs	r3, #40
  69 002a C361     		str	r3, [r0, #28]
  49:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  70              		.loc 1 49 3 is_stmt 1 view .LVU17
  71              		.loc 1 49 23 is_stmt 0 view .LVU18
  72 002c 0023     		movs	r3, #0
  73 002e 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  74              		.loc 1 50 3 is_stmt 1 view .LVU19
  75              		.loc 1 50 21 is_stmt 0 view .LVU20
  76 0030 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  77              		.loc 1 51 3 is_stmt 1 view .LVU21
  78              		.loc 1 51 29 is_stmt 0 view .LVU22
  79 0032 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 7;
  80              		.loc 1 52 3 is_stmt 1 view .LVU23
  81              		.loc 1 52 28 is_stmt 0 view .LVU24
  82 0034 0722     		movs	r2, #7
  83 0036 C262     		str	r2, [r0, #44]
  53:Core/Src/spi.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  84              		.loc 1 53 3 is_stmt 1 view .LVU25
  85              		.loc 1 53 24 is_stmt 0 view .LVU26
  86 0038 0363     		str	r3, [r0, #48]
  54:Core/Src/spi.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  87              		.loc 1 54 3 is_stmt 1 view .LVU27
  88              		.loc 1 54 23 is_stmt 0 view .LVU28
  89 003a 4363     		str	r3, [r0, #52]
  55:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
  90              		.loc 1 55 3 is_stmt 1 view .LVU29
  91              		.loc 1 55 7 is_stmt 0 view .LVU30
  92 003c FFF7FEFF 		bl	HAL_SPI_Init
  93              	.LVL0:
  94              		.loc 1 55 6 discriminator 1 view .LVU31
  95 0040 00B9     		cbnz	r0, .L4
  96              	.L1:
  56:Core/Src/spi.c ****   {
  57:Core/Src/spi.c ****     Error_Handler();
  58:Core/Src/spi.c ****   }
  59:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  62:Core/Src/spi.c **** 
  63:Core/Src/spi.c **** }
  97              		.loc 1 63 1 view .LVU32
  98 0042 08BD     		pop	{r3, pc}
  99              	.L4:
  57:Core/Src/spi.c ****   }
 100              		.loc 1 57 5 is_stmt 1 view .LVU33
 101 0044 FFF7FEFF 		bl	Error_Handler
 102              	.LVL1:
 103              		.loc 1 63 1 is_stmt 0 view .LVU34
 104 0048 FBE7     		b	.L1
 105              	.L6:
 106 004a 00BF     		.align	2
 107              	.L5:
 108 004c 00000000 		.word	hspi1
ARM GAS  /tmp/ccWKPQ1I.s 			page 4


 109 0050 00300140 		.word	1073819648
 110              		.cfi_endproc
 111              	.LFE288:
 113              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 114              		.align	1
 115              		.global	HAL_SPI_MspInit
 116              		.syntax unified
 117              		.thumb
 118              		.thumb_func
 120              	HAL_SPI_MspInit:
 121              	.LVL2:
 122              	.LFB289:
  64:Core/Src/spi.c **** 
  65:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  66:Core/Src/spi.c **** {
 123              		.loc 1 66 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 32
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              		.loc 1 66 1 is_stmt 0 view .LVU36
 128 0000 10B5     		push	{r4, lr}
 129              		.cfi_def_cfa_offset 8
 130              		.cfi_offset 4, -8
 131              		.cfi_offset 14, -4
 132 0002 88B0     		sub	sp, sp, #32
 133              		.cfi_def_cfa_offset 40
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 134              		.loc 1 68 3 is_stmt 1 view .LVU37
 135              		.loc 1 68 20 is_stmt 0 view .LVU38
 136 0004 0023     		movs	r3, #0
 137 0006 0393     		str	r3, [sp, #12]
 138 0008 0493     		str	r3, [sp, #16]
 139 000a 0593     		str	r3, [sp, #20]
 140 000c 0693     		str	r3, [sp, #24]
 141 000e 0793     		str	r3, [sp, #28]
  69:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 142              		.loc 1 69 3 is_stmt 1 view .LVU39
 143              		.loc 1 69 15 is_stmt 0 view .LVU40
 144 0010 0268     		ldr	r2, [r0]
 145              		.loc 1 69 5 view .LVU41
 146 0012 234B     		ldr	r3, .L13
 147 0014 9A42     		cmp	r2, r3
 148 0016 01D0     		beq	.L11
 149              	.LVL3:
 150              	.L7:
  70:Core/Src/spi.c ****   {
  71:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  72:Core/Src/spi.c **** 
  73:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  74:Core/Src/spi.c ****     /* SPI1 clock enable */
  75:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  76:Core/Src/spi.c **** 
  77:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  78:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  79:Core/Src/spi.c ****     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
  80:Core/Src/spi.c ****     PB4 (NJTRST)     ------> SPI1_MISO
ARM GAS  /tmp/ccWKPQ1I.s 			page 5


  81:Core/Src/spi.c ****     */
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  84:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  85:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  86:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
  87:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  88:Core/Src/spi.c **** 
  89:Core/Src/spi.c ****     /* SPI1 DMA Init */
  90:Core/Src/spi.c ****     /* SPI1_RX Init */
  91:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA1_Channel2;
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 100:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 101:Core/Src/spi.c ****     {
 102:Core/Src/spi.c ****       Error_Handler();
 103:Core/Src/spi.c ****     }
 104:Core/Src/spi.c **** 
 105:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 108:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 109:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 110:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/spi.c **** 
 112:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 113:Core/Src/spi.c ****   }
 114:Core/Src/spi.c **** }
 151              		.loc 1 114 1 view .LVU42
 152 0018 08B0     		add	sp, sp, #32
 153              		.cfi_remember_state
 154              		.cfi_def_cfa_offset 8
 155              		@ sp needed
 156 001a 10BD     		pop	{r4, pc}
 157              	.LVL4:
 158              	.L11:
 159              		.cfi_restore_state
 160              		.loc 1 114 1 view .LVU43
 161 001c 0446     		mov	r4, r0
  75:Core/Src/spi.c **** 
 162              		.loc 1 75 5 is_stmt 1 view .LVU44
 163              	.LBB2:
  75:Core/Src/spi.c **** 
 164              		.loc 1 75 5 view .LVU45
  75:Core/Src/spi.c **** 
 165              		.loc 1 75 5 view .LVU46
 166 001e 03F56043 		add	r3, r3, #57344
 167 0022 1A6E     		ldr	r2, [r3, #96]
 168 0024 42F48052 		orr	r2, r2, #4096
 169 0028 1A66     		str	r2, [r3, #96]
  75:Core/Src/spi.c **** 
ARM GAS  /tmp/ccWKPQ1I.s 			page 6


 170              		.loc 1 75 5 view .LVU47
 171 002a 1A6E     		ldr	r2, [r3, #96]
 172 002c 02F48052 		and	r2, r2, #4096
 173 0030 0192     		str	r2, [sp, #4]
  75:Core/Src/spi.c **** 
 174              		.loc 1 75 5 view .LVU48
 175 0032 019A     		ldr	r2, [sp, #4]
 176              	.LBE2:
  75:Core/Src/spi.c **** 
 177              		.loc 1 75 5 view .LVU49
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 178              		.loc 1 77 5 view .LVU50
 179              	.LBB3:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 180              		.loc 1 77 5 view .LVU51
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 181              		.loc 1 77 5 view .LVU52
 182 0034 DA6C     		ldr	r2, [r3, #76]
 183 0036 42F00202 		orr	r2, r2, #2
 184 003a DA64     		str	r2, [r3, #76]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 185              		.loc 1 77 5 view .LVU53
 186 003c DB6C     		ldr	r3, [r3, #76]
 187 003e 03F00203 		and	r3, r3, #2
 188 0042 0293     		str	r3, [sp, #8]
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 189              		.loc 1 77 5 view .LVU54
 190 0044 029B     		ldr	r3, [sp, #8]
 191              	.LBE3:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 192              		.loc 1 77 5 view .LVU55
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 193              		.loc 1 82 5 view .LVU56
  82:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194              		.loc 1 82 25 is_stmt 0 view .LVU57
 195 0046 1823     		movs	r3, #24
 196 0048 0393     		str	r3, [sp, #12]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 83 5 is_stmt 1 view .LVU58
  83:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 83 26 is_stmt 0 view .LVU59
 199 004a 0223     		movs	r3, #2
 200 004c 0493     		str	r3, [sp, #16]
  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 201              		.loc 1 84 5 is_stmt 1 view .LVU60
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 202              		.loc 1 85 5 view .LVU61
  85:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 203              		.loc 1 85 27 is_stmt 0 view .LVU62
 204 004e 0323     		movs	r3, #3
 205 0050 0693     		str	r3, [sp, #24]
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 206              		.loc 1 86 5 is_stmt 1 view .LVU63
  86:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 207              		.loc 1 86 31 is_stmt 0 view .LVU64
 208 0052 0523     		movs	r3, #5
 209 0054 0793     		str	r3, [sp, #28]
ARM GAS  /tmp/ccWKPQ1I.s 			page 7


  87:Core/Src/spi.c **** 
 210              		.loc 1 87 5 is_stmt 1 view .LVU65
 211 0056 03A9     		add	r1, sp, #12
 212 0058 1248     		ldr	r0, .L13+4
 213              	.LVL5:
  87:Core/Src/spi.c **** 
 214              		.loc 1 87 5 is_stmt 0 view .LVU66
 215 005a FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL6:
  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 217              		.loc 1 91 5 is_stmt 1 view .LVU67
  91:Core/Src/spi.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 218              		.loc 1 91 27 is_stmt 0 view .LVU68
 219 005e 1248     		ldr	r0, .L13+8
 220 0060 124B     		ldr	r3, .L13+12
 221 0062 0360     		str	r3, [r0]
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 222              		.loc 1 92 5 is_stmt 1 view .LVU69
  92:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 223              		.loc 1 92 31 is_stmt 0 view .LVU70
 224 0064 0123     		movs	r3, #1
 225 0066 4360     		str	r3, [r0, #4]
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 226              		.loc 1 93 5 is_stmt 1 view .LVU71
  93:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 227              		.loc 1 93 33 is_stmt 0 view .LVU72
 228 0068 0023     		movs	r3, #0
 229 006a 8360     		str	r3, [r0, #8]
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 230              		.loc 1 94 5 is_stmt 1 view .LVU73
  94:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 231              		.loc 1 94 33 is_stmt 0 view .LVU74
 232 006c C360     		str	r3, [r0, #12]
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 233              		.loc 1 95 5 is_stmt 1 view .LVU75
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 234              		.loc 1 95 30 is_stmt 0 view .LVU76
 235 006e 8022     		movs	r2, #128
 236 0070 0261     		str	r2, [r0, #16]
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 237              		.loc 1 96 5 is_stmt 1 view .LVU77
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 238              		.loc 1 96 43 is_stmt 0 view .LVU78
 239 0072 4361     		str	r3, [r0, #20]
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 240              		.loc 1 97 5 is_stmt 1 view .LVU79
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 241              		.loc 1 97 40 is_stmt 0 view .LVU80
 242 0074 8361     		str	r3, [r0, #24]
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 243              		.loc 1 98 5 is_stmt 1 view .LVU81
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 244              		.loc 1 98 28 is_stmt 0 view .LVU82
 245 0076 2022     		movs	r2, #32
 246 0078 C261     		str	r2, [r0, #28]
  99:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 247              		.loc 1 99 5 is_stmt 1 view .LVU83
ARM GAS  /tmp/ccWKPQ1I.s 			page 8


  99:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 248              		.loc 1 99 32 is_stmt 0 view .LVU84
 249 007a 0362     		str	r3, [r0, #32]
 100:Core/Src/spi.c ****     {
 250              		.loc 1 100 5 is_stmt 1 view .LVU85
 100:Core/Src/spi.c ****     {
 251              		.loc 1 100 9 is_stmt 0 view .LVU86
 252 007c FFF7FEFF 		bl	HAL_DMA_Init
 253              	.LVL7:
 100:Core/Src/spi.c ****     {
 254              		.loc 1 100 8 discriminator 1 view .LVU87
 255 0080 58B9     		cbnz	r0, .L12
 256              	.L9:
 105:Core/Src/spi.c **** 
 257              		.loc 1 105 5 is_stmt 1 view .LVU88
 105:Core/Src/spi.c **** 
 258              		.loc 1 105 5 view .LVU89
 259 0082 094B     		ldr	r3, .L13+8
 260 0084 A365     		str	r3, [r4, #88]
 105:Core/Src/spi.c **** 
 261              		.loc 1 105 5 view .LVU90
 262 0086 9C62     		str	r4, [r3, #40]
 105:Core/Src/spi.c **** 
 263              		.loc 1 105 5 view .LVU91
 108:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 264              		.loc 1 108 5 view .LVU92
 265 0088 0022     		movs	r2, #0
 266 008a 1146     		mov	r1, r2
 267 008c 2320     		movs	r0, #35
 268 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 269              	.LVL8:
 109:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 270              		.loc 1 109 5 view .LVU93
 271 0092 2320     		movs	r0, #35
 272 0094 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 273              	.LVL9:
 274              		.loc 1 114 1 is_stmt 0 view .LVU94
 275 0098 BEE7     		b	.L7
 276              	.L12:
 102:Core/Src/spi.c ****     }
 277              		.loc 1 102 7 is_stmt 1 view .LVU95
 278 009a FFF7FEFF 		bl	Error_Handler
 279              	.LVL10:
 280 009e F0E7     		b	.L9
 281              	.L14:
 282              		.align	2
 283              	.L13:
 284 00a0 00300140 		.word	1073819648
 285 00a4 00040048 		.word	1207960576
 286 00a8 00000000 		.word	hdma_spi1_rx
 287 00ac 1C000240 		.word	1073872924
 288              		.cfi_endproc
 289              	.LFE289:
 291              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_SPI_MspDeInit
 294              		.syntax unified
ARM GAS  /tmp/ccWKPQ1I.s 			page 9


 295              		.thumb
 296              		.thumb_func
 298              	HAL_SPI_MspDeInit:
 299              	.LVL11:
 300              	.LFB290:
 115:Core/Src/spi.c **** 
 116:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 117:Core/Src/spi.c **** {
 301              		.loc 1 117 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 118:Core/Src/spi.c **** 
 119:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 305              		.loc 1 119 3 view .LVU97
 306              		.loc 1 119 15 is_stmt 0 view .LVU98
 307 0000 0268     		ldr	r2, [r0]
 308              		.loc 1 119 5 view .LVU99
 309 0002 0B4B     		ldr	r3, .L22
 310 0004 9A42     		cmp	r2, r3
 311 0006 00D0     		beq	.L21
 312 0008 7047     		bx	lr
 313              	.L21:
 117:Core/Src/spi.c **** 
 314              		.loc 1 117 1 view .LVU100
 315 000a 10B5     		push	{r4, lr}
 316              		.cfi_def_cfa_offset 8
 317              		.cfi_offset 4, -8
 318              		.cfi_offset 14, -4
 319 000c 0446     		mov	r4, r0
 120:Core/Src/spi.c ****   {
 121:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 124:Core/Src/spi.c ****     /* Peripheral clock disable */
 125:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 320              		.loc 1 125 5 is_stmt 1 view .LVU101
 321 000e 094A     		ldr	r2, .L22+4
 322 0010 136E     		ldr	r3, [r2, #96]
 323 0012 23F48053 		bic	r3, r3, #4096
 324 0016 1366     		str	r3, [r2, #96]
 126:Core/Src/spi.c **** 
 127:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 128:Core/Src/spi.c ****     PB3 (JTDO-TRACESWO)     ------> SPI1_SCK
 129:Core/Src/spi.c ****     PB4 (NJTRST)     ------> SPI1_MISO
 130:Core/Src/spi.c ****     */
 131:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 325              		.loc 1 131 5 view .LVU102
 326 0018 1821     		movs	r1, #24
 327 001a 0748     		ldr	r0, .L22+8
 328              	.LVL12:
 329              		.loc 1 131 5 is_stmt 0 view .LVU103
 330 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 331              	.LVL13:
 132:Core/Src/spi.c **** 
 133:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 134:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
ARM GAS  /tmp/ccWKPQ1I.s 			page 10


 332              		.loc 1 134 5 is_stmt 1 view .LVU104
 333 0020 A06D     		ldr	r0, [r4, #88]
 334 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 335              	.LVL14:
 135:Core/Src/spi.c **** 
 136:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 137:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 336              		.loc 1 137 5 view .LVU105
 337 0026 2320     		movs	r0, #35
 338 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 339              	.LVL15:
 138:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 139:Core/Src/spi.c **** 
 140:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 141:Core/Src/spi.c ****   }
 142:Core/Src/spi.c **** }
 340              		.loc 1 142 1 is_stmt 0 view .LVU106
 341 002c 10BD     		pop	{r4, pc}
 342              	.LVL16:
 343              	.L23:
 344              		.loc 1 142 1 view .LVU107
 345 002e 00BF     		.align	2
 346              	.L22:
 347 0030 00300140 		.word	1073819648
 348 0034 00100240 		.word	1073876992
 349 0038 00040048 		.word	1207960576
 350              		.cfi_endproc
 351              	.LFE290:
 353              		.global	hdma_spi1_rx
 354              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 355              		.align	2
 358              	hdma_spi1_rx:
 359 0000 00000000 		.space	72
 359      00000000 
 359      00000000 
 359      00000000 
 359      00000000 
 360              		.global	hspi1
 361              		.section	.bss.hspi1,"aw",%nobits
 362              		.align	2
 365              	hspi1:
 366 0000 00000000 		.space	140
 366      00000000 
 366      00000000 
 366      00000000 
 366      00000000 
 367              		.text
 368              	.Letext0:
 369              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 370              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 371              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 372              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 373              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 374              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 375              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 376              		.file 9 "Core/Inc/spi.h"
 377              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  /tmp/ccWKPQ1I.s 			page 11


 378              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccWKPQ1I.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccWKPQ1I.s:21     .text.MX_SPI1_Init:00000000 $t
     /tmp/ccWKPQ1I.s:27     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccWKPQ1I.s:108    .text.MX_SPI1_Init:0000004c $d
     /tmp/ccWKPQ1I.s:365    .bss.hspi1:00000000 hspi1
     /tmp/ccWKPQ1I.s:114    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccWKPQ1I.s:120    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccWKPQ1I.s:284    .text.HAL_SPI_MspInit:000000a0 $d
     /tmp/ccWKPQ1I.s:358    .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
     /tmp/ccWKPQ1I.s:292    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccWKPQ1I.s:298    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccWKPQ1I.s:347    .text.HAL_SPI_MspDeInit:00000030 $d
     /tmp/ccWKPQ1I.s:355    .bss.hdma_spi1_rx:00000000 $d
     /tmp/ccWKPQ1I.s:362    .bss.hspi1:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
