# vsim -c optimized_debug_top_tb 
# Start time: 19:42:38 on Feb 20,2020
# //  ModelSim SE-64 10.6c Jul 25 2017Linux 3.10.0-1062.12.1.el7.x86_64
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.wb_if(fast)
# Loading work.i2c_if(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.wishbone(rtl)#1
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.regblock(rtl)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1
# Loading work.mbyte(rtl)#1
# Loading work.mbit(rtl)#1
# Loading work.conditioner_mux(str)#1
# Loading work.conditioner(str)#1
# Loading work.filter(rtl)#1
# Loading work.bus_state(rtl)#1
#                    0 Data Read from Wishbone 00 at Address 0 with Write ENable 0
# End of Write Task and data is 192 at Addr 00
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   5 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   6 at Addr 10
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   x at Addr 10
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   4 at Addr 10
# End of Write Task and data is   x at Addr xx
#               132500 ######## START CONDITION ##############
####Start flag is 1
# End of Write Task and data is   x at Addr 10
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  68 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   1 at Addr 10
# End of Write Task and data is   x at Addr xx
#              8049500 SLAVE ADDRESS READ 22
# Read/Write is 0
# Ack
# 
#              8049500 SDA Value for Ack 0
#              8468500 SDA Value for Ack 0
# Write data sda is 0
# DATA READ FUNCT In I2C
# End of Write Task and data is   x at Addr 10
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   0 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   1 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   2 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   3 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   4 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   5 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   6 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   7 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   8 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   9 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  10 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  11 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  12 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  13 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  14 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  15 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  16 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  17 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  18 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  19 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is  20 at Addr 01
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   1 at Addr 10
# End of Write Task and data is   x at Addr xx
# Read Data is 0
# Read Data is 0
# Read Data is 0
# Read Data is 0
# End of Write Task and data is   x at Addr 10
# Write stop in wishbone
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   5 at Addr 10
# End of Write Task and data is   x at Addr xx
# End of Write Task and data is   x at Addr 10
# End of Write Task and data is   x at Addr xx
# ** Note: $finish    : ../testbench/top.sv(166)
#    Time: 131925 ns  Iteration: 0  Instance: /top
# End time: 19:42:41 on Feb 20,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
