<stg><name>aes_mixColumns</name>


<trans_list>

<trans id="571" from="1" to="2">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="2" to="3">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="3" to="4">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="4" to="5">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="5" to="6">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="6" to="7">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="7" to="8">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="8" to="9">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="9" to="10">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="10" to="11">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="11" to="12">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="12" to="13">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="13" to="14">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="14" to="15">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="15" to="16">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="16" to="17">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="17" to="18">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="18" to="19">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="19" to="20">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="20" to="21">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="21" to="22">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="22" to="23">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="23" to="24">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="24" to="25">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="25" to="26">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="26" to="27">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="27" to="28">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="28" to="29">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="29" to="30">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="30" to="31">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="31" to="32">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="32" to="33">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="33" to="34">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="34" to="35">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="35" to="36">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="36" to="37">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="37" to="38">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="38" to="39">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="39" to="40">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="40" to="41">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="41" to="42">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="42" to="43">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="43" to="44">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="44" to="45">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="45" to="46">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="46" to="47">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="47" to="48">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="48" to="49">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="49" to="50">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="50" to="51">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="51" to="52">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="52" to="53">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="53" to="54">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="54" to="55">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="55" to="56">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="56" to="57">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="57" to="58">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="58" to="59">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="59" to="60">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="60" to="61">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="61" to="62">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="62" to="63">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="63" to="64">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="64" to="65">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="65" to="66">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="66" to="67">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="67" to="68">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="68" to="69">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="69" to="70">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="70" to="71">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="71" to="72">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="72" to="73">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="73" to="74">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="74" to="75">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="75" to="76">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="76" to="77">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="77" to="78">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="78" to="79">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="79" to="80">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="80" to="81">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="81" to="82">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="82" to="83">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="83" to="84">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="84" to="85">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="85" to="86">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="86" to="87">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="87" to="88">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="88" to="89">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="89" to="90">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %buf_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_offset)

]]></Node>
<StgValue><ssdm name="buf_offset_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:1  %buf_addr = getelementptr i8* %buf_r, i32 %buf_offset_read

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %sum1 = add i32 1, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:6  %buf_addr_27 = getelementptr i8* %buf_r, i32 %sum1

]]></Node>
<StgValue><ssdm name="buf_addr_27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="96" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %sum2 = add i32 2, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:10  %buf_addr_28 = getelementptr i8* %buf_r, i32 %sum2

]]></Node>
<StgValue><ssdm name="buf_addr_28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="100" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %sum3 = add i32 3, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:14  %buf_addr_29 = getelementptr i8* %buf_r, i32 %sum3

]]></Node>
<StgValue><ssdm name="buf_addr_29"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %buf_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_req"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %buf_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_read"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:7  %buf_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_20_req"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %buf_addr_27_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_27)

]]></Node>
<StgValue><ssdm name="buf_addr_27_read"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %buf_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_21_req"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="128" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %buf_addr_28_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_28)

]]></Node>
<StgValue><ssdm name="buf_addr_28_read"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:15  %buf_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_22_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:16  %buf_addr_29_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_29)

]]></Node>
<StgValue><ssdm name="buf_addr_29_read"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %x_assign = xor i8 %buf_addr_27_read, %buf_addr_read

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="132" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18  %tmp_6 = xor i8 %buf_addr_28_read, %x_assign

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19  %e = xor i8 %buf_addr_29_read, %tmp_6

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:20  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %tmp_3 = shl i8 %x_assign, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_2_i = xor i8 %tmp_3, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:23  %tmp_4_i = select i1 %tmp_2, i8 %tmp_2_i, i8 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24  %tmp = xor i8 %tmp_4_i, %e

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:25  %tmp_9 = xor i8 %tmp, %buf_addr_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:27  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr, i8 %tmp_9, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="142" st_id="14" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:28  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %x_assign_1 = xor i8 %buf_addr_28_read, %buf_addr_27_read

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:30  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %tmp_8 = shl i8 %x_assign_1, 1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:32  %tmp_2_i1 = xor i8 %tmp_8, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:33  %tmp_4_i1 = select i1 %tmp_5, i8 %tmp_2_i1, i8 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:34  %tmp1 = xor i8 %tmp_4_i1, %e

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:35  %tmp_1 = xor i8 %tmp1, %buf_addr_27_read

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:36  %buf_addr_27_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_27_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:28  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:37  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_27, i8 %tmp_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="153" st_id="16" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:28  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:38  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)

]]></Node>
<StgValue><ssdm name="buf_addr_27_resp"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:39  %x_assign_2 = xor i8 %buf_addr_29_read, %buf_addr_28_read

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:40  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:41  %tmp_11 = shl i8 %x_assign_2, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:42  %tmp_2_i2 = xor i8 %tmp_11, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i2"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:43  %tmp_4_i2 = select i1 %tmp_10, i8 %tmp_2_i2, i8 %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_4_i2"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:44  %tmp2 = xor i8 %tmp_4_i2, %e

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:45  %tmp_4 = xor i8 %tmp2, %buf_addr_28_read

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:46  %buf_addr_28_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_28_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="163" st_id="17" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:28  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:38  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)

]]></Node>
<StgValue><ssdm name="buf_addr_27_resp"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:47  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_28, i8 %tmp_4, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:28  %buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr)

]]></Node>
<StgValue><ssdm name="buf_addr_resp"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:38  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)

]]></Node>
<StgValue><ssdm name="buf_addr_27_resp"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:48  %buf_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_28)

]]></Node>
<StgValue><ssdm name="buf_addr_28_resp"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:49  %x_assign_3 = xor i8 %buf_addr_29_read, %buf_addr_read

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:50  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:51  %tmp_13 = shl i8 %x_assign_3, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:52  %tmp_2_i3 = xor i8 %tmp_13, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i3"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:53  %tmp_4_i3 = select i1 %tmp_12, i8 %tmp_2_i3, i8 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_4_i3"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:54  %tmp_7 = xor i8 %tmp_4_i3, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:55  %buf_addr_29_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_29_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="176" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:38  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)

]]></Node>
<StgValue><ssdm name="buf_addr_27_resp"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:48  %buf_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_28)

]]></Node>
<StgValue><ssdm name="buf_addr_28_resp"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:56  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_29, i8 %tmp_7, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="179" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:38  %buf_addr_27_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_27)

]]></Node>
<StgValue><ssdm name="buf_addr_27_resp"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:48  %buf_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_28)

]]></Node>
<StgValue><ssdm name="buf_addr_28_resp"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:57  %buf_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_29)

]]></Node>
<StgValue><ssdm name="buf_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="182" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:48  %buf_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_28)

]]></Node>
<StgValue><ssdm name="buf_addr_28_resp"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:57  %buf_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_29)

]]></Node>
<StgValue><ssdm name="buf_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="184" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:48  %buf_addr_28_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_28)

]]></Node>
<StgValue><ssdm name="buf_addr_28_resp"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:57  %buf_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_29)

]]></Node>
<StgValue><ssdm name="buf_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:57  %buf_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_29)

]]></Node>
<StgValue><ssdm name="buf_addr_29_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="187" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:57  %buf_addr_29_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_29)

]]></Node>
<StgValue><ssdm name="buf_addr_29_resp"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58  %sum4 = add i32 4, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:59  %buf_addr_30 = getelementptr i8* %buf_r, i32 %sum4

]]></Node>
<StgValue><ssdm name="buf_addr_30"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="190" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="191" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62  %sum5 = add i32 5, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="192" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:63  %buf_addr_31 = getelementptr i8* %buf_r, i32 %sum5

]]></Node>
<StgValue><ssdm name="buf_addr_31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="193" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66  %sum6 = add i32 6, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:67  %buf_addr_32 = getelementptr i8* %buf_r, i32 %sum6

]]></Node>
<StgValue><ssdm name="buf_addr_32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="197" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:70  %sum7 = add i32 7, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:71  %buf_addr_33 = getelementptr i8* %buf_r, i32 %sum7

]]></Node>
<StgValue><ssdm name="buf_addr_33"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="206" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="208" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="209" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="210" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="214" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:60  %buf_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_23_req"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="218" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:61  %buf_addr_30_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_30)

]]></Node>
<StgValue><ssdm name="buf_addr_30_read"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:64  %buf_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_24_req"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="222" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:65  %buf_addr_31_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_31)

]]></Node>
<StgValue><ssdm name="buf_addr_31_read"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:68  %buf_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_25_req"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="225" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:69  %buf_addr_32_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_32)

]]></Node>
<StgValue><ssdm name="buf_addr_32_read"/></StgValue>
</operation>

<operation id="226" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:72  %buf_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_26_req"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:74  %x_assign_4 = xor i8 %buf_addr_31_read, %buf_addr_30_read

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="228" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:83  %buf_addr_30_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_30_req"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="229" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:73  %buf_addr_33_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_33)

]]></Node>
<StgValue><ssdm name="buf_addr_33_read"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:75  %tmp_6_1 = xor i8 %buf_addr_32_read, %x_assign_4

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:76  %e_1 = xor i8 %buf_addr_33_read, %tmp_6_1

]]></Node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:77  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:78  %tmp_15 = shl i8 %x_assign_4, 1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:79  %tmp_2_i4 = xor i8 %tmp_15, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i4"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:80  %tmp_4_i4 = select i1 %tmp_14, i8 %tmp_2_i4, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:81  %tmp3 = xor i8 %tmp_4_i4, %e_1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:82  %tmp_9_1 = xor i8 %tmp3, %buf_addr_30_read

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:84  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_30, i8 %tmp_9_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="239" st_id="36" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:85  %buf_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_30)

]]></Node>
<StgValue><ssdm name="buf_addr_30_resp"/></StgValue>
</operation>

<operation id="240" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:86  %x_assign_5 = xor i8 %buf_addr_32_read, %buf_addr_31_read

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="241" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:87  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="242" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88  %tmp_17 = shl i8 %x_assign_5, 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="243" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:89  %tmp_2_i5 = xor i8 %tmp_17, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i5"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:90  %tmp_4_i5 = select i1 %tmp_16, i8 %tmp_2_i5, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_4_i5"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:91  %tmp4 = xor i8 %tmp_4_i5, %e_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="246" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:92  %tmp_13_1 = xor i8 %tmp4, %buf_addr_31_read

]]></Node>
<StgValue><ssdm name="tmp_13_1"/></StgValue>
</operation>

<operation id="247" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:93  %buf_addr_31_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_31_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="248" st_id="37" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:85  %buf_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_30)

]]></Node>
<StgValue><ssdm name="buf_addr_30_resp"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:94  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_31, i8 %tmp_13_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="250" st_id="38" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:85  %buf_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_30)

]]></Node>
<StgValue><ssdm name="buf_addr_30_resp"/></StgValue>
</operation>

<operation id="251" st_id="38" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:95  %buf_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_31)

]]></Node>
<StgValue><ssdm name="buf_addr_31_resp"/></StgValue>
</operation>

<operation id="252" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:96  %x_assign_6 = xor i8 %buf_addr_33_read, %buf_addr_32_read

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="253" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:97  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:98  %tmp_19 = shl i8 %x_assign_6, 1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:99  %tmp_2_i6 = xor i8 %tmp_19, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i6"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:100  %tmp_4_i6 = select i1 %tmp_18, i8 %tmp_2_i6, i8 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_4_i6"/></StgValue>
</operation>

<operation id="257" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:101  %tmp5 = xor i8 %tmp_4_i6, %e_1

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="258" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:102  %tmp_17_1 = xor i8 %tmp5, %buf_addr_32_read

]]></Node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="259" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:103  %buf_addr_32_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_32_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="260" st_id="39" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:85  %buf_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_30)

]]></Node>
<StgValue><ssdm name="buf_addr_30_resp"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:95  %buf_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_31)

]]></Node>
<StgValue><ssdm name="buf_addr_31_resp"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:104  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_32, i8 %tmp_17_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="263" st_id="40" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:85  %buf_addr_30_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_30)

]]></Node>
<StgValue><ssdm name="buf_addr_30_resp"/></StgValue>
</operation>

<operation id="264" st_id="40" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:95  %buf_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_31)

]]></Node>
<StgValue><ssdm name="buf_addr_31_resp"/></StgValue>
</operation>

<operation id="265" st_id="40" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:105  %buf_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_32)

]]></Node>
<StgValue><ssdm name="buf_addr_32_resp"/></StgValue>
</operation>

<operation id="266" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:106  %x_assign_7 = xor i8 %buf_addr_33_read, %buf_addr_30_read

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="267" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:107  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="268" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:108  %tmp_21 = shl i8 %x_assign_7, 1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:109  %tmp_2_i7 = xor i8 %tmp_21, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i7"/></StgValue>
</operation>

<operation id="270" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:110  %tmp_4_i7 = select i1 %tmp_20, i8 %tmp_2_i7, i8 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_4_i7"/></StgValue>
</operation>

<operation id="271" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:111  %tmp_21_1 = xor i8 %tmp_4_i7, %tmp_6_1

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="272" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:112  %buf_addr_33_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_33_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="273" st_id="41" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:95  %buf_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_31)

]]></Node>
<StgValue><ssdm name="buf_addr_31_resp"/></StgValue>
</operation>

<operation id="274" st_id="41" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:105  %buf_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_32)

]]></Node>
<StgValue><ssdm name="buf_addr_32_resp"/></StgValue>
</operation>

<operation id="275" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:113  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_33, i8 %tmp_21_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="276" st_id="42" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:95  %buf_addr_31_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_31)

]]></Node>
<StgValue><ssdm name="buf_addr_31_resp"/></StgValue>
</operation>

<operation id="277" st_id="42" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:105  %buf_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_32)

]]></Node>
<StgValue><ssdm name="buf_addr_32_resp"/></StgValue>
</operation>

<operation id="278" st_id="42" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:114  %buf_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_33)

]]></Node>
<StgValue><ssdm name="buf_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="279" st_id="43" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:105  %buf_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_32)

]]></Node>
<StgValue><ssdm name="buf_addr_32_resp"/></StgValue>
</operation>

<operation id="280" st_id="43" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:114  %buf_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_33)

]]></Node>
<StgValue><ssdm name="buf_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="281" st_id="44" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:105  %buf_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_32)

]]></Node>
<StgValue><ssdm name="buf_addr_32_resp"/></StgValue>
</operation>

<operation id="282" st_id="44" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:114  %buf_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_33)

]]></Node>
<StgValue><ssdm name="buf_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="283" st_id="45" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:114  %buf_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_33)

]]></Node>
<StgValue><ssdm name="buf_addr_33_resp"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="284" st_id="46" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:114  %buf_addr_33_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_33)

]]></Node>
<StgValue><ssdm name="buf_addr_33_resp"/></StgValue>
</operation>

<operation id="285" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %sum8 = add i32 8, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="286" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:116  %buf_addr_34 = getelementptr i8* %buf_r, i32 %sum8

]]></Node>
<StgValue><ssdm name="buf_addr_34"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="287" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="288" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119  %sum9 = add i32 9, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="289" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:120  %buf_addr_35 = getelementptr i8* %buf_r, i32 %sum9

]]></Node>
<StgValue><ssdm name="buf_addr_35"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="290" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="291" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="292" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123  %sum10 = add i32 10, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum10"/></StgValue>
</operation>

<operation id="293" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:124  %buf_addr_36 = getelementptr i8* %buf_r, i32 %sum10

]]></Node>
<StgValue><ssdm name="buf_addr_36"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="294" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="295" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="296" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="297" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127  %sum11 = add i32 11, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum11"/></StgValue>
</operation>

<operation id="298" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:128  %buf_addr_37 = getelementptr i8* %buf_r, i32 %sum11

]]></Node>
<StgValue><ssdm name="buf_addr_37"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="299" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="300" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="301" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="302" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="303" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="307" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="308" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="309" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="310" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="311" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:117  %buf_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_27_req"/></StgValue>
</operation>

<operation id="312" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="313" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="314" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="315" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:118  %buf_addr_34_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_34)

]]></Node>
<StgValue><ssdm name="buf_addr_34_read"/></StgValue>
</operation>

<operation id="316" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:121  %buf_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_28_req"/></StgValue>
</operation>

<operation id="317" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="318" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="319" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:122  %buf_addr_35_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_35)

]]></Node>
<StgValue><ssdm name="buf_addr_35_read"/></StgValue>
</operation>

<operation id="320" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:125  %buf_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_29_req"/></StgValue>
</operation>

<operation id="321" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="322" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:126  %buf_addr_36_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_36)

]]></Node>
<StgValue><ssdm name="buf_addr_36_read"/></StgValue>
</operation>

<operation id="323" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:129  %buf_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_30_req"/></StgValue>
</operation>

<operation id="324" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  %x_assign_8 = xor i8 %buf_addr_35_read, %buf_addr_34_read

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="325" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:140  %buf_addr_34_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_34_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="326" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:130  %buf_addr_37_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_37)

]]></Node>
<StgValue><ssdm name="buf_addr_37_read"/></StgValue>
</operation>

<operation id="327" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:132  %tmp_6_2 = xor i8 %buf_addr_36_read, %x_assign_8

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="328" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:133  %e_2 = xor i8 %buf_addr_37_read, %tmp_6_2

]]></Node>
<StgValue><ssdm name="e_2"/></StgValue>
</operation>

<operation id="329" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:134  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="330" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:135  %tmp_23 = shl i8 %x_assign_8, 1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="331" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:136  %tmp_2_i8 = xor i8 %tmp_23, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i8"/></StgValue>
</operation>

<operation id="332" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:137  %tmp_4_i8 = select i1 %tmp_22, i8 %tmp_2_i8, i8 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_4_i8"/></StgValue>
</operation>

<operation id="333" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:138  %tmp6 = xor i8 %tmp_4_i8, %e_2

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="334" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:139  %tmp_9_2 = xor i8 %tmp6, %buf_addr_34_read

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="335" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:141  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_34, i8 %tmp_9_2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="336" st_id="58" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:142  %buf_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_34)

]]></Node>
<StgValue><ssdm name="buf_addr_34_resp"/></StgValue>
</operation>

<operation id="337" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:143  %x_assign_9 = xor i8 %buf_addr_36_read, %buf_addr_35_read

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="338" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:144  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="339" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:145  %tmp_25 = shl i8 %x_assign_9, 1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="340" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:146  %tmp_2_i9 = xor i8 %tmp_25, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i9"/></StgValue>
</operation>

<operation id="341" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:147  %tmp_4_i9 = select i1 %tmp_24, i8 %tmp_2_i9, i8 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_4_i9"/></StgValue>
</operation>

<operation id="342" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:148  %tmp7 = xor i8 %tmp_4_i9, %e_2

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="343" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:149  %tmp_13_2 = xor i8 %tmp7, %buf_addr_35_read

]]></Node>
<StgValue><ssdm name="tmp_13_2"/></StgValue>
</operation>

<operation id="344" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:150  %buf_addr_35_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_35_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="345" st_id="59" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:142  %buf_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_34)

]]></Node>
<StgValue><ssdm name="buf_addr_34_resp"/></StgValue>
</operation>

<operation id="346" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:151  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_35, i8 %tmp_13_2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="347" st_id="60" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:142  %buf_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_34)

]]></Node>
<StgValue><ssdm name="buf_addr_34_resp"/></StgValue>
</operation>

<operation id="348" st_id="60" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:152  %buf_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_35)

]]></Node>
<StgValue><ssdm name="buf_addr_35_resp"/></StgValue>
</operation>

<operation id="349" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:153  %x_assign_s = xor i8 %buf_addr_37_read, %buf_addr_36_read

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="350" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:154  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="351" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:155  %tmp_27 = shl i8 %x_assign_s, 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="352" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:156  %tmp_2_i10 = xor i8 %tmp_27, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i10"/></StgValue>
</operation>

<operation id="353" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:157  %tmp_4_i10 = select i1 %tmp_26, i8 %tmp_2_i10, i8 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_4_i10"/></StgValue>
</operation>

<operation id="354" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:158  %tmp8 = xor i8 %tmp_4_i10, %e_2

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="355" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:159  %tmp_17_2 = xor i8 %tmp8, %buf_addr_36_read

]]></Node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="356" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:160  %buf_addr_36_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_36_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="357" st_id="61" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:142  %buf_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_34)

]]></Node>
<StgValue><ssdm name="buf_addr_34_resp"/></StgValue>
</operation>

<operation id="358" st_id="61" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:152  %buf_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_35)

]]></Node>
<StgValue><ssdm name="buf_addr_35_resp"/></StgValue>
</operation>

<operation id="359" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:161  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_36, i8 %tmp_17_2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="360" st_id="62" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:142  %buf_addr_34_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_34)

]]></Node>
<StgValue><ssdm name="buf_addr_34_resp"/></StgValue>
</operation>

<operation id="361" st_id="62" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:152  %buf_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_35)

]]></Node>
<StgValue><ssdm name="buf_addr_35_resp"/></StgValue>
</operation>

<operation id="362" st_id="62" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:162  %buf_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_36)

]]></Node>
<StgValue><ssdm name="buf_addr_36_resp"/></StgValue>
</operation>

<operation id="363" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:163  %x_assign_10 = xor i8 %buf_addr_37_read, %buf_addr_34_read

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="364" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:164  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="365" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:165  %tmp_29 = shl i8 %x_assign_10, 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="366" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:166  %tmp_2_i11 = xor i8 %tmp_29, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i11"/></StgValue>
</operation>

<operation id="367" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:167  %tmp_4_i11 = select i1 %tmp_28, i8 %tmp_2_i11, i8 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_4_i11"/></StgValue>
</operation>

<operation id="368" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:168  %tmp_21_2 = xor i8 %tmp_4_i11, %tmp_6_2

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="369" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:169  %buf_addr_37_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_37_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="370" st_id="63" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:152  %buf_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_35)

]]></Node>
<StgValue><ssdm name="buf_addr_35_resp"/></StgValue>
</operation>

<operation id="371" st_id="63" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:162  %buf_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_36)

]]></Node>
<StgValue><ssdm name="buf_addr_36_resp"/></StgValue>
</operation>

<operation id="372" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:170  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_37, i8 %tmp_21_2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="373" st_id="64" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:152  %buf_addr_35_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_35)

]]></Node>
<StgValue><ssdm name="buf_addr_35_resp"/></StgValue>
</operation>

<operation id="374" st_id="64" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:162  %buf_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_36)

]]></Node>
<StgValue><ssdm name="buf_addr_36_resp"/></StgValue>
</operation>

<operation id="375" st_id="64" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:171  %buf_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_37)

]]></Node>
<StgValue><ssdm name="buf_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="376" st_id="65" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:162  %buf_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_36)

]]></Node>
<StgValue><ssdm name="buf_addr_36_resp"/></StgValue>
</operation>

<operation id="377" st_id="65" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:171  %buf_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_37)

]]></Node>
<StgValue><ssdm name="buf_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="378" st_id="66" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:162  %buf_addr_36_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_36)

]]></Node>
<StgValue><ssdm name="buf_addr_36_resp"/></StgValue>
</operation>

<operation id="379" st_id="66" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:171  %buf_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_37)

]]></Node>
<StgValue><ssdm name="buf_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="380" st_id="67" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:171  %buf_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_37)

]]></Node>
<StgValue><ssdm name="buf_addr_37_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="381" st_id="68" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:171  %buf_addr_37_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_37)

]]></Node>
<StgValue><ssdm name="buf_addr_37_resp"/></StgValue>
</operation>

<operation id="382" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172  %sum12 = add i32 12, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum12"/></StgValue>
</operation>

<operation id="383" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:173  %buf_addr_38 = getelementptr i8* %buf_r, i32 %sum12

]]></Node>
<StgValue><ssdm name="buf_addr_38"/></StgValue>
</operation>

<operation id="384" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:176  %sum13 = add i32 13, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum13"/></StgValue>
</operation>

<operation id="385" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:177  %buf_addr_39 = getelementptr i8* %buf_r, i32 %sum13

]]></Node>
<StgValue><ssdm name="buf_addr_39"/></StgValue>
</operation>

<operation id="386" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:180  %sum14 = add i32 14, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum14"/></StgValue>
</operation>

<operation id="387" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:181  %buf_addr_40 = getelementptr i8* %buf_r, i32 %sum14

]]></Node>
<StgValue><ssdm name="buf_addr_40"/></StgValue>
</operation>

<operation id="388" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:184  %sum = add i32 15, %buf_offset_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="389" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
:185  %buf_addr_41 = getelementptr i8* %buf_r, i32 %sum

]]></Node>
<StgValue><ssdm name="buf_addr_41"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="390" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="391" st_id="70" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>

<operation id="392" st_id="70" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="393" st_id="71" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>

<operation id="394" st_id="71" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>

<operation id="395" st_id="71" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="396" st_id="72" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>

<operation id="397" st_id="72" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>

<operation id="398" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>

<operation id="399" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="400" st_id="73" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>

<operation id="401" st_id="73" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>

<operation id="402" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>

<operation id="403" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="404" st_id="74" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>

<operation id="405" st_id="74" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>

<operation id="406" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>

<operation id="407" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="408" st_id="75" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:174  %buf_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_31_req"/></StgValue>
</operation>

<operation id="409" st_id="75" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>

<operation id="410" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>

<operation id="411" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="412" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:175  %buf_addr_38_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_38)

]]></Node>
<StgValue><ssdm name="buf_addr_38_read"/></StgValue>
</operation>

<operation id="413" st_id="76" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:178  %buf_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_32_req"/></StgValue>
</operation>

<operation id="414" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>

<operation id="415" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="416" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:179  %buf_addr_39_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_39)

]]></Node>
<StgValue><ssdm name="buf_addr_39_read"/></StgValue>
</operation>

<operation id="417" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:182  %buf_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_33_req"/></StgValue>
</operation>

<operation id="418" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="419" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:183  %buf_addr_40_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_40)

]]></Node>
<StgValue><ssdm name="buf_addr_40_read"/></StgValue>
</operation>

<operation id="420" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:186  %buf_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_load_34_req"/></StgValue>
</operation>

<operation id="421" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:188  %x_assign_11 = xor i8 %buf_addr_39_read, %buf_addr_38_read

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="422" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:197  %buf_addr_38_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_38_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="423" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:187  %buf_addr_41_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %buf_addr_41)

]]></Node>
<StgValue><ssdm name="buf_addr_41_read"/></StgValue>
</operation>

<operation id="424" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:189  %tmp_6_3 = xor i8 %buf_addr_40_read, %x_assign_11

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="425" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:190  %e_3 = xor i8 %buf_addr_41_read, %tmp_6_3

]]></Node>
<StgValue><ssdm name="e_3"/></StgValue>
</operation>

<operation id="426" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:191  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_11, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="427" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:192  %tmp_31 = shl i8 %x_assign_11, 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="428" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:193  %tmp_2_i12 = xor i8 %tmp_31, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i12"/></StgValue>
</operation>

<operation id="429" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:194  %tmp_4_i12 = select i1 %tmp_30, i8 %tmp_2_i12, i8 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_4_i12"/></StgValue>
</operation>

<operation id="430" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:195  %tmp9 = xor i8 %tmp_4_i12, %e_3

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="431" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:196  %tmp_9_3 = xor i8 %tmp9, %buf_addr_38_read

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="432" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:198  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_38, i8 %tmp_9_3, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="433" st_id="80" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:199  %buf_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_38)

]]></Node>
<StgValue><ssdm name="buf_addr_38_resp"/></StgValue>
</operation>

<operation id="434" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:200  %x_assign_12 = xor i8 %buf_addr_40_read, %buf_addr_39_read

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="435" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:201  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_12, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="436" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:202  %tmp_33 = shl i8 %x_assign_12, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="437" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:203  %tmp_2_i13 = xor i8 %tmp_33, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i13"/></StgValue>
</operation>

<operation id="438" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:204  %tmp_4_i13 = select i1 %tmp_32, i8 %tmp_2_i13, i8 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_4_i13"/></StgValue>
</operation>

<operation id="439" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:205  %tmp10 = xor i8 %tmp_4_i13, %e_3

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="440" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:206  %tmp_13_3 = xor i8 %tmp10, %buf_addr_39_read

]]></Node>
<StgValue><ssdm name="tmp_13_3"/></StgValue>
</operation>

<operation id="441" st_id="80" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:207  %buf_addr_39_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_39_req"/></StgValue>
</operation>

<operation id="442" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:210  %x_assign_13 = xor i8 %buf_addr_41_read, %buf_addr_40_read

]]></Node>
<StgValue><ssdm name="x_assign_13"/></StgValue>
</operation>

<operation id="443" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:211  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_13, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="444" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:212  %tmp_35 = shl i8 %x_assign_13, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="445" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:213  %tmp_2_i14 = xor i8 %tmp_35, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i14"/></StgValue>
</operation>

<operation id="446" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:214  %tmp_4_i14 = select i1 %tmp_34, i8 %tmp_2_i14, i8 %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_4_i14"/></StgValue>
</operation>

<operation id="447" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:215  %tmp11 = xor i8 %tmp_4_i14, %e_3

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="448" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:216  %tmp_17_3 = xor i8 %tmp11, %buf_addr_40_read

]]></Node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="449" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:220  %x_assign_14 = xor i8 %buf_addr_41_read, %buf_addr_38_read

]]></Node>
<StgValue><ssdm name="x_assign_14"/></StgValue>
</operation>

<operation id="450" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:221  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %x_assign_14, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="451" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:222  %tmp_37 = shl i8 %x_assign_14, 1

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="452" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:223  %tmp_2_i15 = xor i8 %tmp_37, 27

]]></Node>
<StgValue><ssdm name="tmp_2_i15"/></StgValue>
</operation>

<operation id="453" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:224  %tmp_4_i15 = select i1 %tmp_36, i8 %tmp_2_i15, i8 %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_4_i15"/></StgValue>
</operation>

<operation id="454" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:225  %tmp_21_3 = xor i8 %tmp_4_i15, %tmp_6_3

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="455" st_id="81" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:199  %buf_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_38)

]]></Node>
<StgValue><ssdm name="buf_addr_38_resp"/></StgValue>
</operation>

<operation id="456" st_id="81" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:208  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_39, i8 %tmp_13_3, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="457" st_id="82" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:199  %buf_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_38)

]]></Node>
<StgValue><ssdm name="buf_addr_38_resp"/></StgValue>
</operation>

<operation id="458" st_id="82" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:209  %buf_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_39)

]]></Node>
<StgValue><ssdm name="buf_addr_39_resp"/></StgValue>
</operation>

<operation id="459" st_id="82" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:217  %buf_addr_40_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_40_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="460" st_id="83" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:199  %buf_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_38)

]]></Node>
<StgValue><ssdm name="buf_addr_38_resp"/></StgValue>
</operation>

<operation id="461" st_id="83" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:209  %buf_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_39)

]]></Node>
<StgValue><ssdm name="buf_addr_39_resp"/></StgValue>
</operation>

<operation id="462" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:218  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_40, i8 %tmp_17_3, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="463" st_id="84" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:199  %buf_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_38)

]]></Node>
<StgValue><ssdm name="buf_addr_38_resp"/></StgValue>
</operation>

<operation id="464" st_id="84" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:209  %buf_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_39)

]]></Node>
<StgValue><ssdm name="buf_addr_39_resp"/></StgValue>
</operation>

<operation id="465" st_id="84" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:219  %buf_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_40)

]]></Node>
<StgValue><ssdm name="buf_addr_40_resp"/></StgValue>
</operation>

<operation id="466" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:226  %buf_addr_41_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %buf_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="buf_addr_41_req"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="467" st_id="85" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:209  %buf_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_39)

]]></Node>
<StgValue><ssdm name="buf_addr_39_resp"/></StgValue>
</operation>

<operation id="468" st_id="85" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:219  %buf_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_40)

]]></Node>
<StgValue><ssdm name="buf_addr_40_resp"/></StgValue>
</operation>

<operation id="469" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:227  call void @_ssdm_op_Write.m_axi.i8P(i8* %buf_addr_41, i8 %tmp_21_3, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="470" st_id="86" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:209  %buf_addr_39_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_39)

]]></Node>
<StgValue><ssdm name="buf_addr_39_resp"/></StgValue>
</operation>

<operation id="471" st_id="86" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:219  %buf_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_40)

]]></Node>
<StgValue><ssdm name="buf_addr_40_resp"/></StgValue>
</operation>

<operation id="472" st_id="86" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:228  %buf_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_41)

]]></Node>
<StgValue><ssdm name="buf_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="473" st_id="87" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:219  %buf_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_40)

]]></Node>
<StgValue><ssdm name="buf_addr_40_resp"/></StgValue>
</operation>

<operation id="474" st_id="87" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:228  %buf_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_41)

]]></Node>
<StgValue><ssdm name="buf_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="475" st_id="88" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:219  %buf_addr_40_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_40)

]]></Node>
<StgValue><ssdm name="buf_addr_40_resp"/></StgValue>
</operation>

<operation id="476" st_id="88" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:228  %buf_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_41)

]]></Node>
<StgValue><ssdm name="buf_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="477" st_id="89" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:228  %buf_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_41)

]]></Node>
<StgValue><ssdm name="buf_addr_41_resp"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="478" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i8* %buf_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [4 x i8]* @p_str10, [7 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="90" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:228  %buf_addr_41_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %buf_addr_41)

]]></Node>
<StgValue><ssdm name="buf_addr_41_resp"/></StgValue>
</operation>

<operation id="480" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0">
<![CDATA[
:229  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
