Synthesis Analysis & Elaboration Stage Report for counter
Sun Sep 28 14:53:34 2025
Quartus Prime Version 25.1.1 Build 125 07/31/2025 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Source Assignments for User Entity iopll_altera_iopll_2000_n6jjr3a Instance: u_iopll|iopll_0
  3. Top Causes of Logic Optimized Away During Sweep
  4. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------------------------------------------+
; Source Assignments for User Entity iopll_altera_iopll_2000_n6jjr3a Instance: u_iopll|iopll_0                   ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
; Assignment                        ; Value     ; From ; To              ; Source Location                       ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
; IGNORE_LCELL_BUFFERS              ; OFF       ; -    ; gnd             ; iopll_altera_iopll_2000_n6jjr3a.v:73  ;
; REMOVE_REDUNDANT_LOGIC_CELLS      ; OFF       ; -    ; gnd             ; iopll_altera_iopll_2000_n6jjr3a.v:73  ;
; DESIGN_ASSISTANT_EXCLUDE          ; RES-50002 ; -    ; tennm_ph2_iopll ; iopll_altera_iopll_2000_n6jjr3a.v:174 ;
; IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL ; ON        ; -    ; gnd             ; iopll_altera_iopll_2000_n6jjr3a.v:73  ;
+-----------------------------------+-----------+------+-----------------+---------------------------------------+
All Instances:
u_iopll|iopll_0



Top root causes of logic optimization that have been identified during sweep. For more details and filtering options, ensure that you have compiled with the "Enable RTL Analysis Debug Mode " setting turned on under Assignments->Settings->Compiler Settings, then go to the " Root Causes Tab " in the " Sweep Hints Viewer " tool in the " RTL Analyzer ".
+----------------------------------------------------------------------------------+
; Top Causes of Logic Optimized Away During Sweep                                  ;
+---------------------------+------------------+-------------+---------------------+
; Root Object Path          ; Root Object Type ; Root Reason ; Swept Objects Count ;
+---------------------------+------------------+-------------+---------------------+
; u_counter|counter_out[31] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[30] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[29] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[28] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[27] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[20] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[19] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[18] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[17] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
; u_counter|counter_out[16] ; OUTPUT_INST_PORT ; lost_fanout ; 0                   ;
+---------------------------+------------------+-------------+---------------------+
Table limited at 10 items. To change the number of top root causes reported, set the "Number of Top Root Causes Reported in Synthesis Report " option under Assignments->Settings->Compiler Settings->Advanced Settings (Synthesis)


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 25.1.1 Build 125 07/31/2025 SC Pro Edition
    Info: Processing started: Sun Sep 28 14:53:16 2025
    Info: System process ID: 25620
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off counter -c counter
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "counter"
Info: Revision = "counter"
Info (21958): Initialized Quartus Message Database
Info: Analyzing source files
Critical Warning (20759): Use the Reset Release IP in Intel Agilex 3 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide.
Info: Elaborating from top-level entity "counter_top"
Info (18235): Library search order is as follows: "altera_iopll_2000; iopll". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Warning (21398): Verilog HDL warning at counter.v(7): delay control is not supported for synthesis File: C:/projects/FPGA/intel/A3/counter/src/hdl/counter.v Line: 7
Info: Found 5 design entities
Info: There are 5 partitions after elaboration.
Info: Running rule checking for Agilex5 protocol IPs...
Info: DA report generation in native DNI mode
Info (21615): Running Design Assistant Rules for snapshot 'partitioned'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 28 of 29 enabled rules passed, and 1 rules was disabled, in snapshot 'partitioned'
Info (21660): Design Assistant Results: 0 of 19 Critical severity rules issued violations in snapshot 'partitioned'
Warning (21620): Design Assistant Results: 1 of 1 High severity rules issued violations in snapshot 'partitioned'. Please refer to DRC report 'C:/projects/FPGA/intel/A3/counter/output_files/counter.drc.partitioned.rpt' for more information
Info (21621): Design Assistant Results: 0 of 1 Medium severity rules issued violations in snapshot 'partitioned'
Info (21622): Design Assistant Results: 0 of 8 Low severity rules issued violations in snapshot 'partitioned'


