Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/coe/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 4b2b072cb6e34800abd22a919e85d990 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot clock_divider_tb_behav xil_defaultlib.clock_divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.clock_divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot clock_divider_tb_behav
