#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_000001d179764de0 .scope module, "initializerSTIM" "initializerSTIM" 2 1;
 .timescale 0 0;
v000001d1797c1b90_0 .var "clk", 0 0;
v000001d1797c1a50_0 .var "in", 0 0;
v000001d1797c0510_0 .net "out", 0 0, L_000001d17975ebe0;  1 drivers
S_000001d1797258f0 .scope module, "init" "initializer" 2 8, 3 1 0, S_000001d179764de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "clk";
v000001d1797c08d0_0 .net "clk", 0 0, v000001d1797c1b90_0;  1 drivers
v000001d1797c1f50_0 .net "in", 0 0, v000001d1797c1a50_0;  1 drivers
v000001d1797c0f10_0 .var "init", 0 0;
v000001d1797c0d30_0 .net "q", 0 0, L_000001d17975ebe0;  alias, 1 drivers
E_000001d179762a20 .event posedge, v000001d1797c1f50_0;
S_000001d179725a80 .scope module, "mnstb" "monostable" 3 6, 3 15 0, S_000001d1797258f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "clk";
L_000001d17975e4e0 .functor NOT 1, v000001d1797c0f10_0, C4<0>, C4<0>, C4<0>;
L_000001d17975eb00 .functor NOT 1, L_000001d1797c0ab0, C4<0>, C4<0>, C4<0>;
L_000001d17975ebe0 .functor AND 1, L_000001d17975eb00, L_000001d1797c14b0, C4<1>, C4<1>;
v000001d1797bfae0_0 .net "Q", 1 0, L_000001d1797c0dd0;  1 drivers
v000001d1797bfc20_0 .net "QN1", 0 0, L_000001d17975eb00;  1 drivers
v000001d1797bfcc0_0 .net *"_ivl_1", 0 0, L_000001d1797c0ab0;  1 drivers
v000001d1797bebe0_0 .net *"_ivl_3", 0 0, L_000001d1797c14b0;  1 drivers
v000001d1797bedc0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bee60_0 .net "in", 0 0, v000001d1797c0f10_0;  1 drivers
v000001d1797bef00_0 .net "nin", 0 0, L_000001d17975e4e0;  1 drivers
v000001d1797c0b50_0 .net "q", 0 0, L_000001d17975ebe0;  alias, 1 drivers
v000001d1797c1910_0 .net "slowClk", 0 0, v000001d17974ad90_0;  1 drivers
L_000001d1797c0ab0 .part L_000001d1797c0dd0, 1, 1;
L_000001d1797c14b0 .part L_000001d1797c0dd0, 0, 1;
L_000001d1797c0dd0 .concat8 [ 1 1 0 0], v000001d1797be820_0, v000001d1797bec80_0;
L_000001d1797c1eb0 .part L_000001d1797c0dd0, 0, 1;
S_000001d179738e50 .scope module, "clkd" "clk_div" 3 27, 3 30 0, S_000001d179725a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000001d17975e2b0 .functor AND 1, L_000001d1797c0a10, L_000001d1797c05b0, C4<1>, C4<1>;
L_000001d17975e860 .functor AND 1, L_000001d1797c1c30, L_000001d1797c0970, C4<1>, C4<1>;
L_000001d17975e630 .functor AND 1, L_000001d1797c0fb0, L_000001d1797c0790, C4<1>, C4<1>;
L_000001d17975e1d0 .functor AND 1, L_000001d1797c06f0, L_000001d1797c1370, C4<1>, C4<1>;
L_000001d17975dde0 .functor AND 1, L_000001d1797c1050, L_000001d1797c0830, C4<1>, C4<1>;
L_000001d17975e320 .functor AND 1, L_000001d1797c15f0, L_000001d1797c1d70, C4<1>, C4<1>;
L_000001d17975e8d0 .functor AND 1, L_000001d1797c1e10, L_000001d1797c1190, C4<1>, C4<1>;
L_000001d17975e390 .functor AND 1, L_000001d1797c0bf0, L_000001d1797c0c90, C4<1>, C4<1>;
L_000001d17975e940 .functor AND 1, L_000001d1797c0e70, L_000001d1797c10f0, C4<1>, C4<1>;
L_000001d17975ec50 .functor AND 1, L_000001d1797c1230, L_000001d1797c12d0, C4<1>, C4<1>;
L_000001d17975de50 .functor AND 1, L_000001d1797c1410, L_000001d1797c1550, C4<1>, C4<1>;
L_000001d17975e550 .functor AND 1, L_000001d1797c0470, L_000001d1797c00b0, C4<1>, C4<1>;
L_000001d17975eb70 .functor AND 1, L_000001d1797c1690, L_000001d1797c0150, C4<1>, C4<1>;
L_000001d17975ea20 .functor AND 1, L_000001d1797c17d0, L_000001d1797c1870, C4<1>, C4<1>;
L_000001d17975e5c0 .functor AND 1, L_000001d1797c03d0, L_000001d1797c1730, C4<1>, C4<1>;
L_000001d17975ecc0 .functor AND 1, L_000001d1797c19b0, L_000001d1797c1af0, C4<1>, C4<1>;
L_000001d17975e7f0 .functor AND 1, L_000001d1797c0290, L_000001d1797c1cd0, C4<1>, C4<1>;
v000001d1797bb940_0 .net "Q", 17 0, L_000001d1797c5cc0;  1 drivers
v000001d1797bcac0_0 .net "T", 18 0, L_000001d1797c01f0;  1 drivers
v000001d1797bbbc0_0 .net *"_ivl_101", 0 0, L_000001d1797c19b0;  1 drivers
v000001d1797bb4e0_0 .net *"_ivl_103", 0 0, L_000001d1797c1af0;  1 drivers
v000001d1797bb300_0 .net *"_ivl_104", 0 0, L_000001d17975e7f0;  1 drivers
v000001d1797bbda0_0 .net *"_ivl_108", 0 0, L_000001d1797c0290;  1 drivers
v000001d1797bbc60_0 .net *"_ivl_11", 0 0, L_000001d1797c0a10;  1 drivers
v000001d1797bc8e0_0 .net *"_ivl_110", 0 0, L_000001d1797c1cd0;  1 drivers
v000001d1797bb3a0_0 .net *"_ivl_13", 0 0, L_000001d1797c05b0;  1 drivers
v000001d1797bbd00_0 .net *"_ivl_14", 0 0, L_000001d17975e860;  1 drivers
v000001d1797bcd40_0 .net *"_ivl_17", 0 0, L_000001d1797c1c30;  1 drivers
v000001d1797bc660_0 .net *"_ivl_19", 0 0, L_000001d1797c0970;  1 drivers
L_000001d179840118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001d1797bb440_0 .net/2u *"_ivl_2", 0 0, L_000001d179840118;  1 drivers
v000001d1797bb580_0 .net *"_ivl_20", 0 0, L_000001d17975e630;  1 drivers
v000001d1797bc160_0 .net *"_ivl_23", 0 0, L_000001d1797c0fb0;  1 drivers
v000001d1797bb760_0 .net *"_ivl_25", 0 0, L_000001d1797c0790;  1 drivers
v000001d1797bb800_0 .net *"_ivl_26", 0 0, L_000001d17975e1d0;  1 drivers
v000001d1797bb8a0_0 .net *"_ivl_29", 0 0, L_000001d1797c06f0;  1 drivers
v000001d1797bbe40_0 .net *"_ivl_31", 0 0, L_000001d1797c1370;  1 drivers
v000001d1797bc0c0_0 .net *"_ivl_32", 0 0, L_000001d17975dde0;  1 drivers
v000001d1797bc520_0 .net *"_ivl_35", 0 0, L_000001d1797c1050;  1 drivers
v000001d1797bc480_0 .net *"_ivl_37", 0 0, L_000001d1797c0830;  1 drivers
v000001d1797bc7a0_0 .net *"_ivl_38", 0 0, L_000001d17975e320;  1 drivers
v000001d1797bc840_0 .net *"_ivl_41", 0 0, L_000001d1797c15f0;  1 drivers
v000001d1797bc980_0 .net *"_ivl_43", 0 0, L_000001d1797c1d70;  1 drivers
v000001d1797be280_0 .net *"_ivl_44", 0 0, L_000001d17975e8d0;  1 drivers
v000001d1797beb40_0 .net *"_ivl_47", 0 0, L_000001d1797c1e10;  1 drivers
v000001d1797bff40_0 .net *"_ivl_49", 0 0, L_000001d1797c1190;  1 drivers
v000001d1797be5a0_0 .net *"_ivl_50", 0 0, L_000001d17975e390;  1 drivers
v000001d1797beaa0_0 .net *"_ivl_53", 0 0, L_000001d1797c0bf0;  1 drivers
v000001d1797be8c0_0 .net *"_ivl_55", 0 0, L_000001d1797c0c90;  1 drivers
v000001d1797bf360_0 .net *"_ivl_56", 0 0, L_000001d17975e940;  1 drivers
v000001d1797bf400_0 .net *"_ivl_59", 0 0, L_000001d1797c0e70;  1 drivers
v000001d1797bfd60_0 .net *"_ivl_61", 0 0, L_000001d1797c10f0;  1 drivers
v000001d1797be1e0_0 .net *"_ivl_62", 0 0, L_000001d17975ec50;  1 drivers
v000001d1797bf040_0 .net *"_ivl_65", 0 0, L_000001d1797c1230;  1 drivers
v000001d1797be6e0_0 .net *"_ivl_67", 0 0, L_000001d1797c12d0;  1 drivers
v000001d1797befa0_0 .net *"_ivl_68", 0 0, L_000001d17975de50;  1 drivers
v000001d1797be320_0 .net *"_ivl_7", 0 0, L_000001d1797c0650;  1 drivers
v000001d1797bf0e0_0 .net *"_ivl_71", 0 0, L_000001d1797c1410;  1 drivers
v000001d1797bf860_0 .net *"_ivl_73", 0 0, L_000001d1797c1550;  1 drivers
v000001d1797bf680_0 .net *"_ivl_74", 0 0, L_000001d17975e550;  1 drivers
v000001d1797bf180_0 .net *"_ivl_77", 0 0, L_000001d1797c0470;  1 drivers
v000001d1797bfb80_0 .net *"_ivl_79", 0 0, L_000001d1797c00b0;  1 drivers
v000001d1797bf4a0_0 .net *"_ivl_8", 0 0, L_000001d17975e2b0;  1 drivers
v000001d1797bed20_0 .net *"_ivl_80", 0 0, L_000001d17975eb70;  1 drivers
v000001d1797bf540_0 .net *"_ivl_83", 0 0, L_000001d1797c1690;  1 drivers
v000001d1797be3c0_0 .net *"_ivl_85", 0 0, L_000001d1797c0150;  1 drivers
v000001d1797bf720_0 .net *"_ivl_86", 0 0, L_000001d17975ea20;  1 drivers
v000001d1797bea00_0 .net *"_ivl_89", 0 0, L_000001d1797c17d0;  1 drivers
v000001d1797bf5e0_0 .net *"_ivl_91", 0 0, L_000001d1797c1870;  1 drivers
v000001d1797be460_0 .net *"_ivl_92", 0 0, L_000001d17975e5c0;  1 drivers
v000001d1797be0a0_0 .net *"_ivl_95", 0 0, L_000001d1797c03d0;  1 drivers
v000001d1797bf220_0 .net *"_ivl_97", 0 0, L_000001d1797c1730;  1 drivers
v000001d1797bf2c0_0 .net *"_ivl_98", 0 0, L_000001d17975ecc0;  1 drivers
v000001d1797bfea0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bf7c0_0 .net "q", 0 0, v000001d17974ad90_0;  alias, 1 drivers
v000001d1797bf900_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
L_000001d1797c0650 .part L_000001d1797c5cc0, 0, 1;
L_000001d1797c0a10 .part L_000001d1797c5cc0, 1, 1;
L_000001d1797c05b0 .part L_000001d1797c01f0, 1, 1;
L_000001d1797c1c30 .part L_000001d1797c5cc0, 2, 1;
L_000001d1797c0970 .part L_000001d1797c01f0, 2, 1;
L_000001d1797c0fb0 .part L_000001d1797c5cc0, 3, 1;
L_000001d1797c0790 .part L_000001d1797c01f0, 3, 1;
L_000001d1797c06f0 .part L_000001d1797c5cc0, 4, 1;
L_000001d1797c1370 .part L_000001d1797c01f0, 4, 1;
L_000001d1797c1050 .part L_000001d1797c5cc0, 5, 1;
L_000001d1797c0830 .part L_000001d1797c01f0, 5, 1;
L_000001d1797c15f0 .part L_000001d1797c5cc0, 6, 1;
L_000001d1797c1d70 .part L_000001d1797c01f0, 6, 1;
L_000001d1797c1e10 .part L_000001d1797c5cc0, 7, 1;
L_000001d1797c1190 .part L_000001d1797c01f0, 7, 1;
L_000001d1797c0bf0 .part L_000001d1797c5cc0, 8, 1;
L_000001d1797c0c90 .part L_000001d1797c01f0, 8, 1;
L_000001d1797c0e70 .part L_000001d1797c5cc0, 9, 1;
L_000001d1797c10f0 .part L_000001d1797c01f0, 9, 1;
L_000001d1797c1230 .part L_000001d1797c5cc0, 10, 1;
L_000001d1797c12d0 .part L_000001d1797c01f0, 10, 1;
L_000001d1797c1410 .part L_000001d1797c5cc0, 11, 1;
L_000001d1797c1550 .part L_000001d1797c01f0, 11, 1;
L_000001d1797c0470 .part L_000001d1797c5cc0, 12, 1;
L_000001d1797c00b0 .part L_000001d1797c01f0, 12, 1;
L_000001d1797c1690 .part L_000001d1797c5cc0, 13, 1;
L_000001d1797c0150 .part L_000001d1797c01f0, 13, 1;
L_000001d1797c17d0 .part L_000001d1797c5cc0, 14, 1;
L_000001d1797c1870 .part L_000001d1797c01f0, 14, 1;
L_000001d1797c03d0 .part L_000001d1797c5cc0, 15, 1;
L_000001d1797c1730 .part L_000001d1797c01f0, 15, 1;
L_000001d1797c19b0 .part L_000001d1797c5cc0, 16, 1;
L_000001d1797c1af0 .part L_000001d1797c01f0, 16, 1;
LS_000001d1797c01f0_0_0 .concat8 [ 1 1 1 1], L_000001d179840118, L_000001d1797c0650, L_000001d17975e2b0, L_000001d17975e860;
LS_000001d1797c01f0_0_4 .concat8 [ 1 1 1 1], L_000001d17975e630, L_000001d17975e1d0, L_000001d17975dde0, L_000001d17975e320;
LS_000001d1797c01f0_0_8 .concat8 [ 1 1 1 1], L_000001d17975e8d0, L_000001d17975e390, L_000001d17975e940, L_000001d17975ec50;
LS_000001d1797c01f0_0_12 .concat8 [ 1 1 1 1], L_000001d17975de50, L_000001d17975e550, L_000001d17975eb70, L_000001d17975ea20;
LS_000001d1797c01f0_0_16 .concat8 [ 1 1 1 0], L_000001d17975e5c0, L_000001d17975ecc0, L_000001d17975e7f0;
LS_000001d1797c01f0_1_0 .concat8 [ 4 4 4 4], LS_000001d1797c01f0_0_0, LS_000001d1797c01f0_0_4, LS_000001d1797c01f0_0_8, LS_000001d1797c01f0_0_12;
LS_000001d1797c01f0_1_4 .concat8 [ 3 0 0 0], LS_000001d1797c01f0_0_16;
L_000001d1797c01f0 .concat8 [ 16 3 0 0], LS_000001d1797c01f0_1_0, LS_000001d1797c01f0_1_4;
L_000001d1797c0290 .part L_000001d1797c5cc0, 17, 1;
L_000001d1797c1cd0 .part L_000001d1797c01f0, 17, 1;
L_000001d1797c0330 .part L_000001d1797c01f0, 0, 1;
L_000001d1797c6120 .part L_000001d1797c01f0, 1, 1;
L_000001d1797c5400 .part L_000001d1797c01f0, 2, 1;
L_000001d1797c5c20 .part L_000001d1797c01f0, 3, 1;
L_000001d1797c50e0 .part L_000001d1797c01f0, 4, 1;
L_000001d1797c5680 .part L_000001d1797c01f0, 5, 1;
L_000001d1797c6940 .part L_000001d1797c01f0, 6, 1;
L_000001d1797c61c0 .part L_000001d1797c01f0, 7, 1;
L_000001d1797c69e0 .part L_000001d1797c01f0, 8, 1;
L_000001d1797c63a0 .part L_000001d1797c01f0, 9, 1;
L_000001d1797c5b80 .part L_000001d1797c01f0, 10, 1;
L_000001d1797c6800 .part L_000001d1797c01f0, 11, 1;
L_000001d1797c5180 .part L_000001d1797c01f0, 12, 1;
L_000001d1797c6bc0 .part L_000001d1797c01f0, 13, 1;
L_000001d1797c5a40 .part L_000001d1797c01f0, 14, 1;
L_000001d1797c5d60 .part L_000001d1797c01f0, 15, 1;
L_000001d1797c6440 .part L_000001d1797c01f0, 16, 1;
LS_000001d1797c5cc0_0_0 .concat8 [ 1 1 1 1], v000001d179756ea0_0, v000001d179756180_0, v000001d17974b5b0_0, v000001d179743fa0_0;
LS_000001d1797c5cc0_0_4 .concat8 [ 1 1 1 1], v000001d1797bba80_0, v000001d1797bc200_0, v000001d1797bb1c0_0, v000001d1797bc5c0_0;
LS_000001d1797c5cc0_0_8 .concat8 [ 1 1 1 1], v000001d1797bc3e0_0, v000001d1797bcf20_0, v000001d179757080_0, v000001d179756720_0;
LS_000001d1797c5cc0_0_12 .concat8 [ 1 1 1 1], v000001d179757940_0, v000001d1797574e0_0, v000001d179757620_0, v000001d179757bc0_0;
LS_000001d1797c5cc0_0_16 .concat8 [ 1 1 0 0], v000001d179757da0_0, v000001d17974c0f0_0;
LS_000001d1797c5cc0_1_0 .concat8 [ 4 4 4 4], LS_000001d1797c5cc0_0_0, LS_000001d1797c5cc0_0_4, LS_000001d1797c5cc0_0_8, LS_000001d1797c5cc0_0_12;
LS_000001d1797c5cc0_1_4 .concat8 [ 2 0 0 0], LS_000001d1797c5cc0_0_16;
L_000001d1797c5cc0 .concat8 [ 16 2 0 0], LS_000001d1797c5cc0_1_0, LS_000001d1797c5cc0_1_4;
L_000001d1797c64e0 .part L_000001d1797c01f0, 17, 1;
L_000001d1797c6260 .part L_000001d1797c01f0, 18, 1;
S_000001d179738fe0 .scope module, "tff0" "T_FF" 3 56, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797579e0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179756ea0_0 .var "q", 0 0;
v000001d1797578a0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179757300_0 .net "t", 0 0, L_000001d1797c0330;  1 drivers
E_000001d179762d60 .event posedge, v000001d1797578a0_0, v000001d1797579e0_0;
S_000001d1797369f0 .scope module, "tff1" "T_FF" 3 57, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179756b80_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179756180_0 .var "q", 0 0;
v000001d179756f40_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179757580_0 .net "t", 0 0, L_000001d1797c6120;  1 drivers
S_000001d179736b80 .scope module, "tff10" "T_FF" 3 66, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797565e0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179757080_0 .var "q", 0 0;
v000001d179756ae0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797571c0_0 .net "t", 0 0, L_000001d1797c5b80;  1 drivers
S_000001d179738650 .scope module, "tff11" "T_FF" 3 67, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179757ee0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179756720_0 .var "q", 0 0;
v000001d1797569a0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179757260_0 .net "t", 0 0, L_000001d1797c6800;  1 drivers
S_000001d1797387e0 .scope module, "tff12" "T_FF" 3 68, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179756a40_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179757940_0 .var "q", 0 0;
v000001d1797573a0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179757440_0 .net "t", 0 0, L_000001d1797c5180;  1 drivers
S_000001d179836770 .scope module, "tff13" "T_FF" 3 69, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179756cc0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797574e0_0 .var "q", 0 0;
v000001d179756d60_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179756e00_0 .net "t", 0 0, L_000001d1797c6bc0;  1 drivers
S_000001d179836900 .scope module, "tff14" "T_FF" 3 70, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179758020_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179757620_0 .var "q", 0 0;
v000001d1797576c0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179757760_0 .net "t", 0 0, L_000001d1797c5a40;  1 drivers
S_000001d179754d30 .scope module, "tff15" "T_FF" 3 71, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179757800_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179757bc0_0 .var "q", 0 0;
v000001d179757b20_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179757c60_0 .net "t", 0 0, L_000001d1797c5d60;  1 drivers
S_000001d179754ec0 .scope module, "tff16" "T_FF" 3 72, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179757d00_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179757da0_0 .var "q", 0 0;
v000001d179757f80_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d17974b1f0_0 .net "t", 0 0, L_000001d1797c6440;  1 drivers
S_000001d179755050 .scope module, "tff17" "T_FF" 3 73, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d17974ba10_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d17974c0f0_0 .var "q", 0 0;
v000001d17974acf0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d17974b290_0 .net "t", 0 0, L_000001d1797c64e0;  1 drivers
S_000001d1797551e0 .scope module, "tff18" "T_FF" 3 74, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d17974bd30_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d17974ad90_0 .var "q", 0 0;
v000001d17974b330_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d17974b470_0 .net "t", 0 0, L_000001d1797c6260;  1 drivers
S_000001d179755370 .scope module, "tff2" "T_FF" 3 58, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d17974b510_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d17974b5b0_0 .var "q", 0 0;
v000001d179743b40_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d179744360_0 .net "t", 0 0, L_000001d1797c5400;  1 drivers
S_000001d179755500 .scope module, "tff3" "T_FF" 3 59, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d179743c80_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d179743fa0_0 .var "q", 0 0;
v000001d1797440e0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bb260_0 .net "t", 0 0, L_000001d1797c5c20;  1 drivers
S_000001d1797bd9f0 .scope module, "tff4" "T_FF" 3 60, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797bcb60_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bba80_0 .var "q", 0 0;
v000001d1797bb6c0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bcde0_0 .net "t", 0 0, L_000001d1797c50e0;  1 drivers
S_000001d1797bdea0 .scope module, "tff5" "T_FF" 3 61, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797bbee0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bc200_0 .var "q", 0 0;
v000001d1797bbb20_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bbf80_0 .net "t", 0 0, L_000001d1797c5680;  1 drivers
S_000001d1797bdb80 .scope module, "tff6" "T_FF" 3 62, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797bc2a0_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bb1c0_0 .var "q", 0 0;
v000001d1797bc340_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bc020_0 .net "t", 0 0, L_000001d1797c6940;  1 drivers
S_000001d1797bd6d0 .scope module, "tff7" "T_FF" 3 63, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797bb620_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bc5c0_0 .var "q", 0 0;
v000001d1797bce80_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bb080_0 .net "t", 0 0, L_000001d1797c61c0;  1 drivers
S_000001d1797bd220 .scope module, "tff8" "T_FF" 3 64, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797bc700_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bc3e0_0 .var "q", 0 0;
v000001d1797bb120_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bcca0_0 .net "t", 0 0, L_000001d1797c69e0;  1 drivers
S_000001d1797bd3b0 .scope module, "tff9" "T_FF" 3 65, 3 77 0, S_000001d179738e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "t";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000001d1797bcc00_0 .net "clk", 0 0, v000001d1797c1b90_0;  alias, 1 drivers
v000001d1797bcf20_0 .var "q", 0 0;
v000001d1797bb9e0_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
v000001d1797bca20_0 .net "t", 0 0, L_000001d1797c63a0;  1 drivers
S_000001d1797bdd10 .scope module, "d0" "D_FF" 3 25, 3 89 0, S_000001d179725a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v000001d1797be500_0 .net "clk", 0 0, v000001d17974ad90_0;  alias, 1 drivers
v000001d1797be140_0 .net "d", 0 0, v000001d1797c0f10_0;  alias, 1 drivers
L_000001d179840088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d1797bfe00_0 .net "preset", 0 0, L_000001d179840088;  1 drivers
v000001d1797be820_0 .var "q", 0 0;
v000001d1797be640_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
E_000001d179761ea0 .event posedge, v000001d17974ad90_0, v000001d1797bfe00_0, v000001d1797578a0_0;
S_000001d1797bd090 .scope module, "d1" "D_FF" 3 26, 3 89 0, S_000001d179725a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "preset";
    .port_info 4 /INPUT 1 "reset";
v000001d1797bfa40_0 .net "clk", 0 0, v000001d17974ad90_0;  alias, 1 drivers
v000001d1797bf9a0_0 .net "d", 0 0, L_000001d1797c1eb0;  1 drivers
L_000001d1798400d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d1797be780_0 .net "preset", 0 0, L_000001d1798400d0;  1 drivers
v000001d1797bec80_0 .var "q", 0 0;
v000001d1797be960_0 .net "reset", 0 0, L_000001d17975e4e0;  alias, 1 drivers
E_000001d1797622a0 .event posedge, v000001d17974ad90_0, v000001d1797be780_0, v000001d1797578a0_0;
    .scope S_000001d1797bdd10;
T_0 ;
    %wait E_000001d179761ea0;
    %load/vec4 v000001d1797be640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797be820_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d1797bfe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797be820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d1797be140_0;
    %assign/vec4 v000001d1797be820_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d1797bd090;
T_1 ;
    %wait E_000001d1797622a0;
    %load/vec4 v000001d1797be960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bec80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d1797be780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797bec80_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d1797bf9a0_0;
    %assign/vec4 v000001d1797bec80_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d179738fe0;
T_2 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797578a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179756ea0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d179757300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d179756ea0_0;
    %inv;
    %assign/vec4 v000001d179756ea0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d1797369f0;
T_3 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d179756f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179756180_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d179757580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d179756180_0;
    %inv;
    %assign/vec4 v000001d179756180_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d179755370;
T_4 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d179743b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d17974b5b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d179744360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001d17974b5b0_0;
    %inv;
    %assign/vec4 v000001d17974b5b0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d179755500;
T_5 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797440e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179743fa0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d1797bb260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d179743fa0_0;
    %inv;
    %assign/vec4 v000001d179743fa0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d1797bd9f0;
T_6 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797bb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bba80_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d1797bcde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001d1797bba80_0;
    %inv;
    %assign/vec4 v000001d1797bba80_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d1797bdea0;
T_7 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797bbb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bc200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d1797bbf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001d1797bc200_0;
    %inv;
    %assign/vec4 v000001d1797bc200_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d1797bdb80;
T_8 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797bc340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bb1c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d1797bc020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001d1797bb1c0_0;
    %inv;
    %assign/vec4 v000001d1797bb1c0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d1797bd6d0;
T_9 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797bce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bc5c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d1797bb080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001d1797bc5c0_0;
    %inv;
    %assign/vec4 v000001d1797bc5c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d1797bd220;
T_10 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797bb120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bc3e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001d1797bcca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001d1797bc3e0_0;
    %inv;
    %assign/vec4 v000001d1797bc3e0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001d1797bd3b0;
T_11 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797bb9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797bcf20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001d1797bca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001d1797bcf20_0;
    %inv;
    %assign/vec4 v000001d1797bcf20_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001d179736b80;
T_12 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d179756ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179757080_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001d1797571c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001d179757080_0;
    %inv;
    %assign/vec4 v000001d179757080_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001d179738650;
T_13 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797569a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179756720_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001d179757260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001d179756720_0;
    %inv;
    %assign/vec4 v000001d179756720_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001d1797387e0;
T_14 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797573a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179757940_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001d179757440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001d179757940_0;
    %inv;
    %assign/vec4 v000001d179757940_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001d179836770;
T_15 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d179756d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797574e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001d179756e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001d1797574e0_0;
    %inv;
    %assign/vec4 v000001d1797574e0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001d179836900;
T_16 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d1797576c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179757620_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001d179757760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001d179757620_0;
    %inv;
    %assign/vec4 v000001d179757620_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001d179754d30;
T_17 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d179757b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179757bc0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001d179757c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000001d179757bc0_0;
    %inv;
    %assign/vec4 v000001d179757bc0_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001d179754ec0;
T_18 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d179757f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d179757da0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001d17974b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000001d179757da0_0;
    %inv;
    %assign/vec4 v000001d179757da0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001d179755050;
T_19 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d17974acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d17974c0f0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001d17974b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000001d17974c0f0_0;
    %inv;
    %assign/vec4 v000001d17974c0f0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001d1797551e0;
T_20 ;
    %wait E_000001d179762d60;
    %load/vec4 v000001d17974b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d17974ad90_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001d17974b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001d17974ad90_0;
    %inv;
    %assign/vec4 v000001d17974ad90_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001d1797258f0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1797c0f10_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_000001d1797258f0;
T_22 ;
    %wait E_000001d179762a20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1797c0f10_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_000001d179764de0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1b90_0, 0;
    %vpi_call 2 12 "$dumpfile", "initializer.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001d179764de0 {0 0 0};
    %end;
    .thread T_23;
    .scope S_000001d179764de0;
T_24 ;
    %delay 5, 0;
    %load/vec4 v000001d1797c1b90_0;
    %inv;
    %assign/vec4 v000001d1797c1b90_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001d179764de0;
T_25 ;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 1500000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 2000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 1500000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 1500000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 2000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1797c1a50_0, 0;
    %delay 10000000, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "stims\initializerSTIM.v";
    "monostable.v";
