# ðŸ”§ Digital Electronics RTL Designs & Verification

Welcome to my personal collection of RTL design modules and advanced verification testbenches using **SystemVerilog** and **UVM methodology**. This repository showcases fundamental to moderately complex **digital logic designs**, their **synthesizable RTL implementations**, and **SystemVerilog / UVM-based verification environments** with **Assertions** and **Functional Coverage**.


## ðŸŽ¯ Key Highlights

- âœ… **Synthesizable RTL Modules**:
  - Adders
  - Multiplexers, Encoders, Decoders
  - Asynchronous FIFO
  - ALUs, Sequence Detectors, and more

- âœ… **UVM-Based Testbenches**:
  - Complete UVM environments with driver, monitor, scoreboard, sequences
  - Use of `uvm_config_db`, factory, and analysis ports

- âœ… **SystemVerilog Assertions (SVA)**:
  - Properties for signal ordering, timing windows, and protocol correctness

- âœ… **Functional Coverage**:
  - Input space exploration, cross coverage, and edge case tracking

---

## ðŸ§ª Tools Used

- **Language**: SystemVerilog (IEEE 1800)
- **Simulation**: QuestaSim / ModelSim
- **Waveform Viewer**: Questa GUI / GTKWave
- **Linting**: Verilator / SpyGlass
