design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/ksa,ksa,auto_pnr,flow completed,0h0m34s0ms,0h0m25s0ms,64754.37360765299,0.007814144,32377.186803826495,-1,50.591699999999996,519.59,195,0,0,0,0,0,0,0,0,0,0,0,5250,1624,0.0,0.0,0.0,0.0,-0.0,0.0,0.0,0.0,0.0,-0.0,4504795.0,0.0,19.52,27.04,0.7,1.88,0.0,934,1024,723,813,0,0,0,278,3,50,17,32,34,78,19,0,33,17,6,262,70,0,120,253,705,5074.867200000001,0.000598,0.000171,1.59e-06,0.000751,0.000223,1.52e-09,0.000863,0.000266,2.7e-09,1.53,4.93,202.8397565922921,4.93,1,50,17.680,17.940,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
