//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Target Instruction Descriptors
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

static const unsigned ImplicitList1[] = { SP::O6, 0 };
static const unsigned ImplicitList2[] = { SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5, 0 };
static const TargetRegisterClass* Barriers1[] = { &SP::DFPRegsRegClass, NULL };
static const unsigned ImplicitList3[] = { SP::O0, SP::O1, SP::O2, SP::O3, SP::O4, SP::O5, SP::O7, SP::G1, SP::G2, SP::G3, SP::G4, SP::G5, SP::G6, SP::G7, SP::D0, SP::D1, SP::D2, SP::D3, SP::D4, SP::D5, SP::D6, SP::D7, SP::D8, SP::D9, SP::D10, SP::D11, SP::D12, SP::D13, SP::D14, SP::D15, 0 };

static const TargetOperandInfo OperandInfo2[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo3[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo4[] = { { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo5[] = { { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo6[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo7[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo8[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo9[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo10[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo11[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo12[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo13[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SP::DFPRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo14[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SP::FPRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo15[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo16[] = { { 0, 0, 0 }, { 0, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo17[] = { { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo18[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo19[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo20[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo21[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo22[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo23[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { 0, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo24[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, ((0 << 16) | (1 << TOI::TIED_TO)) }, { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo25[] = { { SP::IntRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo26[] = { { SP::DFPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo27[] = { { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo28[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, };
static const TargetOperandInfo OperandInfo29[] = { { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo30[] = { { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo31[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { SP::DFPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo32[] = { { SP::IntRegsRegClassID, 0, 0 }, { 0, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo33[] = { { SP::IntRegsRegClassID, 0, 0 }, { SP::IntRegsRegClassID, 0, 0 }, { SP::FPRegsRegClassID, 0, 0 }, };
static const TargetOperandInfo OperandInfo34[] = { { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, { 0, 0, 0 }, };

static const TargetInstrDesc SparcInsts[] = {
  { 0,	0,	0,	0,	"PHI", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #0 = PHI
  { 1,	0,	0,	0,	"INLINEASM", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
  { 2,	1,	0,	0,	"DBG_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #2 = DBG_LABEL
  { 3,	1,	0,	0,	"EH_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #3 = EH_LABEL
  { 4,	1,	0,	0,	"GC_LABEL", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #4 = GC_LABEL
  { 5,	0,	0,	0,	"DECLARE", 0|(1<<TID::Variadic)|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #5 = DECLARE
  { 6,	3,	1,	0,	"EXTRACT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo6 },  // Inst #6 = EXTRACT_SUBREG
  { 7,	4,	1,	0,	"INSERT_SUBREG", 0, 0, NULL, NULL, NULL, OperandInfo16 },  // Inst #7 = INSERT_SUBREG
  { 8,	1,	1,	0,	"IMPLICIT_DEF", 0|(1<<TID::Rematerializable)|(1<<TID::CheapAsAMove), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #8 = IMPLICIT_DEF
  { 9,	4,	1,	0,	"SUBREG_TO_REG", 0, 0, NULL, NULL, NULL, OperandInfo34 },  // Inst #9 = SUBREG_TO_REG
  { 10,	3,	1,	0,	"ADDCCri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #10 = ADDCCri
  { 11,	3,	1,	0,	"ADDCCrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #11 = ADDCCrr
  { 12,	3,	1,	0,	"ADDXri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #12 = ADDXri
  { 13,	3,	1,	0,	"ADDXrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #13 = ADDXrr
  { 14,	3,	1,	0,	"ADDri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #14 = ADDri
  { 15,	3,	1,	0,	"ADDrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #15 = ADDrr
  { 16,	1,	0,	0,	"ADJCALLSTACKDOWN", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo4 },  // Inst #16 = ADJCALLSTACKDOWN
  { 17,	2,	0,	0,	"ADJCALLSTACKUP", 0, 0, ImplicitList1, ImplicitList1, NULL, OperandInfo5 },  // Inst #17 = ADJCALLSTACKUP
  { 18,	3,	1,	0,	"ANDNri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #18 = ANDNri
  { 19,	3,	1,	0,	"ANDNrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #19 = ANDNrr
  { 20,	3,	1,	0,	"ANDri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #20 = ANDri
  { 21,	3,	1,	0,	"ANDrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #21 = ANDrr
  { 22,	1,	0,	0,	"BA", 0|(1<<TID::Branch)|(1<<TID::Barrier)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo4 },  // Inst #22 = BA
  { 23,	2,	0,	0,	"BCOND", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #23 = BCOND
  { 24,	1,	0,	0,	"CALL", 0|(1<<TID::DelaySlot)|(1<<TID::Call)|(1<<TID::UnmodeledSideEffects), 0, ImplicitList2, ImplicitList3, Barriers1, OperandInfo4 },  // Inst #24 = CALL
  { 25,	2,	1,	0,	"FABSD", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #25 = FABSD
  { 26,	2,	1,	0,	"FABSS", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #26 = FABSS
  { 27,	3,	1,	0,	"FADDD", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #27 = FADDD
  { 28,	3,	1,	0,	"FADDS", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #28 = FADDS
  { 29,	2,	0,	0,	"FBCOND", 0|(1<<TID::Branch)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, OperandInfo5 },  // Inst #29 = FBCOND
  { 30,	2,	0,	0,	"FCMPD", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #30 = FCMPD
  { 31,	2,	0,	0,	"FCMPS", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #31 = FCMPS
  { 32,	3,	1,	0,	"FDIVD", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #32 = FDIVD
  { 33,	3,	1,	0,	"FDIVS", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #33 = FDIVS
  { 34,	2,	1,	0,	"FDTOI", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #34 = FDTOI
  { 35,	2,	1,	0,	"FDTOS", 0, 0, NULL, NULL, NULL, OperandInfo11 },  // Inst #35 = FDTOS
  { 36,	2,	1,	0,	"FITOD", 0, 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #36 = FITOD
  { 37,	2,	1,	0,	"FITOS", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #37 = FITOS
  { 38,	2,	1,	0,	"FMOVD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #38 = FMOVD
  { 39,	4,	1,	0,	"FMOVD_FCC", 0, 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #39 = FMOVD_FCC
  { 40,	4,	1,	0,	"FMOVD_ICC", 0, 0, NULL, NULL, NULL, OperandInfo13 },  // Inst #40 = FMOVD_ICC
  { 41,	2,	1,	0,	"FMOVS", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #41 = FMOVS
  { 42,	4,	1,	0,	"FMOVS_FCC", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #42 = FMOVS_FCC
  { 43,	4,	1,	0,	"FMOVS_ICC", 0, 0, NULL, NULL, NULL, OperandInfo14 },  // Inst #43 = FMOVS_ICC
  { 44,	3,	1,	0,	"FMULD", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #44 = FMULD
  { 45,	3,	1,	0,	"FMULS", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #45 = FMULS
  { 46,	2,	1,	0,	"FNEGD", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #46 = FNEGD
  { 47,	2,	1,	0,	"FNEGS", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #47 = FNEGS
  { 48,	3,	1,	0,	"FSMULD", 0, 0, NULL, NULL, NULL, OperandInfo15 },  // Inst #48 = FSMULD
  { 49,	2,	1,	0,	"FSQRTD", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #49 = FSQRTD
  { 50,	2,	1,	0,	"FSQRTS", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #50 = FSQRTS
  { 51,	2,	1,	0,	"FSTOD", 0, 0, NULL, NULL, NULL, OperandInfo12 },  // Inst #51 = FSTOD
  { 52,	2,	1,	0,	"FSTOI", 0, 0, NULL, NULL, NULL, OperandInfo8 },  // Inst #52 = FSTOI
  { 53,	3,	1,	0,	"FSUBD", 0, 0, NULL, NULL, NULL, OperandInfo9 },  // Inst #53 = FSUBD
  { 54,	3,	1,	0,	"FSUBS", 0, 0, NULL, NULL, NULL, OperandInfo10 },  // Inst #54 = FSUBS
  { 55,	2,	1,	0,	"FpABSD", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #55 = FpABSD
  { 56,	2,	1,	0,	"FpMOVD", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #56 = FpMOVD
  { 57,	2,	1,	0,	"FpNEGD", 0, 0, NULL, NULL, NULL, OperandInfo7 },  // Inst #57 = FpNEGD
  { 58,	2,	0,	0,	"JMPLri", 0|(1<<TID::DelaySlot)|(1<<TID::Call), 0, ImplicitList2, ImplicitList3, Barriers1, OperandInfo17 },  // Inst #58 = JMPLri
  { 59,	2,	0,	0,	"JMPLrr", 0|(1<<TID::DelaySlot)|(1<<TID::Call), 0, ImplicitList2, ImplicitList3, Barriers1, OperandInfo18 },  // Inst #59 = JMPLrr
  { 60,	3,	1,	0,	"LDDFri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo19 },  // Inst #60 = LDDFri
  { 61,	3,	1,	0,	"LDDFrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo20 },  // Inst #61 = LDDFrr
  { 62,	3,	1,	0,	"LDFri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo21 },  // Inst #62 = LDFri
  { 63,	3,	1,	0,	"LDFrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo22 },  // Inst #63 = LDFrr
  { 64,	3,	1,	0,	"LDSBri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #64 = LDSBri
  { 65,	3,	1,	0,	"LDSBrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #65 = LDSBrr
  { 66,	3,	1,	0,	"LDSHri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #66 = LDSHri
  { 67,	3,	1,	0,	"LDSHrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #67 = LDSHrr
  { 68,	3,	1,	0,	"LDUBri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #68 = LDUBri
  { 69,	3,	1,	0,	"LDUBrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #69 = LDUBrr
  { 70,	3,	1,	0,	"LDUHri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #70 = LDUHri
  { 71,	3,	1,	0,	"LDUHrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #71 = LDUHrr
  { 72,	3,	1,	0,	"LDri", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #72 = LDri
  { 73,	3,	1,	0,	"LDrr", 0|(1<<TID::MayLoad), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #73 = LDrr
  { 74,	3,	1,	0,	"LEA_ADDri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #74 = LEA_ADDri
  { 75,	4,	1,	0,	"MOVFCCri", 0, 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #75 = MOVFCCri
  { 76,	4,	1,	0,	"MOVFCCrr", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #76 = MOVFCCrr
  { 77,	4,	1,	0,	"MOVICCri", 0, 0, NULL, NULL, NULL, OperandInfo23 },  // Inst #77 = MOVICCri
  { 78,	4,	1,	0,	"MOVICCrr", 0, 0, NULL, NULL, NULL, OperandInfo24 },  // Inst #78 = MOVICCrr
  { 79,	0,	0,	0,	"NOP", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, 0 },  // Inst #79 = NOP
  { 80,	3,	1,	0,	"ORNri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #80 = ORNri
  { 81,	3,	1,	0,	"ORNrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #81 = ORNrr
  { 82,	3,	1,	0,	"ORri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #82 = ORri
  { 83,	3,	1,	0,	"ORrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #83 = ORrr
  { 84,	2,	1,	0,	"POPCrr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #84 = POPCrr
  { 85,	1,	1,	0,	"RDY", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo25 },  // Inst #85 = RDY
  { 86,	3,	1,	0,	"RESTOREri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #86 = RESTOREri
  { 87,	3,	1,	0,	"RESTORErr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #87 = RESTORErr
  { 88,	0,	0,	0,	"RETL", 0|(1<<TID::Return)|(1<<TID::DelaySlot)|(1<<TID::Terminator), 0, NULL, NULL, NULL, 0 },  // Inst #88 = RETL
  { 89,	3,	1,	0,	"SAVEri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #89 = SAVEri
  { 90,	3,	1,	0,	"SAVErr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #90 = SAVErr
  { 91,	3,	1,	0,	"SDIVri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #91 = SDIVri
  { 92,	3,	1,	0,	"SDIVrr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #92 = SDIVrr
  { 93,	4,	1,	0,	"SELECT_CC_DFP_FCC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #93 = SELECT_CC_DFP_FCC
  { 94,	4,	1,	0,	"SELECT_CC_DFP_ICC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo26 },  // Inst #94 = SELECT_CC_DFP_ICC
  { 95,	4,	1,	0,	"SELECT_CC_FP_FCC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #95 = SELECT_CC_FP_FCC
  { 96,	4,	1,	0,	"SELECT_CC_FP_ICC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo27 },  // Inst #96 = SELECT_CC_FP_ICC
  { 97,	4,	1,	0,	"SELECT_CC_Int_FCC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo28 },  // Inst #97 = SELECT_CC_Int_FCC
  { 98,	4,	1,	0,	"SELECT_CC_Int_ICC", 0|(1<<TID::UsesCustomDAGSchedInserter), 0, NULL, NULL, NULL, OperandInfo28 },  // Inst #98 = SELECT_CC_Int_ICC
  { 99,	2,	1,	0,	"SETHIi", 0, 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #99 = SETHIi
  { 100,	3,	1,	0,	"SLLri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #100 = SLLri
  { 101,	3,	1,	0,	"SLLrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #101 = SLLrr
  { 102,	3,	1,	0,	"SMULri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #102 = SMULri
  { 103,	3,	1,	0,	"SMULrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #103 = SMULrr
  { 104,	3,	1,	0,	"SRAri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #104 = SRAri
  { 105,	3,	1,	0,	"SRArr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #105 = SRArr
  { 106,	3,	1,	0,	"SRLri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #106 = SRLri
  { 107,	3,	1,	0,	"SRLrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #107 = SRLrr
  { 108,	3,	0,	0,	"STBri", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #108 = STBri
  { 109,	3,	0,	0,	"STBrr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #109 = STBrr
  { 110,	3,	0,	0,	"STDFri", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo30 },  // Inst #110 = STDFri
  { 111,	3,	0,	0,	"STDFrr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo31 },  // Inst #111 = STDFrr
  { 112,	3,	0,	0,	"STFri", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo32 },  // Inst #112 = STFri
  { 113,	3,	0,	0,	"STFrr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo33 },  // Inst #113 = STFrr
  { 114,	3,	0,	0,	"STHri", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #114 = STHri
  { 115,	3,	0,	0,	"STHrr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #115 = STHrr
  { 116,	3,	0,	0,	"STri", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo29 },  // Inst #116 = STri
  { 117,	3,	0,	0,	"STrr", 0|(1<<TID::MayStore), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #117 = STrr
  { 118,	3,	1,	0,	"SUBCCri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #118 = SUBCCri
  { 119,	3,	1,	0,	"SUBCCrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #119 = SUBCCrr
  { 120,	3,	1,	0,	"SUBXCCrr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #120 = SUBXCCrr
  { 121,	3,	1,	0,	"SUBXri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #121 = SUBXri
  { 122,	3,	1,	0,	"SUBXrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #122 = SUBXrr
  { 123,	3,	1,	0,	"SUBri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #123 = SUBri
  { 124,	3,	1,	0,	"SUBrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #124 = SUBrr
  { 125,	3,	1,	0,	"UDIVri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #125 = UDIVri
  { 126,	3,	1,	0,	"UDIVrr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #126 = UDIVrr
  { 127,	3,	1,	0,	"UMULri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #127 = UMULri
  { 128,	3,	1,	0,	"UMULrr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #128 = UMULrr
  { 129,	2,	0,	0,	"WRYri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo17 },  // Inst #129 = WRYri
  { 130,	2,	0,	0,	"WRYrr", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo18 },  // Inst #130 = WRYrr
  { 131,	3,	1,	0,	"XNORri", 0|(1<<TID::UnmodeledSideEffects), 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #131 = XNORri
  { 132,	3,	1,	0,	"XNORrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #132 = XNORrr
  { 133,	3,	1,	0,	"XORri", 0, 0, NULL, NULL, NULL, OperandInfo2 },  // Inst #133 = XORri
  { 134,	3,	1,	0,	"XORrr", 0, 0, NULL, NULL, NULL, OperandInfo3 },  // Inst #134 = XORrr
};
} // End llvm namespace 
