

================================================================
== Vivado HLS Report for 'divide'
================================================================
* Date:           Mon May 18 11:05:51 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Divide
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.259 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       17| 10.000 ns | 0.170 us |    1|   17|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     104|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|      33|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      33|     194|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_186_p2          |     +    |      0|  0|  13|           4|           2|
    |sub_ln18_fu_159_p2   |     -    |      0|  0|  15|           8|           8|
    |and_ln12_fu_123_p2   |    and   |      0|  0|   8|           8|           8|
    |icmp_ln16_fu_151_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln3_fu_86_p2    |   icmp   |      0|  0|  11|           8|           1|
    |iBitN_fu_128_p2      |   lshr   |      0|  0|  19|           8|           8|
    |or_ln19_fu_164_p2    |    or    |      0|  0|   8|           8|           8|
    |shl_ln12_fu_117_p2   |    shl   |      0|  0|  19|           1|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 104|          53|          51|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |Q             |  15|          3|    8|         24|
    |Q_load_fu_42  |   9|          2|    8|         16|
    |R             |  21|          4|    8|         32|
    |R_load_fu_38  |  15|          3|    8|         24|
    |ap_NS_fsm     |  21|          4|    1|          4|
    |i_0_reg_74    |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         |  90|         18|   37|        108|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |Q_load_fu_42       |  8|   0|    8|          0|
    |R_load_fu_38       |  8|   0|    8|          0|
    |ap_CS_fsm          |  3|   0|    3|          0|
    |i_0_reg_74         |  4|   0|    4|          0|
    |icmp_ln16_reg_225  |  1|   0|    1|          0|
    |icmp_ln3_reg_203   |  1|   0|    1|          0|
    |sub_ln18_reg_229   |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              | 33|   0|   33|          0|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_start  |  in |    1| ap_ctrl_hs |    divide    | return value |
|ap_done   | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_idle   | out |    1| ap_ctrl_hs |    divide    | return value |
|ap_ready  | out |    1| ap_ctrl_hs |    divide    | return value |
|N         |  in |    8|   ap_none  |       N      |    scalar    |
|D         |  in |    8|   ap_none  |       D      |    scalar    |
|Q         | out |    8|   ap_vld   |       Q      |    pointer   |
|Q_ap_vld  | out |    1|   ap_vld   |       Q      |    pointer   |
|R         | out |    8|   ap_vld   |       R      |    pointer   |
|R_ap_vld  | out |    1|   ap_vld   |       R      |    pointer   |
+----------+-----+-----+------------+--------------+--------------+

