// Seed: 1290127543
module module_0;
  assign module_2.type_5 = 0;
  uwire id_1, id_2, id_3, id_4, id_5 = -1 - id_5;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1,
    input wor  id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    output wire id_2,
    input tri id_3,
    input tri id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri id_7,
    output wire id_8,
    input tri1 id_9,
    output wor id_10,
    input uwire id_11,
    input wand id_12,
    input tri1 id_13,
    output supply0 id_14,
    input wire id_15,
    output wor id_16,
    output supply0 id_17,
    input tri id_18,
    output tri1 id_19,
    output tri1 id_20,
    input tri id_21
);
  assign id_2 = 1 - id_13;
  module_0 modCall_1 ();
  assign id_19 = -1'b0;
endmodule
