Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: rs232.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rs232.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rs232"
Output Format                      : NGC
Target Device                      : xc3s250e-4-vq100

---- Source Options
Top Module Name                    : rs232
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/clock_divider.vhd" in Library work.
Architecture behavioral of Entity clock_divider is up to date.
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/pc2periph.vhd" in Library work.
Architecture behavioral of Entity pc2periph is up to date.
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/periph2pc.vhd" in Library work.
Architecture behavioral of Entity periph2pc is up to date.
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/periph2cpu.vhd" in Library work.
Architecture behavioral of Entity periph2cpu is up to date.
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/cpu2periph.vhd" in Library work.
Entity <cpu2periph> compiled.
Entity <cpu2periph> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/dcm.vhd" in Library work.
Architecture behavioral of Entity dcm is up to date.
Compiling vhdl file "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/rs232.vhd" in Library work.
Architecture behavioral of Entity rs232 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rs232> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>) with generics.
	TICK = 3333

Analyzing hierarchy for entity <clock_divider> in library <work> (architecture <behavioral>) with generics.
	TICK = 32

Analyzing hierarchy for entity <pc2periph> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <periph2pc> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <periph2cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cpu2periph> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <rs232> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/rs232.vhd" line 183: Unconnected output port 'debug' of component 'periph2cpu'.
Entity <rs232> analyzed. Unit <rs232> generated.

Analyzing generic Entity <clock_divider.1> in library <work> (Architecture <behavioral>).
	TICK = 3333
Entity <clock_divider.1> analyzed. Unit <clock_divider.1> generated.

Analyzing generic Entity <clock_divider.2> in library <work> (Architecture <behavioral>).
	TICK = 32
Entity <clock_divider.2> analyzed. Unit <clock_divider.2> generated.

Analyzing Entity <pc2periph> in library <work> (Architecture <behavioral>).
Entity <pc2periph> analyzed. Unit <pc2periph> generated.

Analyzing Entity <periph2pc> in library <work> (Architecture <behavioral>).
Entity <periph2pc> analyzed. Unit <periph2pc> generated.

Analyzing Entity <periph2cpu> in library <work> (Architecture <behavioral>).
Entity <periph2cpu> analyzed. Unit <periph2cpu> generated.

Analyzing Entity <cpu2periph> in library <work> (Architecture <behavioral>).
Entity <cpu2periph> analyzed. Unit <cpu2periph> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clock_divider_1>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/clock_divider.vhd".
    Found 1-bit register for signal <clk_uart>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_divider_1> synthesized.


Synthesizing Unit <clock_divider_2>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/clock_divider.vhd".
    Found 1-bit register for signal <clk_uart>.
    Found 32-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clock_divider_2> synthesized.


Synthesizing Unit <pc2periph>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/pc2periph.vhd".
WARNING:Xst:647 - Input <mem_inuse> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_uart                  (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | start                                          |
    | Power Up State     | start                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rs232_cts>.
    Found 8-bit register for signal <ram_data>.
    Found 8-bit register for signal <data_buf>.
    Found 32-bit register for signal <data_buf_pos>.
    Found 32-bit subtractor for signal <data_buf_pos$addsub0000> created at line 111.
    Found 32-bit up counter for signal <mem_addr>.
    Found 1-bit register for signal <mem_increment>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  50 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pc2periph> synthesized.


Synthesizing Unit <periph2pc>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/periph2pc.vhd".
    Found finite state machine <FSM_1> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_uart                  (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | buffering                                      |
    | Power Up State     | buffering                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <clrbuff>.
    Found 1-bit register for signal <rs232_rd>.
    Found 32-bit register for signal <buffpos>.
    Found 32-bit adder for signal <buffpos$addsub0000> created at line 76.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <periph2pc> synthesized.


Synthesizing Unit <periph2cpu>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/periph2cpu.vhd".
    Found finite state machine <FSM_2> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_cpu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | nodata                                         |
    | Power Up State     | nodata                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cpu_ready>.
    Found 4-bit register for signal <cpu_data>.
    Found 1-bit register for signal <out_meminuse>.
    Found 8-bit register for signal <buff>.
    Found 32-bit up counter for signal <cpumem>.
    Found 32-bit comparator not equal for signal <CurrState$cmp_ne0000> created at line 72.
    Found 1-bit register for signal <debug_internal>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <periph2cpu> synthesized.


Synthesizing Unit <cpu2periph>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/cpu2periph.vhd".
    Found finite state machine <FSM_3> for signal <CurrState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_cpu                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | wait4emptybuff                                 |
    | Power Up State     | wait4emptybuff                                 |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <pcbuff>.
    Found 1-bit register for signal <cpu_ready>.
    Found 1-bit register for signal <setbuff>.
    Found 8-bit register for signal <buff>.
    Found 1-bit register for signal <dbg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
Unit <cpu2periph> synthesized.


Synthesizing Unit <rs232>.
    Related source file is "C:/Users/Yakov/OneDrive/School/University Stuff/ENEL500/test232/rs232.vhd".
WARNING:Xst:647 - Input <clk_cpu> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cpu_parity> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <buffok>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <cpuout_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 8-bit latch for signal <Mtridata_ram_data> created at line 225. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 15-bit latch for signal <ram_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <cpuin_data>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:736 - Found 1-bit latch for signal <Mtrien_ram_data> created at line 225. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit tristate buffer for signal <cpu_data>.
    Found 1-bit tristate buffer for signal <cpu_ready>.
    Found 8-bit tristate buffer for signal <ram_data>.
    Summary:
	inferred  13 Tristate(s).
Unit <rs232> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 27
 1-bit register                                        : 20
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 6
 1-bit latch                                           : 2
 15-bit latch                                          : 1
 4-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 1
 32-bit comparator not equal                           : 1
# Tristates                                            : 3
 1-bit tristate buffer                                 : 1
 4-bit tristate buffer                                 : 1
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <CPUIN/CurrState/FSM> on signal <CurrState[1:3]> with gray encoding.
----------------------------
 State          | Encoding
----------------------------
 wait4emptybuff | 000
 wait4msb       | 001
 rxmsb          | 011
 wait4lsb       | 010
 rxlsb          | 110
----------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <CPUOUT/CurrState/FSM> on signal <CurrState[1:3]> with user encoding.
----------------------
 State    | Encoding
----------------------
 nodata   | 000
 getdata  | 001
 wait2msb | 010
 txmsb    | 011
 wait2lsb | 100
 txlsb    | 101
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PCOUT/CurrState/FSM> on signal <CurrState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 buffering | 00
 starting  | 01
 sending   | 11
 stopping  | 10
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <PCIN/CurrState/FSM> on signal <CurrState[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 start        | 00
 listen       | 01
 stopandwrite | 11
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 120
 Flip-Flops                                            : 120
# Latches                                              : 6
 1-bit latch                                           : 2
 15-bit latch                                          : 1
 4-bit latch                                           : 1
 8-bit latch                                           : 2
# Comparators                                          : 1
 32-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <mem_addr_15> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_16> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_17> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_18> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_19> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_20> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_21> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_22> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_23> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_24> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_25> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_26> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_27> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_28> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_29> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_30> of sequential type is unconnected in block <pc2periph>.
WARNING:Xst:2677 - Node <mem_addr_31> of sequential type is unconnected in block <pc2periph>.

Optimizing unit <rs232> ...

Optimizing unit <pc2periph> ...

Optimizing unit <periph2pc> ...

Optimizing unit <periph2cpu> ...

Optimizing unit <cpu2periph> ...
WARNING:Xst:2677 - Node <CPUOUT/debug_internal> of sequential type is unconnected in block <rs232>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rs232, actual ratio is 10.
Latch Mtrien_ram_data has been replicated 7 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 240
 Flip-Flops                                            : 240

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rs232.ngr
Top Level Output File Name         : rs232
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 39

Cell Usage :
# BELS                             : 855
#      GND                         : 1
#      INV                         : 41
#      LUT1                        : 139
#      LUT2                        : 88
#      LUT2_D                      : 1
#      LUT3                        : 17
#      LUT3_D                      : 5
#      LUT4                        : 163
#      LUT4_D                      : 3
#      LUT4_L                      : 4
#      MUXCY                       : 214
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 175
# FlipFlops/Latches                : 284
#      FDC                         : 82
#      FDCE                        : 80
#      FDE                         : 77
#      FDP                         : 1
#      LD                          : 20
#      LDC                         : 1
#      LDCP                        : 15
#      LDCP_1                      : 8
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 5
#      IOBUF                       : 12
#      OBUF                        : 18
#      OBUFT                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-4 

 Number of Slices:                      247  out of   2448    10%  
 Number of Slice Flip Flops:            241  out of   4896     4%  
 Number of 4 input LUTs:                461  out of   4896     9%  
 Number of IOs:                          39
 Number of bonded IOBs:                  37  out of     66    56%  
    IOB Flip Flops:                      43
 Number of GCLKs:                         4  out of     24    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+--------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)    | Load  |
---------------------------------------------------+--------------------------+-------+
Mtrien_ram_data_not0001(Mtrien_ram_data_not00011:O)| NONE(*)(Mtrien_ram_data) | 8     |
CPUIN/setbuff                                      | NONE(buffok)             | 1     |
cpuin_write(cpuin_write1:O)                        | NONE(*)(cpuin_data_0)    | 4     |
clk32mhz                                           | BUFGP                    | 66    |
reset                                              | IBUF+BUFG                | 15    |
CPUOUT/out_meminuse                                | NONE(cpuout_data_0)      | 8     |
CLKDIV/clk_uart1                                   | BUFG                     | 103   |
CPUCLK/clk_uart1                                   | BUFG                     | 71    |
N1                                                 | NONE(Mtridata_ram_data_7)| 8     |
---------------------------------------------------+--------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+--------------------------+-------+
Control Signal                                               | Buffer(FF name)          | Load  |
-------------------------------------------------------------+--------------------------+-------+
reset                                                        | IBUF                     | 163   |
Mtridata_ram_data_0__and0000(Mtridata_ram_data_0__and00001:O)| NONE(Mtridata_ram_data_0)| 1     |
Mtridata_ram_data_0__and0001(Mtridata_ram_data_0__and00011:O)| NONE(Mtridata_ram_data_0)| 1     |
Mtridata_ram_data_1__and0000(Mtridata_ram_data_1__and00001:O)| NONE(Mtridata_ram_data_1)| 1     |
Mtridata_ram_data_1__and0001(Mtridata_ram_data_1__and00011:O)| NONE(Mtridata_ram_data_1)| 1     |
Mtridata_ram_data_2__and0000(Mtridata_ram_data_2__and00001:O)| NONE(Mtridata_ram_data_2)| 1     |
Mtridata_ram_data_2__and0001(Mtridata_ram_data_2__and00011:O)| NONE(Mtridata_ram_data_2)| 1     |
Mtridata_ram_data_3__and0000(Mtridata_ram_data_3__and00001:O)| NONE(Mtridata_ram_data_3)| 1     |
Mtridata_ram_data_3__and0001(Mtridata_ram_data_3__and00011:O)| NONE(Mtridata_ram_data_3)| 1     |
Mtridata_ram_data_4__and0000(Mtridata_ram_data_4__and00001:O)| NONE(Mtridata_ram_data_4)| 1     |
Mtridata_ram_data_4__and0001(Mtridata_ram_data_4__and00011:O)| NONE(Mtridata_ram_data_4)| 1     |
Mtridata_ram_data_5__and0000(Mtridata_ram_data_5__and00001:O)| NONE(Mtridata_ram_data_5)| 1     |
Mtridata_ram_data_5__and0001(Mtridata_ram_data_5__and00011:O)| NONE(Mtridata_ram_data_5)| 1     |
Mtridata_ram_data_6__and0000(Mtridata_ram_data_6__and00001:O)| NONE(Mtridata_ram_data_6)| 1     |
Mtridata_ram_data_6__and0001(Mtridata_ram_data_6__and00011:O)| NONE(Mtridata_ram_data_6)| 1     |
Mtridata_ram_data_7__and0000(Mtridata_ram_data_7__and00001:O)| NONE(Mtridata_ram_data_7)| 1     |
Mtridata_ram_data_7__and0001(Mtridata_ram_data_7__and00011:O)| NONE(Mtridata_ram_data_7)| 1     |
buffok_or0000(buffok_or00001:O)                              | NONE(buffok)             | 1     |
ram_addr_0__and0000(ram_addr_0__and00001:O)                  | NONE(ram_addr_0)         | 1     |
ram_addr_0__and0001(ram_addr_mux0000<0>1:O)                  | NONE(ram_addr_0)         | 1     |
ram_addr_10__and0000(ram_addr_10__and00001:O)                | NONE(ram_addr_10)        | 1     |
ram_addr_10__and0001(ram_addr_mux0000<10>1:O)                | NONE(ram_addr_10)        | 1     |
ram_addr_11__and0000(ram_addr_11__and00001:O)                | NONE(ram_addr_11)        | 1     |
ram_addr_11__and0001(ram_addr_mux0000<11>1:O)                | NONE(ram_addr_11)        | 1     |
ram_addr_12__and0000(ram_addr_12__and00001:O)                | NONE(ram_addr_12)        | 1     |
ram_addr_12__and0001(ram_addr_mux0000<12>1:O)                | NONE(ram_addr_12)        | 1     |
ram_addr_13__and0000(ram_addr_13__and00001:O)                | NONE(ram_addr_13)        | 1     |
ram_addr_13__and0001(ram_addr_mux0000<13>1:O)                | NONE(ram_addr_13)        | 1     |
ram_addr_14__and0000(ram_addr_14__and00001:O)                | NONE(ram_addr_14)        | 1     |
ram_addr_14__and0001(ram_addr_mux0000<14>1:O)                | NONE(ram_addr_14)        | 1     |
ram_addr_1__and0000(ram_addr_1__and00001:O)                  | NONE(ram_addr_1)         | 1     |
ram_addr_1__and0001(ram_addr_mux0000<1>1:O)                  | NONE(ram_addr_1)         | 1     |
ram_addr_2__and0000(ram_addr_2__and00001:O)                  | NONE(ram_addr_2)         | 1     |
ram_addr_2__and0001(ram_addr_mux0000<2>1:O)                  | NONE(ram_addr_2)         | 1     |
ram_addr_3__and0000(ram_addr_3__and00001:O)                  | NONE(ram_addr_3)         | 1     |
ram_addr_3__and0001(ram_addr_mux0000<3>1:O)                  | NONE(ram_addr_3)         | 1     |
ram_addr_4__and0000(ram_addr_4__and00001:O)                  | NONE(ram_addr_4)         | 1     |
ram_addr_4__and0001(ram_addr_mux0000<4>1:O)                  | NONE(ram_addr_4)         | 1     |
ram_addr_5__and0000(ram_addr_5__and00001:O)                  | NONE(ram_addr_5)         | 1     |
ram_addr_5__and0001(ram_addr_mux0000<5>1:O)                  | NONE(ram_addr_5)         | 1     |
ram_addr_6__and0000(ram_addr_6__and00001:O)                  | NONE(ram_addr_6)         | 1     |
ram_addr_6__and0001(ram_addr_mux0000<6>1:O)                  | NONE(ram_addr_6)         | 1     |
ram_addr_7__and0000(ram_addr_7__and00001:O)                  | NONE(ram_addr_7)         | 1     |
ram_addr_7__and0001(ram_addr_mux0000<7>1:O)                  | NONE(ram_addr_7)         | 1     |
ram_addr_8__and0000(ram_addr_8__and00001:O)                  | NONE(ram_addr_8)         | 1     |
ram_addr_8__and0001(ram_addr_mux0000<8>1:O)                  | NONE(ram_addr_8)         | 1     |
ram_addr_9__and0000(ram_addr_9__and00001:O)                  | NONE(ram_addr_9)         | 1     |
ram_addr_9__and0001(ram_addr_mux0000<9>1:O)                  | NONE(ram_addr_9)         | 1     |
-------------------------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.913ns (Maximum Frequency: 144.657MHz)
   Minimum input arrival time before clock: 7.426ns
   Maximum output required time after clock: 6.255ns
   Maximum combinational path delay: 6.821ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk32mhz'
  Clock period: 6.407ns (frequency: 156.079MHz)
  Total number of paths / destination ports: 3168 / 66
-------------------------------------------------------------------------
Delay:               6.407ns (Levels of Logic = 33)
  Source:            CLKDIV/counter_1 (FF)
  Destination:       CLKDIV/counter_31 (FF)
  Source Clock:      clk32mhz rising
  Destination Clock: clk32mhz rising

  Data Path: CLKDIV/counter_1 to CLKDIV/counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  CLKDIV/counter_1 (CLKDIV/counter_1)
     LUT1:I0->O            1   0.704   0.000  CLKDIV/Mcount_counter_cy<1>_rt (CLKDIV/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  CLKDIV/Mcount_counter_cy<1> (CLKDIV/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<2> (CLKDIV/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<3> (CLKDIV/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<4> (CLKDIV/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<5> (CLKDIV/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<6> (CLKDIV/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<7> (CLKDIV/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<8> (CLKDIV/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<9> (CLKDIV/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<10> (CLKDIV/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<11> (CLKDIV/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<12> (CLKDIV/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<13> (CLKDIV/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<14> (CLKDIV/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<15> (CLKDIV/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<16> (CLKDIV/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<17> (CLKDIV/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<18> (CLKDIV/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<19> (CLKDIV/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<20> (CLKDIV/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<21> (CLKDIV/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<22> (CLKDIV/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<23> (CLKDIV/Mcount_counter_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<24> (CLKDIV/Mcount_counter_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<25> (CLKDIV/Mcount_counter_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<26> (CLKDIV/Mcount_counter_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<27> (CLKDIV/Mcount_counter_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<28> (CLKDIV/Mcount_counter_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  CLKDIV/Mcount_counter_cy<29> (CLKDIV/Mcount_counter_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  CLKDIV/Mcount_counter_cy<30> (CLKDIV/Mcount_counter_cy<30>)
     XORCY:CI->O           1   0.804   0.499  CLKDIV/Mcount_counter_xor<31> (Result<31>)
     LUT2:I1->O            1   0.704   0.000  CLKDIV/Mcount_counter_eqn_311 (CLKDIV/Mcount_counter_eqn_31)
     FDC:D                     0.308          CLKDIV/counter_31
    ----------------------------------------
    Total                      6.407ns (5.286ns logic, 1.121ns route)
                                       (82.5% logic, 17.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKDIV/clk_uart1'
  Clock period: 6.913ns (frequency: 144.657MHz)
  Total number of paths / destination ports: 5653 / 133
-------------------------------------------------------------------------
Delay:               6.913ns (Levels of Logic = 11)
  Source:            PCOUT/buffpos_8 (FF)
  Destination:       PCOUT/buffpos_31 (FF)
  Source Clock:      CLKDIV/clk_uart1 rising
  Destination Clock: CLKDIV/clk_uart1 rising

  Data Path: PCOUT/buffpos_8 to PCOUT/buffpos_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.706  PCOUT/buffpos_8 (PCOUT/buffpos_8)
     LUT4:I0->O            1   0.704   0.000  PCOUT/CurrState_cmp_eq0000_wg_lut<0> (PCOUT/CurrState_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<0> (PCOUT/CurrState_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<1> (PCOUT/CurrState_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<2> (PCOUT/CurrState_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<3> (PCOUT/CurrState_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<4> (PCOUT/CurrState_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<5> (PCOUT/CurrState_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  PCOUT/CurrState_cmp_eq0000_wg_cy<6> (PCOUT/CurrState_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           4   0.459   0.622  PCOUT/CurrState_cmp_eq0000_wg_cy<7> (PCOUT/CurrState_cmp_eq0000)
     LUT3_D:I2->O         31   0.704   1.297  PCOUT/buffpos_mux0000<0>11 (PCOUT/N01)
     LUT4:I2->O            1   0.704   0.000  PCOUT/buffpos_mux0000<30>1 (PCOUT/buffpos_mux0000<30>)
     FDE:D                     0.308          PCOUT/buffpos_30
    ----------------------------------------
    Total                      6.913ns (4.288ns logic, 2.625ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CPUCLK/clk_uart1'
  Clock period: 5.344ns (frequency: 187.126MHz)
  Total number of paths / destination ports: 829 / 112
-------------------------------------------------------------------------
Delay:               5.344ns (Levels of Logic = 32)
  Source:            CPUOUT/cpumem_1 (FF)
  Destination:       CPUOUT/cpumem_31 (FF)
  Source Clock:      CPUCLK/clk_uart1 rising
  Destination Clock: CPUCLK/clk_uart1 rising

  Data Path: CPUOUT/cpumem_1 to CPUOUT/cpumem_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  CPUOUT/cpumem_1 (CPUOUT/cpumem_1)
     LUT1:I0->O            1   0.704   0.000  CPUOUT/Mcount_cpumem_cy<1>_rt (CPUOUT/Mcount_cpumem_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  CPUOUT/Mcount_cpumem_cy<1> (CPUOUT/Mcount_cpumem_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<2> (CPUOUT/Mcount_cpumem_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<3> (CPUOUT/Mcount_cpumem_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<4> (CPUOUT/Mcount_cpumem_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<5> (CPUOUT/Mcount_cpumem_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<6> (CPUOUT/Mcount_cpumem_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<7> (CPUOUT/Mcount_cpumem_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<8> (CPUOUT/Mcount_cpumem_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<9> (CPUOUT/Mcount_cpumem_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<10> (CPUOUT/Mcount_cpumem_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<11> (CPUOUT/Mcount_cpumem_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<12> (CPUOUT/Mcount_cpumem_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<13> (CPUOUT/Mcount_cpumem_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<14> (CPUOUT/Mcount_cpumem_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<15> (CPUOUT/Mcount_cpumem_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<16> (CPUOUT/Mcount_cpumem_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<17> (CPUOUT/Mcount_cpumem_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<18> (CPUOUT/Mcount_cpumem_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<19> (CPUOUT/Mcount_cpumem_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<20> (CPUOUT/Mcount_cpumem_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<21> (CPUOUT/Mcount_cpumem_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<22> (CPUOUT/Mcount_cpumem_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<23> (CPUOUT/Mcount_cpumem_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<24> (CPUOUT/Mcount_cpumem_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<25> (CPUOUT/Mcount_cpumem_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<26> (CPUOUT/Mcount_cpumem_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<27> (CPUOUT/Mcount_cpumem_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<28> (CPUOUT/Mcount_cpumem_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  CPUOUT/Mcount_cpumem_cy<29> (CPUOUT/Mcount_cpumem_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  CPUOUT/Mcount_cpumem_cy<30> (CPUOUT/Mcount_cpumem_cy<30>)
     XORCY:CI->O           1   0.804   0.000  CPUOUT/Mcount_cpumem_xor<31> (CPUOUT/Result<31>)
     FDCE:D                    0.308          CPUOUT/cpumem_31
    ----------------------------------------
    Total                      5.344ns (4.582ns logic, 0.762ns route)
                                       (85.7% logic, 14.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mtrien_ram_data_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.711ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Mtrien_ram_data (LATCH)
  Destination Clock: Mtrien_ram_data_not0001 falling

  Data Path: reset to Mtrien_ram_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           170   1.218   1.481  reset_IBUF (reset_IBUF1)
     LUT3:I0->O            8   0.704   0.000  Mtrien_ram_data_mux00001 (Mtrien_ram_data_mux0000)
     LD:D                      0.308          Mtrien_ram_data
    ----------------------------------------
    Total                      3.711ns (2.230ns logic, 1.481ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cpuin_write'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            cpu_data<0> (PAD)
  Destination:       cpuin_data_0 (LATCH)
  Destination Clock: cpuin_write falling

  Data Path: cpu_data<0> to cpuin_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.420  cpu_data_0_IOBUF (N32)
     LD:D                      0.308          cpuin_data_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk32mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.056ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       CLKDIV/clk_uart (FF)
  Destination Clock: clk32mhz rising

  Data Path: reset to CLKDIV/clk_uart
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           170   1.218   1.306  reset_IBUF (reset_IBUF1)
     INV:I->O             68   0.704   1.274  PCOUT/reset_inv1_INV_0 (CLKDIV/reset_inv)
     FDE:CE                    0.555          CLKDIV/clk_uart
    ----------------------------------------
    Total                      5.056ns (2.477ns logic, 2.579ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPUOUT/out_meminuse'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            ram_data<0> (PAD)
  Destination:       cpuout_data_0 (LATCH)
  Destination Clock: CPUOUT/out_meminuse falling

  Data Path: ram_data<0> to cpuout_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.420  ram_data_0_IOBUF (N28)
     LD:D                      0.308          cpuout_data_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKDIV/clk_uart1'
  Total number of paths / destination ports: 101 / 101
-------------------------------------------------------------------------
Offset:              5.056ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       PCIN/data_buf_pos_31 (FF)
  Destination Clock: CLKDIV/clk_uart1 rising

  Data Path: reset to PCIN/data_buf_pos_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           170   1.218   1.306  reset_IBUF (reset_IBUF1)
     INV:I->O             68   0.704   1.274  PCOUT/reset_inv1_INV_0 (CLKDIV/reset_inv)
     FDE:CE                    0.555          PCIN/data_buf_pos_0
    ----------------------------------------
    Total                      5.056ns (2.477ns logic, 2.579ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CPUCLK/clk_uart1'
  Total number of paths / destination ports: 87 / 38
-------------------------------------------------------------------------
Offset:              7.426ns (Levels of Logic = 5)
  Source:            cpu_cs (PAD)
  Destination:       CPUOUT/cpu_data_2 (FF)
  Destination Clock: CPUCLK/clk_uart1 rising

  Data Path: cpu_cs to CPUOUT/cpu_data_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.136  cpu_cs_IBUF (cpu_cs_IBUF)
     LUT2:I0->O            4   0.704   0.762  cpuout_read1 (cpuout_read)
     LUT4:I0->O            4   0.704   0.591  CPUOUT/cpu_data_mux0000<0>11 (CPUOUT/N01)
     LUT4:I3->O            1   0.704   0.595  CPUOUT/cpu_data_mux0000<2>_SW0 (N9)
     LUT3:I0->O            1   0.704   0.000  CPUOUT/cpu_data_mux0000<2> (CPUOUT/cpu_data_mux0000<2>)
     FDC:D                     0.308          CPUOUT/cpu_data_2
    ----------------------------------------
    Total                      7.426ns (4.342ns logic, 3.084ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CPUCLK/clk_uart1'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              5.522ns (Levels of Logic = 2)
  Source:            CPUOUT/cpu_ready (FF)
  Destination:       cpu_ready (PAD)
  Source Clock:      CPUCLK/clk_uart1 rising

  Data Path: CPUOUT/cpu_ready to cpu_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.535  CPUOUT/cpu_ready (CPUOUT/cpu_ready)
     LUT4:I3->O            1   0.704   0.420  cpu_ready_mux00001 (cpu_ready_mux0000)
     OBUFT:I->O                3.272          cpu_ready_OBUFT (cpu_ready)
    ----------------------------------------
    Total                      5.522ns (4.567ns logic, 0.955ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKDIV/clk_uart1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.255ns (Levels of Logic = 2)
  Source:            PCIN/rs232_cts (FF)
  Destination:       ram_r1w0 (PAD)
  Source Clock:      CLKDIV/clk_uart1 rising

  Data Path: PCIN/rs232_cts to ram_r1w0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             51   0.591   1.268  PCIN/rs232_cts (PCIN/rs232_cts)
     INV:I->O              1   0.704   0.420  ram_r1w01_INV_0 (ram_r1w0_OBUF)
     OBUF:I->O                 3.272          ram_r1w0_OBUF (ram_r1w0)
    ----------------------------------------
    Total                      6.255ns (4.567ns logic, 1.688ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'N1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            Mtridata_ram_data_7 (LATCH)
  Destination:       ram_data<7> (PAD)
  Source Clock:      N1 rising

  Data Path: Mtridata_ram_data_7 to ram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP_1:G->Q           1   0.676   0.420  Mtridata_ram_data_7 (Mtridata_ram_data<7>)
     IOBUF:I->IO               3.272          ram_data_7_IOBUF (ram_data<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Mtrien_ram_data_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            Mtrien_ram_data_1 (LATCH)
  Destination:       ram_data<7> (PAD)
  Source Clock:      Mtrien_ram_data_not0001 falling

  Data Path: Mtrien_ram_data_1 to ram_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  Mtrien_ram_data_1 (Mtrien_ram_data_1)
     IOBUF:T->IO               3.272          ram_data_7_IOBUF (ram_data<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reset'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            ram_addr_14 (LATCH)
  Destination:       ram_addr<14> (PAD)
  Source Clock:      reset falling

  Data Path: ram_addr_14 to ram_addr<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCP:G->Q             1   0.676   0.420  ram_addr_14 (ram_addr_14)
     OBUF:I->O                 3.272          ram_addr_14_OBUF (ram_addr<14>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 13 / 5
-------------------------------------------------------------------------
Delay:               6.821ns (Levels of Logic = 3)
  Source:            cpu_cs (PAD)
  Destination:       cpu_data<3> (PAD)

  Data Path: cpu_cs to cpu_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   1.040  cpu_cs_IBUF (cpu_cs_IBUF)
     LUT2:I1->O            4   0.704   0.587  cpuout_read_inv1 (cpuout_read_inv)
     IOBUF:T->IO               3.272          cpu_data_3_IOBUF (cpu_data<3>)
    ----------------------------------------
    Total                      6.821ns (5.194ns logic, 1.627ns route)
                                       (76.1% logic, 23.9% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.93 secs
 
--> 

Total memory usage is 326748 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   28 (   0 filtered)
Number of infos    :    2 (   0 filtered)

