package microblossom.modules

import io.circe._
import io.circe.generic.extras._
import io.circe.generic.semiauto._
import spinal.core._
import spinal.lib._
import spinal.core.sim._
import microblossom._
import microblossom.util._
import microblossom.types._
import microblossom.util.Vivado
import org.scalatest.funsuite.AnyFunSuite
import scala.util.control.Breaks._
import scala.collection.mutable.ArrayBuffer
import scala.collection.mutable.Map

case class DistributedDual(config: DualConfig, ioConfig: DualConfig = DualConfig()) extends Component {
  ioConfig.contextDepth = config.contextDepth

  val io = new Bundle {
    val message = in(BroadcastMessage(ioConfig, explicitReset = false))

    val maxGrowable = out(ConvergecastMaxGrowable(ioConfig.weightBits))
    val conflict = out(ConvergecastConflict(ioConfig.vertexBits))
  }

  // width conversion
  val broadcastMessage = BroadcastMessage(config)
  broadcastMessage.instruction.widthConvertedFrom(io.message.instruction)
  broadcastMessage.valid := io.message.valid
  if (config.contextBits > 0) { broadcastMessage.contextId := io.message.contextId }
  broadcastMessage.isReset := io.message.instruction.isReset

  // delay the signal so that the synthesizer can automatically balancing the registers
  val broadcastRegInserted = Delay(RegNext(broadcastMessage), config.broadcastDelay)
  broadcastRegInserted.addAttribute("keep")

  // instantiate vertices, edges and offloaders
  val vertices = Seq
    .range(0, config.vertexNum)
    .map(vertexIndex => new Vertex(config, vertexIndex))
  val edges = Seq
    .range(0, config.edgeNum)
    .map(edgeIndex => new Edge(config, edgeIndex))
  val offloaders = Seq
    .range(0, config.offloaderNum)
    .map(offloaderIndex => new Offloader(config, offloaderIndex))

  // connect vertex I/O
  for ((vertex, vertexIndex) <- vertices.zipWithIndex) {
    vertex.io.message := broadcastRegInserted
    for ((edgeIndex, localIndex) <- config.incidentEdgesOf(vertexIndex).zipWithIndex) {
      vertex.io.edgeInputs(localIndex) := edges(edgeIndex).io.stageOutputs
    }
    for ((offloaderIndex, localIndex) <- config.incidentOffloaderOf(vertexIndex).zipWithIndex) {
      vertex.io.offloaderInputs(localIndex) := offloaders(offloaderIndex).io.stageOutputs
    }
    for ((edgeIndex, localIndex) <- config.incidentEdgesOf(vertexIndex).zipWithIndex) {
      vertex.io.peerVertexInputsExecute3(localIndex) := vertices(
        config.peerVertexOfEdge(edgeIndex, vertexIndex)
      ).io.stageOutputs.executeGet3
    }
  }

  // connect edge I/O
  for ((edge, edgeIndex) <- edges.zipWithIndex) {
    edge.io.message := broadcastRegInserted
    val (leftVertex, rightVertex) = config.incidentVerticesOf(edgeIndex)
    edge.io.leftVertexInput := vertices(leftVertex).io.stageOutputs
    edge.io.rightVertexInput := vertices(rightVertex).io.stageOutputs
  }

  // connect offloader I/O
  for ((offloader, offloaderIndex) <- offloaders.zipWithIndex) {
    for ((vertexIndex, localIndex) <- config.offloaderNeighborVertexIndices(offloaderIndex).zipWithIndex) {
      offloader.io.vertexInputsOffloadGet3(localIndex) := vertices(vertexIndex).io.stageOutputs.offloadGet3
    }
    for ((edgeIndex, localIndex) <- config.offloaderNeighborEdgeIndices(offloaderIndex).zipWithIndex) {
      offloader.io.neighborEdgeInputsOffloadGet3(localIndex) := edges(edgeIndex).io.stageOutputs.offloadGet3
    }
    val edgeIndex = config.offloaderEdgeIndex(offloaderIndex)
    offloader.io.edgeInputOffloadGet3 := edges(edgeIndex).io.stageOutputs.offloadGet3
  }

  // build convergecast tree for maxGrowable
  val maxGrowableConvergcastTree =
    Vec.fill(config.graph.vertex_edge_binary_tree.nodes.length)(ConvergecastMaxGrowable(config.weightBits))
  for ((treeNode, index) <- config.graph.vertex_edge_binary_tree.nodes.zipWithIndex) {
    if (index < config.vertexNum) {
      val vertexIndex = index
      maxGrowableConvergcastTree(index) := vertices(vertexIndex).io.maxGrowable
    } else if (index < config.vertexNum + config.edgeNum) {
      val edgeIndex = index - config.vertexNum
      maxGrowableConvergcastTree(index) := edges(edgeIndex).io.maxGrowable
    } else {
      val left = maxGrowableConvergcastTree(treeNode.l.get.toInt)
      val right = maxGrowableConvergcastTree(treeNode.r.get.toInt)
      when(left.length < right.length) {
        maxGrowableConvergcastTree(index) := left
      } otherwise {
        maxGrowableConvergcastTree(index) := right
      }
    }
  }

  val selectedMaxGrowable = maxGrowableConvergcastTree(config.graph.vertex_edge_binary_tree.nodes.length - 1)
  require(io.maxGrowable.getBitsWidth >= selectedMaxGrowable.getBitsWidth)
  when(selectedMaxGrowable.length === selectedMaxGrowable.length.maxValue) {
    io.maxGrowable.length := io.maxGrowable.length.maxValue
  } otherwise {
    io.maxGrowable.length := selectedMaxGrowable.length.resized
  }

  // build convergecast tree of conflict
  val conflictConvergecastTree =
    Vec.fill(config.graph.edge_binary_tree.nodes.length)(ConvergecastConflict(config.vertexBits))
  for ((treeNode, index) <- config.graph.edge_binary_tree.nodes.zipWithIndex) {
    if (index < config.edgeNum) {
      val edgeIndex = index
      conflictConvergecastTree(index) := edges(edgeIndex).io.conflict
    } else {
      val left = conflictConvergecastTree(treeNode.l.get.toInt)
      val right = conflictConvergecastTree(treeNode.r.get.toInt)
      when(left.valid) {
        conflictConvergecastTree(index) := left
      } otherwise {
        conflictConvergecastTree(index) := right
      }
    }
  }
  val convergecastedConflict =
    Delay(RegNext(conflictConvergecastTree(config.graph.edge_binary_tree.nodes.length - 1)), config.convergecastDelay)
  io.conflict.valid := convergecastedConflict.valid
  def resizeConnectUp(source: Bits, target: Bits) = {
    target := source.resized
    if (target.getWidth > source.getWidth) {
      when(source === (1 << source.getWidth) - 1) {
        target(target.getWidth - 1 downto source.getWidth).setAll()
      }
    }
  }
  resizeConnectUp(convergecastedConflict.node1, io.conflict.node1)
  resizeConnectUp(convergecastedConflict.node2, io.conflict.node2)
  resizeConnectUp(convergecastedConflict.touch1, io.conflict.touch1)
  resizeConnectUp(convergecastedConflict.touch2, io.conflict.touch2)
  io.conflict.vertex1 := convergecastedConflict.vertex1.resized
  io.conflict.vertex2 := convergecastedConflict.vertex2.resized

  def simExecute(instruction: Long): (DataMaxGrowable, DataConflict) = {
    io.message.valid #= true
    io.message.instruction #= instruction
    clockDomain.waitSampling()
    io.message.valid #= false
    for (idx <- 0 until config.readLatency) { clockDomain.waitSampling() }
    sleep(1)
    (
      DataMaxGrowable(io.maxGrowable.length.toInt),
      DataConflict(
        io.conflict.valid.toBoolean,
        io.conflict.node1.toInt,
        io.conflict.node2.toInt,
        io.conflict.touch1.toInt,
        io.conflict.touch2.toInt,
        io.conflict.vertex1.toInt,
        io.conflict.vertex2.toInt
      )
    )
  }

  // before compiling the simulator, mark the fields as public to enable snapshot
  def simMakePublicSnapshot() = {
    vertices.foreach(vertex => {
      vertex.register.simPublic()
      vertex.io.simPublic()
    })
    edges.foreach(edge => {
      edge.register.simPublic()
      edge.io.simPublic()
    })
    offloaders.foreach(offloader => {
      offloader.io.simPublic()
    })
  }

  // a temporary solution without primal offloading
  def simFindObstacle(maxGrowth: Long): (DataMaxGrowable, DataConflict, Long) = {
    var (maxGrowable, conflict) = simExecute(ioConfig.instructionSpec.generateFindObstacle())
    var grown = 0.toLong
    breakable {
      while (maxGrowable.length > 0 && !conflict.valid) {
        var length = maxGrowable.length.toLong
        if (length == ioConfig.LengthNone) {
          break
        }
        if (length + grown > maxGrowth) {
          length = maxGrowth - grown
        }
        if (length == 0) {
          break
        }
        grown += length
        simExecute(ioConfig.instructionSpec.generateGrow(length))
        val update = simExecute(ioConfig.instructionSpec.generateFindObstacle())
        maxGrowable = update._1
        conflict = update._2
      }
    }
    (maxGrowable, conflict, grown)
  }

  // take a snapshot of the dual module, in the format of fusion blossom visualization
  def simSnapshot(abbrev: Boolean = true): Json = {
    // https://circe.github.io/circe/api/io/circe/JsonObject.html
    var jsonVertices = ArrayBuffer[Json]()
    vertices.foreach(vertex => {
      val register = vertex.register
      val vertexMap = Map(
        (if (abbrev) { "v" }
         else { "is_virtual" }) -> Json.fromBoolean(register.isVirtual.toBoolean),
        (if (abbrev) { "s" }
         else { "is_defect" }) -> Json.fromBoolean(register.isDefect.toBoolean)
      )
      val node = register.node.toLong
      if (node != config.IndexNone) {
        vertexMap += ((
          if (abbrev) { "p" }
          else { "propagated_dual_node" },
          Json.fromLong(node)
        ))
      }
      val root = register.root.toLong
      if (root != config.IndexNone) {
        vertexMap += ((
          if (abbrev) { "pg" }
          else { "propagated_grandson_dual_node" },
          Json.fromLong(root)
        ))
      }
      jsonVertices.append(Json.fromFields(vertexMap))
    })
    var jsonEdges = ArrayBuffer[Json]()
    edges.foreach(edge => {
      val register = edge.register
      val (leftIndex, rightIndex) = config.incidentVerticesOf(edge.edgeIndex)
      val leftReg = vertices(leftIndex).register
      val rightReg = vertices(rightIndex).register
      val edgeMap = Map(
        (if (abbrev) { "w" }
         else { "weight" }) -> Json.fromLong(register.weight.toLong),
        (if (abbrev) { "l" }
         else { "left" }) -> Json.fromLong(leftIndex),
        (if (abbrev) { "r" }
         else { "right" }) -> Json.fromLong(rightIndex),
        (if (abbrev) { "lg" }
         else { "left_growth" }) -> Json.fromLong(leftReg.grown.toLong),
        (if (abbrev) { "rg" }
         else { "right_growth" }) -> Json.fromLong(rightReg.grown.toLong)
      )
      val leftNode = leftReg.node.toLong
      if (leftNode != config.IndexNone) {
        edgeMap += ((
          if (abbrev) { "ld" }
          else { "left_dual_node" },
          Json.fromLong(leftNode)
        ))
      }
      val leftRoot = leftReg.root.toLong
      if (leftRoot != config.IndexNone) {
        edgeMap += ((
          if (abbrev) { "lgd" }
          else { "left_grandson_dual_node" },
          Json.fromLong(leftRoot)
        ))
      }
      val rightNode = rightReg.node.toLong
      if (rightNode != config.IndexNone) {
        edgeMap += ((
          if (abbrev) { "rd" }
          else { "right_dual_node" },
          Json.fromLong(rightNode)
        ))
      }
      val rightRoot = rightReg.root.toLong
      if (rightRoot != config.IndexNone) {
        edgeMap += ((
          if (abbrev) { "rgd" }
          else { "right_grandson_dual_node" },
          Json.fromLong(rightRoot)
        ))
      }
      jsonEdges.append(Json.fromFields(edgeMap))
    })
    Json.fromFields(
      Map(
        "vertices" -> Json.fromValues(jsonVertices),
        "edges" -> Json.fromValues(jsonEdges)
      )
    )
  }

}

// sbt 'testOnly microblossom.modules.DistributedDualTest'
class DistributedDualTest extends AnyFunSuite {

  test("construct a DistributedDual") {
    val config = DualConfig(filename = "./resources/graphs/example_code_capacity_d3.json")
    // config.contextDepth = 1024 // fit in a single Block RAM of 36 kbits in 36-bit mode
    config.contextDepth = 1 // no context switch
    config.sanityCheck()
    Config.spinal().generateVerilog(DistributedDual(config))
  }

  test("test pipeline registers") {
    // gtkwave simWorkspace/DistributedDual/testA.fst
    val config = DualConfig(filename = "./resources/graphs/example_code_capacity_d3.json", minimizeBits = false)
    config.graph.offloading = Seq() // remove all offloaders
    config.fitGraph(minimizeBits = false)
    config.sanityCheck()
    Config.sim
      .compile({
        val dut = DistributedDual(config)
        dut.simMakePublicSnapshot()
        dut
      })
      .doSim("testA") { dut =>
        val ioConfig = dut.ioConfig
        dut.io.message.valid #= false
        dut.clockDomain.forkStimulus(period = 10)

        for (idx <- 0 to 10) { dut.clockDomain.waitSampling() }

        dut.simExecute(ioConfig.instructionSpec.generateReset())
        dut.simExecute(ioConfig.instructionSpec.generateAddDefect(0, 0))
        var (maxGrowable, conflict) = dut.simExecute(ioConfig.instructionSpec.generateFindObstacle())

        assert(maxGrowable.length == 2) // at most grow 2
        assert(conflict.valid == false)

        dut.simExecute(ioConfig.instructionSpec.generateGrow(1))
        var (maxGrowable2, conflict2) = dut.simExecute(ioConfig.instructionSpec.generateFindObstacle())
        assert(maxGrowable2.length == 1)
        assert(conflict2.valid == false)

        val (_, conflict3, grown3) = dut.simFindObstacle(1)
        assert(grown3 == 1)
        assert(conflict3.valid == true)
        assert(conflict3.node1 == 0)
        assert(conflict3.node2 == ioConfig.IndexNone)
        assert(conflict3.touch1 == 0)
        assert(conflict3.touch2 == ioConfig.IndexNone)
        assert(conflict3.vertex1 == 0)
        assert(conflict3.vertex2 == 3)

        println(dut.simSnapshot().noSpacesSortKeys)

        for (idx <- 0 to 10) { dut.clockDomain.waitSampling() }

      }
  }

}

// sbt "runMain microblossom.modules.DistributedDualTestDebug1"
object DistributedDualTestDebug1 extends App {
  // gtkwave simWorkspace/DistributedDualTest/testB.fst
  val config = DualConfig(filename = "./resources/graphs/example_code_capacity_planar_d3.json", minimizeBits = false)
  config.graph.offloading = Seq() // remove all offloaders
  config.fitGraph(minimizeBits = false)
  config.sanityCheck()
  Config.sim
    .compile({
      val dut = DistributedDual(config)
      dut.simMakePublicSnapshot()
      dut
    })
    .doSim("testB") { dut =>
      val ioConfig = dut.ioConfig
      dut.io.message.valid #= false
      dut.clockDomain.forkStimulus(period = 10)

      for (idx <- 0 to 10) { dut.clockDomain.waitSampling() }

      dut.simExecute(ioConfig.instructionSpec.generateReset())
      dut.simExecute(ioConfig.instructionSpec.generateAddDefect(0, 0))
      dut.simExecute(ioConfig.instructionSpec.generateAddDefect(4, 1))
      dut.simExecute(ioConfig.instructionSpec.generateAddDefect(8, 2))

      val (_, conflict, grown) = dut.simFindObstacle(1000)
      assert(grown == 1)
      assert(conflict.valid == true)
      println(conflict.node1, conflict.node2, conflict.touch1, conflict.touch2)

      println(dut.simSnapshot().noSpacesSortKeys)

      dut.simExecute(ioConfig.instructionSpec.generateSetBlossom(0, 3000))
      dut.simExecute(ioConfig.instructionSpec.generateSetBlossom(1, 3000))
      dut.simExecute(ioConfig.instructionSpec.generateSetBlossom(2, 3000))
      dut.simExecute(ioConfig.instructionSpec.generateSetSpeed(3, Speed.Shrink))

      for (idx <- 0 to 10) { dut.clockDomain.waitSampling() }

    }
}

object Local {

  def dualConfig(name: String, removeWeight: Boolean = false): DualConfig = {
    val config = DualConfig(filename = s"./resources/graphs/example_$name.json")
    if (removeWeight) {
      for (edgeIndex <- 0 until config.edgeNum) {
        config.graph.weighted_edges(edgeIndex).w = 2
      }
      config.fitGraph()
      require(config.weightBits == 2)
    }
    config
  }
}

// sbt 'testOnly microblossom.modules.DistributedDualEstimation'
class DistributedDualEstimation extends AnyFunSuite {

  test("logic delay") {
    val configurations = List(
      // synth: 387, impl: 310 Slice LUTs (0.14% on ZCU106), or 407 CLB LUTs (0.05% on VMK180)
      (Local.dualConfig("code_capacity_d5"), "code capacity repetition d=5"),
      // synth: 1589, impl: 1309 Slice LUTs (0.6% on ZCU106), or 1719 CLB LUTs (0.19% on VMK180)
      (Local.dualConfig("code_capacity_rotated_d5"), "code capacity rotated d=5"),
      // synth: 15470, impl: 13186 Slice LUTs (6.03% on ZCU106)
      (Local.dualConfig("phenomenological_rotated_d5"), "phenomenological d=5"),
      // synth: 31637, impl: 25798 Slice LUTs (11.80% on ZCU106)
      (Local.dualConfig("circuit_level_d5", true), "circuit-level d=5 (unweighted)"),
      // synth: 41523, impl: 34045 Slice LUTs (15.57% on ZCU106)
      (Local.dualConfig("circuit_level_d5"), "circuit-level d=5"),
      // synth: 299282, impl:
      (Local.dualConfig("circuit_level_d9"), "circuit-level d=9")
    )
    for ((config, name) <- configurations) {
      // val reports = Vivado.report(DistributedDual(config))
      val reports = Vivado.report(DistributedDual(config), useImpl = true)
      println(s"$name:")
      // reports.resource.primitivesTable.print()
      reports.resource.netlistLogicTable.print()
    }
  }

}

// sbt 'testOnly microblossom.modules.DistributedDualPhenomenologicalEstimation'
class DistributedDualPhenomenologicalEstimation extends AnyFunSuite {
  // post-implementation estimations on VMK180
  // d=3: 3873 LUTs (0.43%), 670 Registers (0.04%)
  // d=5: 17293 LUTs (1.92%), 2474 Registers (0.14%)
  // d=7: 48709 LUTs (5.41%), 6233 Registers (0.35%)
  // d=9: 106133 LUTs (11.79%), 13170 Registers (0.73%)
  // d=11: 205457 LUTs (22.83%), 24621 Registers (1.37%)
  // d=13: 354066 LUTs (39.35%), 41790 Registers (2.32%)
  // d=15: 529711 LUTs (58.87%), 62267 Registers (3.46%)
  // d=17: 799536 LUTs (88.85%), 94875 Registers (5.27%)
  for (d <- List(3, 5, 7, 9, 11, 13, 15, 17)) {
    val config = Local.dualConfig(s"phenomenological_rotated_d$d")
    val reports = Vivado.report(DistributedDual(config), useImpl = true)
    println(s"phenomenological d = $d:")
    reports.resource.netlistLogicTable.print()
  }
}

// sbt 'testOnly microblossom.modules.DistributedDualCircuitLevelUnweightedEstimation'
class DistributedDualCircuitLevelUnweightedEstimation extends AnyFunSuite {
  // post-implementation estimations on VMK180
  // d=3: 6540 LUTs (0.73%), 1064 Registers (0.06%)
  // d=5: 39848 LUTs (4.43%), 4558 Registers (0.25%)
  // d=7: 128923 LUTs (14.33%), 12387 Registers (0.69%)
  // d=9: 307017 LUTs (34.12%), 26856 Registers (1.49%)
  // d=11: 609352 LUTs (67.72%), 50385 Registers (2.80%)
  for (d <- List(3, 5, 7, 9, 11)) {
    val config = Local.dualConfig(s"circuit_level_d$d", removeWeight = true)
    val reports = Vivado.report(DistributedDual(config), useImpl = true)
    println(s"circuit-level unweighted d = $d:")
    reports.resource.netlistLogicTable.print()
  }
}

// sbt 'testOnly microblossom.modules.DistributedDualCircuitLevelEstimation'
class DistributedDualCircuitLevelEstimation extends AnyFunSuite {
  // post-implementation estimations on VMK180
  // d=3: 7575 LUTs (0.84%), 1110 Registers (0.06%)
  // d=5: 46483 LUTs (5.17%), 4684 Registers (0.26%)
  // d=7: 146994 LUTs (16.34%), 12576 Registers (0.70%)
  // d=9: 342254 LUTs (38.03%), 27151 Registers (1.51%)
  // d=11: 679519 LUTs (75.52%), 50907 Registers (2.83%)
  for (d <- List(3, 5, 7, 9, 11)) {
    val config = Local.dualConfig(s"circuit_level_d$d")
    val reports = Vivado.report(DistributedDual(config), useImpl = true)
    println(s"circuit-level d = $d:")
    reports.resource.netlistLogicTable.print()
  }
}

// sbt 'testOnly microblossom.modules.DistributedDualContextDepthEstimation'
class DistributedDualContextDepthEstimation extends AnyFunSuite {
  // post-implementation estimations on VMK180
  // depth=1: 342254 LUTs (38.03%), 27151 Registers (1.51%)
  // depth=2: 429404 LUTs (47.72%), 52555 Registers (2.92%)
  // depth=4: 433277 LUTs (48.15%), 56941 Registers (3.16%)
  // depth=8: 436583 LUTs (48.52%), 61789 Registers (3.43%)
  // depth=16: 435172 LUTs (48.36%), 66428 Registers (3.69%)
  // depth=32: 436308 LUTs (48.49%), 71110 Registers (3.95%)
  // depth=64: 457438 LUTs (50.84%), 75760 Registers (4.21%)
  // depth=1024: seg fault, potentially due to insufficient memory
  val d = 9
  for (contextDepth <- List(1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048)) {
    val config = Local.dualConfig(s"circuit_level_d$d")
    config.contextDepth = contextDepth
    val reports = Vivado.report(DistributedDual(config), useImpl = true)
    println(s"contextDepth = $contextDepth:")
    reports.resource.netlistLogicTable.print()
  }
}

// sbt "runMain microblossom.modules.DistributedDualExamples"
object DistributedDualExamples extends App {
  for (d <- Seq(3, 5, 7)) {
    val config =
      DualConfig(filename = "./resources/graphs/example_code_capacity_planar_d%d.json".format(d), minimizeBits = true)
    Config.spinal("gen/example_code_capacity_planar_d%d".format(d)).generateVerilog(DistributedDual(config))
  }
  for (d <- Seq(3, 5, 7)) {
    val config =
      DualConfig(filename = "./resources/graphs/example_code_capacity_rotated_d%d.json".format(d), minimizeBits = true)
    Config.spinal("gen/example_code_capacity_rotated_d%d".format(d)).generateVerilog(DistributedDual(config))
  }
  for (d <- Seq(3, 5, 7, 9, 11)) {
    val config =
      DualConfig(
        filename = "./resources/graphs/example_phenomenological_rotated_d%d.json".format(d),
        minimizeBits = true
      )
    config.broadcastDelay = 2
    config.convergecastDelay = 4
    Config.spinal("gen/example_phenomenological_rotated_d%d".format(d)).generateVerilog(DistributedDual(config))
  }
}

// Note: to further increase the memory limit to instantiate even larger instances, see `javaOptions` in `build.sbt`
// sbt "runMain microblossom.modules.DistributedDualLargeInstance"
object DistributedDualLargeInstance extends App {
  val config = Local.dualConfig(s"circuit_level_d13")
  Config.spinal().generateVerilog(DistributedDual(config))
}
