Timing Analyzer report for line_follower
Sun Nov 13 23:46:46 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'ov7670_pclk'
 15. Slow 1200mV 85C Model Setup: 'clk_50'
 16. Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clk_50'
 19. Slow 1200mV 85C Model Hold: 'ov7670_pclk'
 20. Slow 1200mV 85C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Metastability Summary
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Setup: 'ov7670_pclk'
 32. Slow 1200mV 0C Model Setup: 'clk_50'
 33. Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'clk_50'
 36. Slow 1200mV 0C Model Hold: 'ov7670_pclk'
 37. Slow 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Metastability Summary
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Setup: 'ov7670_pclk'
 48. Fast 1200mV 0C Model Setup: 'clk_50'
 49. Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Fast 1200mV 0C Model Hold: 'clk_50'
 52. Fast 1200mV 0C Model Hold: 'ov7670_pclk'
 53. Fast 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv 0c Model)
 60. Signal Integrity Metrics (Slow 1200mv 85c Model)
 61. Signal Integrity Metrics (Fast 1200mv 0c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Recovery Transfers
 65. Removal Transfers
 66. Report TCCS
 67. Report RSKM
 68. Unconstrained Paths Summary
 69. Clock Status Summary
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Unconstrained Input Ports
 73. Unconstrained Output Ports
 74. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; line_follower                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.67        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  69.0%      ;
;     Processor 3            ;  57.1%      ;
;     Processor 4            ;  35.1%      ;
;     Processors 5-8         ;   1.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_50                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { clk_50 }                                                   ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk_50 ; Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0] ; { Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; ov7670_pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                            ; { ov7670_pclk }                                              ;
+----------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 6.93 MHz   ; 6.93 MHz        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 124.94 MHz ; 124.94 MHz      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 222.12 MHz ; 222.12 MHz      ; ov7670_pclk                                              ;      ;
; 237.59 MHz ; 237.59 MHz      ; clk_50                                                   ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -104.310 ; -5238.968     ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -25.584  ; -235.960      ;
; ov7670_pclk                                              ; -1.865   ; -51.684       ;
; clk_50                                                   ; 15.791   ; 0.000         ;
+----------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.290 ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; clk_50                                                   ; 0.408 ; 0.000         ;
; ov7670_pclk                                              ; 0.440 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.288 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.805 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ov7670_pclk                                              ; -3.000 ; -67.351       ;
; clk_50                                                   ; 9.683  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.706  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.697 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+----------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                ; To Node                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+----------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -104.310 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.607    ;
; -104.275 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.571    ;
; -104.269 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.565    ;
; -104.134 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.431    ;
; -104.107 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.404    ;
; -104.099 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.395    ;
; -104.093 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.389    ;
; -104.076 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.373    ;
; -104.074 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.371    ;
; -104.039 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.335    ;
; -104.033 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.329    ;
; -103.959 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.256    ;
; -103.938 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.235    ;
; -103.931 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.228    ;
; -103.924 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.220    ;
; -103.918 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 144.214    ;
; -103.900 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.197    ;
; -103.871 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.168    ;
; -103.840 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.137    ;
; -103.762 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.059    ;
; -103.756 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.053    ;
; -103.725 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 144.022    ;
; -103.715 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 144.032    ;
; -103.708 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 144.025    ;
; -103.702 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.999    ;
; -103.688 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.983    ;
; -103.665 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.961    ;
; -103.664 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.960    ;
; -103.641 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.938    ;
; -103.621 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.918    ;
; -103.587 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.884    ;
; -103.560 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 143.452    ;
; -103.539 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.856    ;
; -103.532 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.849    ;
; -103.525 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 143.416    ;
; -103.519 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.107     ; 143.410    ;
; -103.512 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.807    ;
; -103.496 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.791    ;
; -103.489 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.785    ;
; -103.488 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.784    ;
; -103.485 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.112     ; 143.371    ;
; -103.479 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.796    ;
; -103.472 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.789    ;
; -103.465 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.762    ;
; -103.455 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.772    ;
; -103.452 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.747    ;
; -103.445 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.742    ;
; -103.436 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.733    ;
; -103.429 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.725    ;
; -103.428 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.724    ;
; -103.407 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.132     ; 143.273    ;
; -103.405 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.702    ;
; -103.385 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.682    ;
; -103.364 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.681    ;
; -103.358 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.675    ;
; -103.357 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 143.249    ;
; -103.357 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.674    ;
; -103.337 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.632    ;
; -103.327 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.624    ;
; -103.326 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 143.218    ;
; -103.320 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.617    ;
; -103.320 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.615    ;
; -103.314 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.610    ;
; -103.313 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.609    ;
; -103.309 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.112     ; 143.195    ;
; -103.290 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.587    ;
; -103.279 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.596    ;
; -103.270 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.567    ;
; -103.260 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.557    ;
; -103.260 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.555    ;
; -103.249 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.112     ; 143.135    ;
; -103.238 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.555    ;
; -103.231 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.132     ; 143.097    ;
; -103.229 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.524    ;
; -103.219 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.536    ;
; -103.217 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.534    ;
; -103.200 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.497    ;
; -103.188 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.106     ; 143.080    ;
; -103.182 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.499    ;
; -103.171 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.132     ; 143.037    ;
; -103.151 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.448    ;
; -103.145 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.440    ;
; -103.144 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.441    ;
; -103.134 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.112     ; 143.020    ;
; -103.122 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.439    ;
; -103.104 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.421    ;
; -103.091 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.388    ;
; -103.085 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.382    ;
; -103.084 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.381    ;
; -103.062 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.379    ;
; -103.056 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.132     ; 142.922    ;
; -103.055 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.351    ;
; -103.053 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.348    ;
; -103.052 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.298      ; 143.348    ;
; -103.041 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.358    ;
; -103.007 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.324    ;
; -103.002 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.319    ;
; -102.993 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.297      ; 143.288    ;
; -102.981 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.319      ; 143.298    ;
; -102.976 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.299      ; 143.273    ;
+----------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+---------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -25.584 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.205      ; 45.787     ;
; -25.063 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.205      ; 45.266     ;
; -24.974 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.755     ;
; -24.856 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.637     ;
; -24.855 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.636     ;
; -24.751 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.532     ;
; -24.734 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 44.522     ;
; -24.453 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.234     ;
; -24.441 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.205      ; 44.644     ;
; -24.335 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.116     ;
; -24.334 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.115     ;
; -24.230 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 44.011     ;
; -24.176 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 43.944     ;
; -24.149 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.210     ; 43.937     ;
; -24.124 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 43.490     ;
; -24.006 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 43.372     ;
; -24.005 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 43.371     ;
; -23.901 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 43.267     ;
; -23.831 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 43.612     ;
; -23.713 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 43.494     ;
; -23.712 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 43.493     ;
; -23.655 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 43.423     ;
; -23.608 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 43.389     ;
; -23.570 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.205      ; 43.773     ;
; -23.539 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 42.905     ;
; -23.421 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 42.787     ;
; -23.420 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 42.786     ;
; -23.326 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.645     ; 42.679     ;
; -23.316 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.632     ; 42.682     ;
; -23.033 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 42.801     ;
; -22.960 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 42.741     ;
; -22.842 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 42.623     ;
; -22.841 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 42.622     ;
; -22.741 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.645     ; 42.094     ;
; -22.737 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 42.518     ;
; -22.548 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 42.316     ;
; -22.162 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 41.930     ;
; -22.027 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 41.795     ;
; -21.863 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 41.650     ;
; -21.698 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.645     ; 41.051     ;
; -21.405 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 41.173     ;
; -21.253 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 40.618     ;
; -21.135 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 40.500     ;
; -21.134 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 40.499     ;
; -21.113 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.645     ; 40.466     ;
; -21.030 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 40.395     ;
; -20.534 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 40.302     ;
; -20.455 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 39.807     ;
; -19.856 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 39.643     ;
; -19.246 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 38.611     ;
; -19.128 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 38.493     ;
; -19.127 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 38.492     ;
; -19.023 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.633     ; 38.388     ;
; -18.827 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 38.179     ;
; -18.500 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 38.268     ;
; -18.448 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 37.800     ;
; -17.979 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 37.747     ;
; -17.650 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.645     ; 37.003     ;
; -17.502 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 37.288     ;
; -17.357 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 37.125     ;
; -17.065 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.645     ; 36.418     ;
; -16.892 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 36.256     ;
; -16.820 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 36.172     ;
; -16.774 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 36.138     ;
; -16.773 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 36.137     ;
; -16.669 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 36.033     ;
; -16.486 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.230     ; 36.254     ;
; -16.094 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.647     ; 35.445     ;
; -15.771 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.209     ; 35.560     ;
; -15.161 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.631     ; 34.528     ;
; -15.043 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.631     ; 34.410     ;
; -15.042 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.631     ; 34.409     ;
; -14.938 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.631     ; 34.305     ;
; -14.779 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 34.131     ;
; -14.466 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.647     ; 33.817     ;
; -14.363 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 33.717     ;
; -13.427 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.212     ; 33.213     ;
; -12.817 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 32.181     ;
; -12.772 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.646     ; 32.124     ;
; -12.735 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 32.089     ;
; -12.699 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 32.063     ;
; -12.698 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 32.062     ;
; -12.594 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.634     ; 31.958     ;
; -12.019 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.647     ; 31.370     ;
; -10.418 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.647     ; 29.769     ;
; -10.391 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.647     ; 29.742     ;
; -8.687  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.644     ; 28.041     ;
; -6.343  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.647     ; 25.694     ;
; 7.729   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 12.054     ;
; 8.339   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 11.022     ;
; 8.457   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 10.904     ;
; 8.458   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 10.903     ;
; 8.562   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 10.799     ;
; 9.137   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.650     ; 10.211     ;
; 10.285  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.215     ; 9.498      ;
; 10.729  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.650     ; 8.619      ;
; 10.895  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 8.466      ;
; 11.013  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 8.348      ;
; 11.014  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 8.347      ;
; 11.118  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.637     ; 8.243      ;
+---------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ov7670_pclk'                                                                                                                                            ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.865 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.732      ;
; -1.860 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.727      ;
; -1.841 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.679      ;
; -1.774 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.612      ;
; -1.751 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.440      ; 2.709      ;
; -1.744 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.582      ;
; -1.733 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.600      ;
; -1.728 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.566      ;
; -1.728 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.595      ;
; -1.722 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.514      ; 2.754      ;
; -1.721 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.514      ; 2.753      ;
; -1.709 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.547      ;
; -1.690 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.528      ;
; -1.642 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.480      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.623 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.457     ; 1.684      ;
; -1.619 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.457      ;
; -1.612 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.450      ;
; -1.603 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|we_reg           ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.485     ; 1.636      ;
; -1.601 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.468      ;
; -1.596 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.434      ;
; -1.596 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.463      ;
; -1.589 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.427      ;
; -1.587 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|end_of_frame_reg ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.532     ; 1.573      ;
; -1.577 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.415      ;
; -1.577 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.415      ;
; -1.574 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.412      ;
; -1.558 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.396      ;
; -1.510 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.348      ;
; -1.509 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.347      ;
; -1.487 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.325      ;
; -1.480 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.318      ;
; -1.480 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.318      ;
; -1.469 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.336      ;
; -1.464 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.302      ;
; -1.464 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.331      ;
; -1.457 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.295      ;
; -1.445 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.283      ;
; -1.445 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.283      ;
; -1.442 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.280      ;
; -1.441 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.279      ;
; -1.426 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.264      ;
; -1.423 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.261      ;
; -1.413 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.633      ; 3.064      ;
; -1.411 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.633      ; 3.062      ;
; -1.378 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.216      ;
; -1.377 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.215      ;
; -1.376 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.214      ;
; -1.355 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.193      ;
; -1.348 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.186      ;
; -1.348 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.186      ;
; -1.347 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.185      ;
; -1.337 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.151     ; 2.204      ;
; -1.332 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.170      ;
; -1.325 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.163      ;
; -1.313 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.151      ;
; -1.313 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.151      ;
; -1.310 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.148      ;
; -1.309 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.147      ;
; -1.294 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.132      ;
; -1.291 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.129      ;
; -1.290 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.128      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.279 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.432     ; 1.365      ;
; -1.246 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.084      ;
; -1.245 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.083      ;
; -1.244 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.082      ;
; -1.223 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.061      ;
; -1.222 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[7]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.041     ; 2.199      ;
; -1.216 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.054      ;
; -1.215 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.053      ;
; -1.200 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.038      ;
; -1.193 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.031      ;
; -1.181 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.019      ;
; -1.179 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.047     ; 2.150      ;
; -1.178 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.016      ;
; -1.177 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 2.015      ;
; -1.159 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 1.997      ;
; -1.158 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 1.996      ;
; -1.113 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 1.951      ;
; -1.112 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 1.950      ;
; -1.095 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[6]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.041     ; 2.072      ;
; -1.091 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.180     ; 1.929      ;
; -1.090 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[5]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.041     ; 2.067      ;
; -1.089 ; ov7670_capture:Inst_ov7670_capture|address[8]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.047     ; 2.060      ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                       ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.791 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.127      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.802 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.116      ;
; 15.903 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.015      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.907 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.011      ;
; 15.914 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 4.004      ;
; 16.019 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.899      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.024 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.894      ;
; 16.048 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.870      ;
; 16.059 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.859      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.069 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.849      ;
; 16.136 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.782      ;
; 16.164 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.754      ;
; 16.181 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.737      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.186 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.732      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.236 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.688      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.247 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.677      ;
; 16.281 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.637      ;
; 16.298 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.620      ;
; 16.326 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.592      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.352 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.074     ; 3.572      ;
; 16.432 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.486      ;
; 16.432 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.486      ;
; 16.432 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.486      ;
; 16.432 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.486      ;
; 16.432 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.080     ; 3.486      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.290 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[7]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 0.945      ;
; 0.299 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[11]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 0.954      ;
; 0.310 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[9]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 0.965      ;
; 0.318 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 0.973      ;
; 0.334 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[12]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.433      ; 0.989      ;
; 0.383 ; state.000                                                                                                                                                            ; state.000                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.043      ;
; 0.383 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.044      ;
; 0.385 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.045      ;
; 0.385 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.046      ;
; 0.386 ; rdaddress_buf1_reg[6]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a92~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 0.972      ;
; 0.387 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.034      ;
; 0.387 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.035      ;
; 0.394 ; rdaddress_buf1_reg[7]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a92~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 0.980      ;
; 0.401 ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                   ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; state.010                                                                                                                                                            ; state.010                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; VGA:Inst_VGA|activeArea                                                                                                                                              ; VGA:Inst_VGA|activeArea                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                       ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.065      ;
; 0.405 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.066      ;
; 0.406 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.053      ;
; 0.406 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.054      ;
; 0.409 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.069      ;
; 0.409 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.070      ;
; 0.418 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.438      ; 1.078      ;
; 0.418 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.439      ; 1.079      ;
; 0.426 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.073      ;
; 0.426 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.074      ;
; 0.431 ; rdaddress_buf1_reg[11]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.364      ; 1.017      ;
; 0.440 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.425      ; 1.087      ;
; 0.440 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.426      ; 1.088      ;
; 0.446 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; rdaddress_buf2_reg[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.712      ;
; 0.447 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; rdaddress_buf1_reg[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.713      ;
; 0.455 ; rdaddress_buf1_reg[12]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.366      ; 1.043      ;
; 0.458 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.725      ;
; 0.467 ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                     ; rdaddress_buf1_reg[16]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.733      ;
; 0.469 ; Address_Generator:Inst_Address_Generator|val[11]                                                                                                                     ; rdaddress_buf1_reg[11]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.735      ;
; 0.480 ; rdaddress_buf1_reg[0]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.366      ; 1.068      ;
; 0.488 ; rdaddress_buf2_reg[14]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1]                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.754      ;
; 0.499 ; rdaddress_buf2_reg[13]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0]                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.765      ;
; 0.549 ; state.000                                                                                                                                                            ; state.001                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.835      ;
; 0.552 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[1]                                                                                                               ; rdaddress_buf1_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.553 ; ed_binarisation_filter:Inst_ED_filter|wr_enable_reg                                                                                                                  ; wren_buf2_reg                                                                                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.555 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[2]                                                                                                               ; rdaddress_buf1_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.822      ;
; 0.555 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[4]                                                                                                               ; rdaddress_buf1_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.822      ;
; 0.569 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; rdaddress_buf1_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.569 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; rdaddress_buf2_reg[7]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.569 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; rdaddress_buf1_reg[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.835      ;
; 0.570 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; rdaddress_buf2_reg[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.836      ;
; 0.571 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; rdaddress_buf2_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.837      ;
; 0.572 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; rdaddress_buf1_reg[7]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.838      ;
; 0.584 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[0]                                                                                                               ; rdaddress_buf1_reg[0]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.852      ;
; 0.591 ; Address_Generator:Inst_Address_Generator|val[15]                                                                                                                     ; rdaddress_buf1_reg[15]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.857      ;
; 0.593 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[0]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.860      ;
; 0.600 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[3]                                                                                                               ; rdaddress_buf1_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[8]                                                                                                               ; rdaddress_buf1_reg[8]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.868      ;
; 0.612 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[15]                                                                                                              ; rdaddress_buf1_reg[15]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.879      ;
; 0.613 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[6]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.283      ;
; 0.616 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; rdaddress_buf2_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.883      ;
; 0.616 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; rdaddress_buf1_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.883      ;
; 0.619 ; ed_binarisation_filter:Inst_ED_filter|frame_done_reg                                                                                                                 ; state.010                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.885      ;
; 0.628 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[5]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.298      ;
; 0.631 ; VGA:Inst_VGA|Hcnt[5]                                                                                                                                                 ; VGA:Inst_VGA|Hsync                                                                                                                                                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.896      ;
; 0.638 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[9]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.284      ;
; 0.639 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; rdaddress_buf1_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; rdaddress_buf1_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; rdaddress_buf2_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; rdaddress_buf2_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.908      ;
; 0.644 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a16~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.419      ; 1.285      ;
; 0.644 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.910      ;
; 0.648 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[12]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.294      ;
; 0.648 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.914      ;
; 0.649 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.915      ;
; 0.652 ; rdaddress_buf1_reg[3]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a14~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.397      ; 1.271      ;
; 0.653 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.919      ;
; 0.653 ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.918      ;
; 0.653 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.918      ;
; 0.653 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.918      ;
; 0.656 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[1]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.435      ; 1.313      ;
; 0.656 ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.922      ;
; 0.658 ; Address_Generator:Inst_Address_Generator|val[9]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[9]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; VGA:Inst_VGA|Vcnt[8]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[8]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; VGA:Inst_VGA|Hcnt[7]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[7]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[3]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.330      ;
; 0.661 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.424      ; 1.307      ;
; 0.661 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:Inst_VGA|Hcnt[6]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[6]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:Inst_VGA|Hcnt[4]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[4]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; VGA:Inst_VGA|Hcnt[0]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[0]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.928      ;
; 0.664 ; Address_Generator:Inst_Address_Generator|val[13]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[13]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[7]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[7]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.665 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[2]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[2]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[7]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.448      ; 1.336      ;
; 0.666 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[5]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[5]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[3]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[3]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.933      ;
; 0.667 ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.933      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.427 ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart                                          ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.433 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.436 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_CLEANUP                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.441 ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.708      ;
; 0.445 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.710      ;
; 0.446 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.711      ;
; 0.447 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.712      ;
; 0.450 ; serial:Inst_UART_rx|r_SM_Main.s_CLEANUP                                                    ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.717      ;
; 0.452 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.454 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.458 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
; 0.468 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.734      ;
; 0.475 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.741      ;
; 0.501 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.768      ;
; 0.552 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.818      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.555 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.557 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.577 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.581 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_DriveCMD[1]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.848      ;
; 0.587 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.853      ;
; 0.588 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; serial:Inst_UART_rx|r_Rx_Data_R                                                            ; serial:Inst_UART_rx|r_Rx_Data                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.868      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.408 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.674      ;
; 0.428 ; Reset_Delay:Inst_reset_delay|Cont[19] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.694      ;
; 0.642 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.913      ;
; 0.649 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.915      ;
; 0.657 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.924      ;
; 0.661 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 0.928      ;
; 0.959 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.226      ;
; 0.961 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.961 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.229      ;
; 0.970 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.236      ;
; 0.971 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.237      ;
; 0.971 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.237      ;
; 0.973 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.242      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.250      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.244      ;
; 0.979 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.245      ;
; 0.980 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.246      ;
; 0.981 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.247      ;
; 0.983 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.255      ;
; 1.080 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.346      ;
; 1.081 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.347      ;
; 1.081 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.347      ;
; 1.082 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.348      ;
; 1.082 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.348      ;
; 1.083 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.349      ;
; 1.085 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.351      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.352      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.352      ;
; 1.087 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.353      ;
; 1.087 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.353      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.354      ;
; 1.090 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.362      ;
; 1.090 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.362      ;
; 1.095 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.367      ;
; 1.095 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.367      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.362      ;
; 1.097 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.363      ;
; 1.099 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.365      ;
; 1.100 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.366      ;
; 1.101 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.367      ;
; 1.102 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.368      ;
; 1.104 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.376      ;
; 1.104 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.370      ;
; 1.105 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.371      ;
; 1.106 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.372      ;
; 1.109 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.381      ;
; 1.201 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.473      ;
; 1.206 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.478      ;
; 1.206 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.472      ;
; 1.207 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.473      ;
; 1.208 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.474      ;
; 1.208 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.474      ;
; 1.209 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.475      ;
; 1.211 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.477      ;
; 1.212 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.478      ;
; 1.213 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.479      ;
; 1.213 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.479      ;
; 1.214 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.080      ; 1.480      ;
; 1.216 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.488      ;
; 1.216 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.488      ;
; 1.216 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.488      ;
; 1.221 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.086      ; 1.493      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ov7670_pclk'                                                                                                                                       ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.674      ;
; 0.462 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.696      ;
; 0.463 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_capture:Inst_ov7670_capture|d_latch[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.697      ;
; 0.463 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_capture:Inst_ov7670_capture|d_latch[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.697      ;
; 0.483 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_capture:Inst_ov7670_capture|d_latch[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.717      ;
; 0.483 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.717      ;
; 0.486 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_capture:Inst_ov7670_capture|d_latch[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.720      ;
; 0.495 ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.724      ;
; 0.656 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_capture:Inst_ov7670_capture|d_latch[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.890      ;
; 0.687 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 0.922      ;
; 0.692 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.921      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.693 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.922      ;
; 0.695 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.924      ;
; 0.696 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.925      ;
; 0.697 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.927      ;
; 0.699 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.928      ;
; 0.709 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.938      ;
; 0.715 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.944      ;
; 0.720 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.949      ;
; 0.721 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.950      ;
; 0.721 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.950      ;
; 0.729 ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.960      ;
; 0.732 ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.963      ;
; 0.735 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.964      ;
; 0.735 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.964      ;
; 0.760 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.989      ;
; 0.793 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.041      ; 1.020      ;
; 0.823 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.098      ; 1.107      ;
; 0.865 ; ov7670_capture:Inst_ov7670_capture|latched_d[3] ; ov7670_capture:Inst_ov7670_capture|d_latch[3]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.158      ;
; 0.967 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.239      ;
; 0.995 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 1.226      ;
; 0.998 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 1.229      ;
; 1.005 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.240      ;
; 1.007 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.242      ;
; 1.007 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.240      ;
; 1.008 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.241      ;
; 1.009 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.281      ;
; 1.020 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.255      ;
; 1.020 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.253      ;
; 1.021 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.254      ;
; 1.023 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.256      ;
; 1.025 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.260      ;
; 1.025 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.258      ;
; 1.026 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.259      ;
; 1.027 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.262      ;
; 1.041 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.276      ;
; 1.042 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.277      ;
; 1.042 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.277      ;
; 1.044 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.277      ;
; 1.047 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.282      ;
; 1.047 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.282      ;
; 1.049 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.282      ;
; 1.058 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.291      ;
; 1.063 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.296      ;
; 1.073 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.306      ;
; 1.074 ; ov7670_capture:Inst_ov7670_capture|latched_d[1] ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.367      ;
; 1.078 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.179      ; 1.443      ;
; 1.083 ; ov7670_capture:Inst_ov7670_capture|latched_d[4] ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.376      ;
; 1.088 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.360      ;
; 1.092 ; ov7670_capture:Inst_ov7670_capture|latched_d[2] ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.385      ;
; 1.093 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.365      ;
; 1.094 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.366      ;
; 1.099 ; ov7670_capture:Inst_ov7670_capture|latched_d[7] ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.392      ;
; 1.100 ; ov7670_capture:Inst_ov7670_capture|latched_d[0] ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.393      ;
; 1.112 ; ov7670_capture:Inst_ov7670_capture|latched_d[5] ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.607      ; 1.405      ;
; 1.126 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.361      ;
; 1.128 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.363      ;
; 1.128 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.361      ;
; 1.129 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.362      ;
; 1.130 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.402      ;
; 1.133 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.368      ;
; 1.133 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.366      ;
; 1.133 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.098      ; 1.417      ;
; 1.134 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.367      ;
; 1.135 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.407      ;
; 1.136 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.408      ;
; 1.138 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.098      ; 1.422      ;
; 1.144 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.377      ;
; 1.146 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.381      ;
; 1.146 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.379      ;
; 1.147 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.380      ;
; 1.148 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.383      ;
; 1.149 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.382      ;
; 1.151 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.386      ;
; 1.151 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.384      ;
; 1.152 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.385      ;
; 1.153 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.388      ;
; 1.168 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.403      ;
; 1.168 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.403      ;
; 1.170 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.403      ;
; 1.173 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.049      ; 1.408      ;
; 1.175 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.047      ; 1.408      ;
; 1.214 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.486      ;
; 1.215 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.487      ;
; 1.219 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.491      ;
; 1.220 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 1.492      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 13.288 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.214     ; 3.446      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.638 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.239     ; 3.071      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.886 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.244     ; 2.818      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.888 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.817      ;
; 13.890 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.268     ; 2.790      ;
; 13.890 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.268     ; 2.790      ;
; 13.890 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.268     ; 2.790      ;
; 13.890 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.268     ; 2.790      ;
; 13.890 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.268     ; 2.790      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.958 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.269     ; 2.721      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 13.998 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.236     ; 2.714      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
; 14.044 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -3.243     ; 2.661      ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.805 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.447      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.857 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.637     ; 2.506      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.936 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 2.578      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.940 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 2.580      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 4.946 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.671     ; 2.561      ;
; 5.004 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.670     ; 2.620      ;
; 5.004 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.670     ; 2.620      ;
; 5.004 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.670     ; 2.620      ;
; 5.004 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.670     ; 2.620      ;
; 5.004 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.670     ; 2.620      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.184 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.641     ; 2.829      ;
; 5.476 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.148      ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                       ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 7.68 MHz   ; 7.68 MHz        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ;                                                               ;
; 137.04 MHz ; 137.04 MHz      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 258.4 MHz  ; 250.0 MHz       ; ov7670_pclk                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 264.48 MHz ; 250.0 MHz       ; clk_50                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -90.227 ; -4682.335     ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -21.161 ; -191.851      ;
; ov7670_pclk                                              ; -1.575  ; -41.549       ;
; clk_50                                                   ; 16.219  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.303 ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.354 ; 0.000         ;
; clk_50                                                   ; 0.366 ; 0.000         ;
; ov7670_pclk                                              ; 0.387 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 14.056 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.287 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ov7670_pclk                                              ; -3.000 ; -67.250       ;
; clk_50                                                   ; 9.689  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.693  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.685 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -90.227 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.502    ;
; -90.208 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.485    ;
; -90.204 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.481    ;
; -90.075 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.350    ;
; -90.075 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.350    ;
; -90.056 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.333    ;
; -90.052 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.329    ;
; -90.050 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.325    ;
; -90.025 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.300    ;
; -90.006 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.283    ;
; -90.002 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.279    ;
; -89.959 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.234    ;
; -89.923 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.198    ;
; -89.918 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.193    ;
; -89.899 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.176    ;
; -89.898 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.173    ;
; -89.895 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 130.172    ;
; -89.873 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.148    ;
; -89.848 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.123    ;
; -89.817 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 130.093    ;
; -89.807 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.082    ;
; -89.773 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.048    ;
; -89.766 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.041    ;
; -89.757 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.032    ;
; -89.756 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.031    ;
; -89.741 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 130.016    ;
; -89.711 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 130.005    ;
; -89.706 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 130.000    ;
; -89.701 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.978    ;
; -89.700 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.977    ;
; -89.665 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.941    ;
; -89.650 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.925    ;
; -89.629 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.905    ;
; -89.621 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.896    ;
; -89.615 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.891    ;
; -89.608 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.902    ;
; -89.604 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.879    ;
; -89.571 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.846    ;
; -89.559 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.853    ;
; -89.554 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.829    ;
; -89.554 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.848    ;
; -89.549 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.826    ;
; -89.548 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.825    ;
; -89.512 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 129.411    ;
; -89.511 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 129.415    ;
; -89.509 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.803    ;
; -89.508 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.784    ;
; -89.504 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.798    ;
; -89.499 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.776    ;
; -89.498 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.775    ;
; -89.492 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 129.398    ;
; -89.488 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.093     ; 129.394    ;
; -89.477 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.753    ;
; -89.464 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.739    ;
; -89.456 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.750    ;
; -89.447 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.722    ;
; -89.447 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.722    ;
; -89.445 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.739    ;
; -89.433 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 129.312    ;
; -89.427 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.703    ;
; -89.420 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.695    ;
; -89.416 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.691    ;
; -89.406 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.700    ;
; -89.402 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.696    ;
; -89.397 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.691    ;
; -89.397 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.691    ;
; -89.392 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.669    ;
; -89.391 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.668    ;
; -89.360 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 129.259    ;
; -89.359 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 129.263    ;
; -89.334 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 129.238    ;
; -89.324 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.618    ;
; -89.320 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.596    ;
; -89.310 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 129.209    ;
; -89.299 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.593    ;
; -89.295 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.570    ;
; -89.293 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.587    ;
; -89.281 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 129.160    ;
; -89.280 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.556    ;
; -89.268 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.543    ;
; -89.264 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.539    ;
; -89.245 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.520    ;
; -89.245 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.539    ;
; -89.243 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 129.147    ;
; -89.243 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.537    ;
; -89.231 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 129.110    ;
; -89.218 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.493    ;
; -89.214 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.489    ;
; -89.203 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.100     ; 129.102    ;
; -89.195 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.489    ;
; -89.172 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.466    ;
; -89.163 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.440    ;
; -89.163 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.278      ; 129.440    ;
; -89.138 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.413    ;
; -89.136 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.430    ;
; -89.128 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.277      ; 129.404    ;
; -89.124 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.120     ; 129.003    ;
; -89.122 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.295      ; 129.416    ;
; -89.111 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.386    ;
; -89.107 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.276      ; 129.382    ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                              ;
+---------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                               ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -21.161 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 41.351     ;
; -20.667 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 40.857     ;
; -20.597 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 40.401     ;
; -20.492 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 40.296     ;
; -20.472 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 40.276     ;
; -20.379 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 40.183     ;
; -20.374 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 40.185     ;
; -20.116 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 40.306     ;
; -20.103 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.907     ;
; -19.998 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.802     ;
; -19.978 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.782     ;
; -19.929 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 39.721     ;
; -19.885 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.689     ;
; -19.870 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 39.681     ;
; -19.810 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 39.235     ;
; -19.705 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 39.130     ;
; -19.685 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 39.110     ;
; -19.592 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 39.017     ;
; -19.552 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.356     ;
; -19.447 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.251     ;
; -19.435 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 39.227     ;
; -19.427 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.231     ;
; -19.334 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 39.138     ;
; -19.326 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.191      ; 39.516     ;
; -19.306 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 38.731     ;
; -19.201 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 38.626     ;
; -19.181 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 38.606     ;
; -19.142 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.586     ; 38.555     ;
; -19.088 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.574     ; 38.513     ;
; -18.884 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 38.676     ;
; -18.762 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 38.566     ;
; -18.657 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 38.461     ;
; -18.638 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.586     ; 38.051     ;
; -18.637 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 38.441     ;
; -18.544 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.195     ; 38.348     ;
; -18.462 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 38.254     ;
; -18.094 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 37.886     ;
; -17.968 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 37.760     ;
; -17.808 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 37.618     ;
; -17.675 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.586     ; 37.088     ;
; -17.417 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 37.209     ;
; -17.244 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.575     ; 36.668     ;
; -17.171 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.586     ; 36.584     ;
; -17.139 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.575     ; 36.563     ;
; -17.119 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.575     ; 36.543     ;
; -17.026 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.575     ; 36.450     ;
; -16.627 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 36.419     ;
; -16.576 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.587     ; 35.988     ;
; -16.017 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 35.826     ;
; -15.453 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 34.876     ;
; -15.348 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 34.771     ;
; -15.328 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 34.751     ;
; -15.235 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 34.658     ;
; -15.109 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.587     ; 34.521     ;
; -14.785 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 34.196     ;
; -14.766 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 34.558     ;
; -14.272 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 34.064     ;
; -13.979 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.586     ; 33.392     ;
; -13.894 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 33.703     ;
; -13.721 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 33.513     ;
; -13.475 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.586     ; 32.888     ;
; -13.330 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 32.753     ;
; -13.318 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 32.729     ;
; -13.225 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 32.648     ;
; -13.205 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 32.628     ;
; -13.112 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 32.535     ;
; -12.931 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 32.723     ;
; -12.662 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 32.073     ;
; -12.372 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.187     ; 32.184     ;
; -11.808 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.573     ; 31.234     ;
; -11.703 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.573     ; 31.129     ;
; -11.683 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.573     ; 31.109     ;
; -11.590 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.573     ; 31.016     ;
; -11.413 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.587     ; 30.825     ;
; -11.195 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 30.606     ;
; -11.140 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.585     ; 30.554     ;
; -10.246 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 30.055     ;
; -9.682  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 29.105     ;
; -9.673  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.585     ; 29.087     ;
; -9.622  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 29.033     ;
; -9.577  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 29.000     ;
; -9.557  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 28.980     ;
; -9.464  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.576     ; 28.887     ;
; -9.014  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 28.425     ;
; -7.547  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 26.958     ;
; -7.499  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 26.910     ;
; -5.977  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.585     ; 25.391     ;
; -3.851  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.588     ; 23.262     ;
; 8.883   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 10.923     ;
; 9.447   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 9.973      ;
; 9.552   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 9.868      ;
; 9.572   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 9.848      ;
; 9.665   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 9.755      ;
; 10.115  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 9.293      ;
; 11.203  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.193     ; 8.603      ;
; 11.558  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.591     ; 7.850      ;
; 11.767  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 7.653      ;
; 11.872  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 7.548      ;
; 11.892  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 7.528      ;
; 11.985  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.579     ; 7.435      ;
+---------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                             ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.575 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.455      ;
; -1.554 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.434      ;
; -1.536 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.387      ;
; -1.476 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.327      ;
; -1.459 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.310      ;
; -1.459 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.339      ;
; -1.438 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.318      ;
; -1.435 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.286      ;
; -1.435 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.501      ; 2.455      ;
; -1.420 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.271      ;
; -1.391 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.242      ;
; -1.379 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.573      ; 2.471      ;
; -1.379 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; 0.573      ; 2.471      ;
; -1.360 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.211      ;
; -1.343 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.194      ;
; -1.343 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.223      ;
; -1.341 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.192      ;
; -1.323 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.174      ;
; -1.322 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.202      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.320 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.299     ; 1.540      ;
; -1.319 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.170      ;
; -1.312 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|we_reg           ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.326     ; 1.505      ;
; -1.311 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|end_of_frame_reg ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.373     ; 1.457      ;
; -1.304 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.155      ;
; -1.299 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.150      ;
; -1.290 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.141      ;
; -1.275 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.126      ;
; -1.244 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.095      ;
; -1.244 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.095      ;
; -1.227 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.078      ;
; -1.227 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.107      ;
; -1.226 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.077      ;
; -1.225 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.076      ;
; -1.207 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.058      ;
; -1.206 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 2.086      ;
; -1.203 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.054      ;
; -1.188 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.039      ;
; -1.183 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.034      ;
; -1.182 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.033      ;
; -1.174 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.025      ;
; -1.159 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.010      ;
; -1.154 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 2.005      ;
; -1.134 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.601      ; 2.754      ;
; -1.133 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.601      ; 2.753      ;
; -1.128 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.979      ;
; -1.128 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.979      ;
; -1.127 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.978      ;
; -1.111 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.962      ;
; -1.110 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.961      ;
; -1.110 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.961      ;
; -1.109 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.960      ;
; -1.091 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.942      ;
; -1.090 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.139     ; 1.970      ;
; -1.087 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.938      ;
; -1.072 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.923      ;
; -1.067 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.918      ;
; -1.066 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.917      ;
; -1.058 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.909      ;
; -1.043 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.894      ;
; -1.038 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.889      ;
; -1.037 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.888      ;
; -1.012 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.863      ;
; -1.012 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.863      ;
; -1.011 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.862      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[7]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.035     ; 1.991      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -1.007 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.279     ; 1.247      ;
; -0.994 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.845      ;
; -0.994 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.845      ;
; -0.993 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.844      ;
; -0.975 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.826      ;
; -0.971 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.822      ;
; -0.951 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.802      ;
; -0.950 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.801      ;
; -0.947 ; ov7670_capture:Inst_ov7670_capture|address[9]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.044     ; 1.922      ;
; -0.942 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.793      ;
; -0.922 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.773      ;
; -0.921 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.772      ;
; -0.896 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.747      ;
; -0.895 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.746      ;
; -0.891 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[5]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.035     ; 1.875      ;
; -0.878 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.729      ;
; -0.878 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.729      ;
; -0.877 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.168     ; 1.728      ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                        ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.219 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.709      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.230 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.698      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.317 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.611      ;
; 16.340 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.588      ;
; 16.351 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.577      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.407 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.521      ;
; 16.438 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.490      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.445 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.483      ;
; 16.454 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.474      ;
; 16.465 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.463      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.523 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.405      ;
; 16.539 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.389      ;
; 16.552 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.376      ;
; 16.588 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.340      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.615 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.319      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.626 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.308      ;
; 16.653 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.275      ;
; 16.671 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.257      ;
; 16.702 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.226      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.713 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.065     ; 3.221      ;
; 16.772 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.156      ;
; 16.772 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.156      ;
; 16.772 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.156      ;
; 16.772 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.156      ;
; 16.772 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.071     ; 3.156      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.303 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[7]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 0.891      ;
; 0.312 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[11]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 0.900      ;
; 0.321 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[9]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 0.909      ;
; 0.325 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 0.913      ;
; 0.337 ; state.000                                                                                                                                                            ; state.000                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.597      ;
; 0.344 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[12]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.387      ; 0.932      ;
; 0.353 ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                   ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; state.010                                                                                                                                                            ; state.010                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                       ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; VGA:Inst_VGA|activeArea                                                                                                                                              ; VGA:Inst_VGA|activeArea                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.597      ;
; 0.379 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.970      ;
; 0.381 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.961      ;
; 0.381 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.972      ;
; 0.381 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.972      ;
; 0.383 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.963      ;
; 0.383 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.974      ;
; 0.395 ; rdaddress_buf1_reg[6]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a92~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.916      ;
; 0.399 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.979      ;
; 0.399 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.990      ;
; 0.401 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 0.981      ;
; 0.401 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.992      ;
; 0.403 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.994      ;
; 0.403 ; rdaddress_buf1_reg[7]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a92~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.924      ;
; 0.405 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 0.996      ;
; 0.410 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; rdaddress_buf2_reg[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.653      ;
; 0.412 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; rdaddress_buf1_reg[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.655      ;
; 0.413 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.004      ;
; 0.415 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.390      ; 1.006      ;
; 0.416 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.659      ;
; 0.421 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.001      ;
; 0.423 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.003      ;
; 0.430 ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                     ; rdaddress_buf1_reg[16]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.673      ;
; 0.433 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.013      ;
; 0.433 ; rdaddress_buf1_reg[11]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.320      ; 0.954      ;
; 0.433 ; Address_Generator:Inst_Address_Generator|val[11]                                                                                                                     ; rdaddress_buf1_reg[11]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.676      ;
; 0.435 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.379      ; 1.015      ;
; 0.448 ; rdaddress_buf2_reg[14]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1]                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.691      ;
; 0.459 ; rdaddress_buf1_reg[12]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 0.982      ;
; 0.460 ; rdaddress_buf2_reg[13]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0]                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.703      ;
; 0.479 ; rdaddress_buf1_reg[0]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.322      ; 1.002      ;
; 0.498 ; state.000                                                                                                                                                            ; state.001                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.758      ;
; 0.506 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[1]                                                                                                               ; rdaddress_buf1_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; ed_binarisation_filter:Inst_ED_filter|wr_enable_reg                                                                                                                  ; wren_buf2_reg                                                                                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[2]                                                                                                               ; rdaddress_buf1_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.752      ;
; 0.508 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[4]                                                                                                               ; rdaddress_buf1_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.752      ;
; 0.522 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; rdaddress_buf1_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.765      ;
; 0.522 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; rdaddress_buf2_reg[7]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.765      ;
; 0.522 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; rdaddress_buf1_reg[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.765      ;
; 0.523 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; rdaddress_buf2_reg[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.766      ;
; 0.524 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; rdaddress_buf2_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.767      ;
; 0.525 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; rdaddress_buf1_reg[7]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.768      ;
; 0.539 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[0]                                                                                                               ; rdaddress_buf1_reg[0]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.782      ;
; 0.541 ; Address_Generator:Inst_Address_Generator|val[15]                                                                                                                     ; rdaddress_buf1_reg[15]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.784      ;
; 0.544 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[0]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.787      ;
; 0.555 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[3]                                                                                                               ; rdaddress_buf1_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.798      ;
; 0.558 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[8]                                                                                                               ; rdaddress_buf1_reg[8]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.800      ;
; 0.560 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[15]                                                                                                              ; rdaddress_buf1_reg[15]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.804      ;
; 0.566 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; rdaddress_buf1_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.810      ;
; 0.567 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; rdaddress_buf2_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.811      ;
; 0.575 ; ed_binarisation_filter:Inst_ED_filter|frame_done_reg                                                                                                                 ; state.010                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.817      ;
; 0.584 ; VGA:Inst_VGA|Hcnt[5]                                                                                                                                                 ; VGA:Inst_VGA|Hsync                                                                                                                                                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.825      ;
; 0.587 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; rdaddress_buf1_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; rdaddress_buf1_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; rdaddress_buf2_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; rdaddress_buf2_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.835      ;
; 0.595 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.838      ;
; 0.595 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.836      ;
; 0.597 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[6]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.196      ;
; 0.597 ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.838      ;
; 0.598 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.839      ;
; 0.600 ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.842      ;
; 0.602 ; Address_Generator:Inst_Address_Generator|val[9]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[9]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; VGA:Inst_VGA|Vcnt[8]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[8]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; VGA:Inst_VGA|Hcnt[7]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[7]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; VGA:Inst_VGA|Hcnt[6]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[6]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; VGA:Inst_VGA|Hcnt[4]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[4]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; VGA:Inst_VGA|Hcnt[0]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[0]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; Address_Generator:Inst_Address_Generator|val[13]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[13]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[7]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[7]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[5]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 1.207      ;
; 0.608 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[2]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[2]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[14]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[10]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[5]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[5]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[3]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[3]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; Address_Generator:Inst_Address_Generator|val[11]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[11]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; Address_Generator:Inst_Address_Generator|val[12]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[12]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[6]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[6]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.855      ;
; 0.612 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[4]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[4]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.855      ;
; 0.612 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.855      ;
; 0.618 ; Address_Generator:Inst_Address_Generator|val[15]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[15]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.861      ;
; 0.621 ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.864      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.365 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.391 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart                                          ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.633      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.638      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.403 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_CLEANUP                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.646      ;
; 0.407 ; serial:Inst_UART_rx|r_SM_Main.s_CLEANUP                                                    ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.411 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.652      ;
; 0.413 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.654      ;
; 0.414 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.414 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.655      ;
; 0.417 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.430 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.672      ;
; 0.431 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.674      ;
; 0.453 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.696      ;
; 0.507 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.749      ;
; 0.509 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.751      ;
; 0.510 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.752      ;
; 0.522 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_DriveCMD[0]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.765      ;
; 0.533 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_DriveCMD[1]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.539 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.541 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.784      ;
; 0.548 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.366 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; Reset_Delay:Inst_reset_delay|Cont[19] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.630      ;
; 0.586 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.834      ;
; 0.594 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.836      ;
; 0.600 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.842      ;
; 0.603 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.845      ;
; 0.608 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.850      ;
; 0.608 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 0.850      ;
; 0.874 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.116      ;
; 0.875 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.117      ;
; 0.875 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.117      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.118      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.119      ;
; 0.879 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.121      ;
; 0.879 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.121      ;
; 0.880 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.122      ;
; 0.881 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.123      ;
; 0.882 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.130      ;
; 0.882 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.124      ;
; 0.885 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.127      ;
; 0.886 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.128      ;
; 0.887 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.129      ;
; 0.887 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.129      ;
; 0.888 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.130      ;
; 0.890 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.133      ;
; 0.892 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.134      ;
; 0.893 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.141      ;
; 0.893 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.135      ;
; 0.974 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.216      ;
; 0.974 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.216      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.217      ;
; 0.975 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.217      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.218      ;
; 0.976 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.218      ;
; 0.978 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.226      ;
; 0.983 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.231      ;
; 0.985 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.227      ;
; 0.985 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.227      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.228      ;
; 0.986 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.228      ;
; 0.987 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.229      ;
; 0.989 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.237      ;
; 0.989 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.231      ;
; 0.990 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.232      ;
; 0.991 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.233      ;
; 0.992 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.240      ;
; 0.994 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.242      ;
; 0.996 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.238      ;
; 0.997 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.239      ;
; 0.997 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.240      ;
; 1.000 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.242      ;
; 1.001 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.243      ;
; 1.002 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.244      ;
; 1.003 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.251      ;
; 1.079 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.327      ;
; 1.084 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.326      ;
; 1.085 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.327      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.328      ;
; 1.086 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.328      ;
; 1.088 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.336      ;
; 1.090 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.338      ;
; 1.090 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.338      ;
; 1.093 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.077      ; 1.341      ;
; 1.095 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.337      ;
; 1.095 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.337      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.338      ;
; 1.096 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.338      ;
; 1.097 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.339      ;
; 1.097 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.071      ; 1.339      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                        ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.608      ;
; 0.424 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.640      ;
; 0.424 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_capture:Inst_ov7670_capture|d_latch[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.640      ;
; 0.424 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_capture:Inst_ov7670_capture|d_latch[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.640      ;
; 0.442 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_capture:Inst_ov7670_capture|d_latch[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.658      ;
; 0.443 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.659      ;
; 0.445 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_capture:Inst_ov7670_capture|d_latch[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.661      ;
; 0.446 ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.656      ;
; 0.597 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_capture:Inst_ov7670_capture|d_latch[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.045      ; 0.813      ;
; 0.631 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 0.845      ;
; 0.631 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.841      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.632 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.842      ;
; 0.635 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.845      ;
; 0.636 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.846      ;
; 0.637 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.848      ;
; 0.647 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.857      ;
; 0.651 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.861      ;
; 0.656 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.866      ;
; 0.656 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.866      ;
; 0.657 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.867      ;
; 0.659 ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.874      ;
; 0.663 ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.878      ;
; 0.670 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.880      ;
; 0.672 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.882      ;
; 0.690 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.039      ; 0.900      ;
; 0.744 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.035      ; 0.950      ;
; 0.748 ; ov7670_capture:Inst_ov7670_capture|latched_d[3] ; ov7670_capture:Inst_ov7670_capture|d_latch[3]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.052      ;
; 0.752 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.091      ; 1.014      ;
; 0.876 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.127      ;
; 0.912 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.127      ;
; 0.913 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.128      ;
; 0.913 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.128      ;
; 0.914 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.128      ;
; 0.914 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.165      ;
; 0.917 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.132      ;
; 0.919 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.133      ;
; 0.919 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.134      ;
; 0.920 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.135      ;
; 0.922 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.136      ;
; 0.923 ; ov7670_capture:Inst_ov7670_capture|latched_d[1] ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.227      ;
; 0.928 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.143      ;
; 0.928 ; ov7670_capture:Inst_ov7670_capture|latched_d[4] ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.232      ;
; 0.930 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.145      ;
; 0.931 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.146      ;
; 0.933 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.147      ;
; 0.933 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.147      ;
; 0.935 ; ov7670_capture:Inst_ov7670_capture|latched_d[2] ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.239      ;
; 0.940 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.154      ;
; 0.940 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.154      ;
; 0.940 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.155      ;
; 0.941 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.155      ;
; 0.943 ; ov7670_capture:Inst_ov7670_capture|latched_d[0] ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.247      ;
; 0.946 ; ov7670_capture:Inst_ov7670_capture|latched_d[7] ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.250      ;
; 0.951 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.165      ;
; 0.951 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.166      ;
; 0.952 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.166      ;
; 0.953 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.168      ;
; 0.955 ; ov7670_capture:Inst_ov7670_capture|latched_d[5] ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.259      ;
; 0.964 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.179      ;
; 0.972 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.187      ;
; 0.975 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.226      ;
; 0.978 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.168      ; 1.317      ;
; 0.986 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.237      ;
; 0.987 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.238      ;
; 1.012 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.227      ;
; 1.013 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.227      ;
; 1.013 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.264      ;
; 1.016 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.231      ;
; 1.018 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.232      ;
; 1.023 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.238      ;
; 1.023 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.091      ; 1.285      ;
; 1.024 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.275      ;
; 1.024 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.275      ;
; 1.027 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.242      ;
; 1.027 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.242      ;
; 1.029 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.243      ;
; 1.029 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.244      ;
; 1.030 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.245      ;
; 1.032 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.246      ;
; 1.032 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.246      ;
; 1.038 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.253      ;
; 1.040 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.255      ;
; 1.041 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.256      ;
; 1.043 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.257      ;
; 1.043 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.257      ;
; 1.043 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.091      ; 1.305      ;
; 1.050 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.264      ;
; 1.050 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.265      ;
; 1.051 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.265      ;
; 1.061 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 1.276      ;
; 1.062 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.043      ; 1.276      ;
; 1.079 ; ov7670_capture:Inst_ov7670_capture|latched_d[6] ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_pclk  ; ov7670_pclk ; -0.500       ; 0.633      ; 1.383      ;
; 1.085 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.336      ;
; 1.086 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.337      ;
; 1.096 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.080      ; 1.347      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 14.056 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.803     ; 3.090      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.351 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.828     ; 2.770      ;
; 14.517 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.856     ; 2.576      ;
; 14.517 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.856     ; 2.576      ;
; 14.517 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.856     ; 2.576      ;
; 14.517 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.856     ; 2.576      ;
; 14.517 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.856     ; 2.576      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.572 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.857     ; 2.520      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.527      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.590 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.833     ; 2.526      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.676 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.825     ; 2.448      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
; 14.720 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.832     ; 2.397      ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.287 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.256      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.331 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.307      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.367 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.328     ; 2.310      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.411 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.302     ; 2.380      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.416 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 2.384      ;
; 4.421 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.327     ; 2.365      ;
; 4.421 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.327     ; 2.365      ;
; 4.421 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.327     ; 2.365      ;
; 4.421 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.327     ; 2.365      ;
; 4.421 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.327     ; 2.365      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.643 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.298     ; 2.616      ;
; 4.923 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.272     ; 2.922      ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -31.410 ; -2198.135     ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.882  ; -8.795        ;
; ov7670_pclk                                              ; -1.300  ; -37.811       ;
; clk_50                                                   ; 17.889  ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.109 ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; clk_50                                                   ; 0.189 ; 0.000         ;
; ov7670_pclk                                              ; 0.201 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                             ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 16.326 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.441 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; ov7670_pclk                                              ; -3.000 ; -87.755       ;
; clk_50                                                   ; 9.266  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.779  ; 0.000         ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 19.750 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -31.410 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.524     ;
; -31.360 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.473     ;
; -31.360 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.473     ;
; -31.356 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.470     ;
; -31.306 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.419     ;
; -31.306 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.419     ;
; -31.300 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.414     ;
; -31.295 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.409     ;
; -31.275 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.389     ;
; -31.248 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.362     ;
; -31.246 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.360     ;
; -31.245 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.358     ;
; -31.245 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.358     ;
; -31.225 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.338     ;
; -31.225 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.338     ;
; -31.194 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.308     ;
; -31.185 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.299     ;
; -31.178 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.292     ;
; -31.165 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.279     ;
; -31.133 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.247     ;
; -31.127 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.251     ;
; -31.125 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.249     ;
; -31.124 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.238     ;
; -31.113 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.227     ;
; -31.073 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.197     ;
; -31.071 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.195     ;
; -31.063 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.177     ;
; -31.043 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.157     ;
; -31.043 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.156     ;
; -31.042 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.155     ;
; -31.016 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 70.937     ;
; -31.012 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.136     ;
; -31.011 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.124     ;
; -31.010 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.134     ;
; -30.995 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 70.926     ;
; -30.992 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.116     ;
; -30.990 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.114     ;
; -30.989 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.102     ;
; -30.988 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.101     ;
; -30.973 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.087     ;
; -30.964 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 70.875     ;
; -30.962 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 70.883     ;
; -30.957 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.070     ;
; -30.945 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.057     ; 70.875     ;
; -30.945 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.057     ; 70.875     ;
; -30.928 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.041     ;
; -30.927 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.040     ;
; -30.927 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.040     ;
; -30.924 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.038     ;
; -30.921 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 71.045     ;
; -30.919 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.033     ;
; -30.912 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 71.026     ;
; -30.910 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 70.821     ;
; -30.908 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.021     ;
; -30.907 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][2]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.020     ;
; -30.901 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 70.822     ;
; -30.896 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 71.009     ;
; -30.885 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 70.816     ;
; -30.881 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.066     ; 70.802     ;
; -30.880 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.994     ;
; -30.877 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.991     ;
; -30.876 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.989     ;
; -30.873 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.986     ;
; -30.870 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.984     ;
; -30.867 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.991     ;
; -30.858 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.972     ;
; -30.858 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.972     ;
; -30.856 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.980     ;
; -30.849 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 70.760     ;
; -30.846 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.970     ;
; -30.838 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.951     ;
; -30.838 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][1]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.952     ;
; -30.833 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 70.764     ;
; -30.829 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 70.740     ;
; -30.826 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.940     ;
; -30.823 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.937     ;
; -30.812 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.925     ;
; -30.809 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.923     ;
; -30.806 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.930     ;
; -30.802 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.926     ;
; -30.797 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.911     ;
; -30.792 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][0]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.905     ;
; -30.792 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.916     ;
; -30.789 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[2][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.903     ;
; -30.786 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.910     ;
; -30.784 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.897     ;
; -30.777 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][0]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.891     ;
; -30.765 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.879     ;
; -30.765 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.889     ;
; -30.763 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][2]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 70.694     ;
; -30.762 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.876     ;
; -30.749 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[0][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.862     ;
; -30.748 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[1][3]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.861     ;
; -30.745 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[0][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.859     ;
; -30.742 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|blue[1][3]  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.127      ; 70.856     ;
; -30.741 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.865     ;
; -30.731 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[1][2] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.855     ;
; -30.723 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|red[2][1]   ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.126      ; 70.836     ;
; -30.721 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[2][0] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; 0.137      ; 70.845     ;
; -30.712 ; ed_binarisation_filter:Inst_ED_filter|ed_gaussian_kernel:Inst_ed_gaus_kernel|green[0][1] ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 70.653     ;
+---------+------------------------------------------------------------------------------------------+---------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                             ;
+--------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.882 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 21.950     ;
; -1.678 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 21.746     ;
; -1.582 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.458     ;
; -1.536 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.412     ;
; -1.521 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.397     ;
; -1.512 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 21.385     ;
; -1.480 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.356     ;
; -1.385 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 21.453     ;
; -1.378 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.254     ;
; -1.332 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.208     ;
; -1.317 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.193     ;
; -1.276 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 21.152     ;
; -1.234 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 21.107     ;
; -1.212 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.893     ;
; -1.183 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 21.046     ;
; -1.166 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.847     ;
; -1.151 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.832     ;
; -1.110 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.791     ;
; -1.085 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.961     ;
; -1.039 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.915     ;
; -1.024 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.900     ;
; -0.983 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.859     ;
; -0.979 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 20.842     ;
; -0.968 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.081      ; 21.036     ;
; -0.934 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.615     ;
; -0.888 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.569     ;
; -0.873 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.554     ;
; -0.832 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 20.513     ;
; -0.813 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 20.481     ;
; -0.686 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 20.549     ;
; -0.668 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.544     ;
; -0.622 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.498     ;
; -0.607 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.483     ;
; -0.566 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 20.442     ;
; -0.535 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 20.203     ;
; -0.435 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 20.298     ;
; -0.269 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 20.132     ;
; -0.231 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 20.094     ;
; -0.136 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 20.008     ;
; -0.065 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 19.733     ;
; 0.062  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 19.801     ;
; 0.164  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.307     ; 19.516     ;
; 0.210  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.307     ; 19.470     ;
; 0.213  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 19.455     ;
; 0.225  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.307     ; 19.455     ;
; 0.266  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.307     ; 19.414     ;
; 0.479  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 19.384     ;
; 0.563  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.320     ; 19.104     ;
; 0.831  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 19.040     ;
; 1.131  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 18.548     ;
; 1.177  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 18.502     ;
; 1.192  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 18.487     ;
; 1.233  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 18.446     ;
; 1.311  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.320     ; 18.356     ;
; 1.530  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.321     ; 18.136     ;
; 1.553  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 18.310     ;
; 1.757  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 18.106     ;
; 1.923  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 17.745     ;
; 1.944  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 17.925     ;
; 2.050  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 17.813     ;
; 2.201  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_ones[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 17.467     ;
; 2.244  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 17.433     ;
; 2.278  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.321     ; 17.388     ;
; 2.290  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 17.387     ;
; 2.305  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 17.372     ;
; 2.346  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 17.331     ;
; 2.467  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 17.396     ;
; 2.643  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.323     ; 17.021     ;
; 2.780  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 17.093     ;
; 3.080  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 16.601     ;
; 3.126  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 16.555     ;
; 3.141  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 16.540     ;
; 3.182  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.306     ; 16.499     ;
; 3.299  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.320     ; 16.368     ;
; 3.391  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.323     ; 16.273     ;
; 3.479  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 16.189     ;
; 3.898  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.118     ; 15.971     ;
; 4.198  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 15.479     ;
; 4.227  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 15.441     ;
; 4.244  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 15.433     ;
; 4.259  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 15.418     ;
; 4.266  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[2] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.321     ; 15.400     ;
; 4.300  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.310     ; 15.377     ;
; 4.597  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.323     ; 15.067     ;
; 5.345  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.323     ; 14.319     ;
; 5.379  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[3] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.323     ; 14.285     ;
; 6.215  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[4] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.319     ; 13.453     ;
; 7.333  ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[2] ; LCD_TEST:Inst_LCD_TEST|h_tens[5] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.323     ; 12.331     ;
; 14.059 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 5.805      ;
; 14.359 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 5.313      ;
; 14.405 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 5.267      ;
; 14.420 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 5.252      ;
; 14.461 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 5.211      ;
; 14.758 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[4] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.328     ; 4.901      ;
; 15.279 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[5] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 4.585      ;
; 15.506 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[3] ; LCD_TEST:Inst_LCD_TEST|h_huns[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.328     ; 4.153      ;
; 15.579 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[6] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 4.093      ;
; 15.625 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[7] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 4.047      ;
; 15.640 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[8] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 4.032      ;
; 15.681 ; ed_binarisation_filter:Inst_ED_filter|h_centroid_reg[9] ; LCD_TEST:Inst_LCD_TEST|h_huns[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.315     ; 3.991      ;
+--------+---------------------------------------------------------+----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ov7670_pclk'                                                                                                                                             ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.300 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_last[0]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.344     ; 1.463      ;
; -1.276 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.315     ; 1.468      ;
; -1.276 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.315     ; 1.468      ;
; -1.190 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|end_of_frame_reg ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.897     ; 0.800      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.169 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.868     ; 0.808      ;
; -1.154 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|we_reg           ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.878     ; 0.783      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.976 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.853     ; 0.630      ;
; -0.899 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[0]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.858     ; 0.548      ;
; -0.778 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|href_hold        ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.709     ; 0.576      ;
; -0.756 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[2]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.858     ; 0.405      ;
; -0.755 ; ov7670_capture:Inst_ov7670_capture|latched_vsync ; ov7670_capture:Inst_ov7670_capture|href_last[1]     ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.858     ; 0.404      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[12]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[13]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[14]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[15]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[8]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[9]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[10]      ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.746 ; ov7670_capture:Inst_ov7670_capture|latched_href  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.577     ; 0.676      ;
; -0.712 ; ov7670_capture:Inst_ov7670_capture|latched_d[6]  ; ov7670_capture:Inst_ov7670_capture|d_latch[6]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.818      ;
; -0.650 ; ov7670_capture:Inst_ov7670_capture|latched_d[5]  ; ov7670_capture:Inst_ov7670_capture|d_latch[5]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.756      ;
; -0.645 ; ov7670_capture:Inst_ov7670_capture|latched_d[7]  ; ov7670_capture:Inst_ov7670_capture|d_latch[7]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.751      ;
; -0.643 ; ov7670_capture:Inst_ov7670_capture|latched_d[0]  ; ov7670_capture:Inst_ov7670_capture|d_latch[0]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.749      ;
; -0.636 ; ov7670_capture:Inst_ov7670_capture|latched_d[2]  ; ov7670_capture:Inst_ov7670_capture|d_latch[2]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.742      ;
; -0.631 ; ov7670_capture:Inst_ov7670_capture|latched_d[4]  ; ov7670_capture:Inst_ov7670_capture|d_latch[4]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.737      ;
; -0.630 ; ov7670_capture:Inst_ov7670_capture|latched_d[1]  ; ov7670_capture:Inst_ov7670_capture|d_latch[1]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.736      ;
; -0.520 ; ov7670_capture:Inst_ov7670_capture|latched_d[3]  ; ov7670_capture:Inst_ov7670_capture|d_latch[3]       ; ov7670_pclk  ; ov7670_pclk ; 0.500        ; -0.401     ; 0.626      ;
; -0.407 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.338      ;
; -0.391 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.311      ;
; -0.373 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.304      ;
; -0.355 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.275      ;
; -0.339 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.270      ;
; -0.331 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.251      ;
; -0.327 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.247      ;
; -0.325 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.245      ;
; -0.323 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.243      ;
; -0.305 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.236      ;
; -0.304 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[0]          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.343      ; 1.654      ;
; -0.303 ; ov7670_capture:Inst_ov7670_capture|href_hold     ; ov7670_capture:Inst_ov7670_capture|line[1]          ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; 0.343      ; 1.653      ;
; -0.287 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.207      ;
; -0.275 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.195      ;
; -0.271 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.202      ;
; -0.267 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.187      ;
; -0.263 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.183      ;
; -0.259 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.179      ;
; -0.257 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.177      ;
; -0.255 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.175      ;
; -0.252 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.172      ;
; -0.246 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.166      ;
; -0.237 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.168      ;
; -0.219 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.139      ;
; -0.219 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.139      ;
; -0.207 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.127      ;
; -0.203 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.134      ;
; -0.199 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.119      ;
; -0.195 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.115      ;
; -0.191 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.111      ;
; -0.190 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.110      ;
; -0.189 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.109      ;
; -0.188 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.108      ;
; -0.187 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.107      ;
; -0.184 ; ov7670_capture:Inst_ov7670_capture|address[5]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.104      ;
; -0.183 ; ov7670_capture:Inst_ov7670_capture|address[7]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.103      ;
; -0.178 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.098      ;
; -0.169 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.100      ;
; -0.151 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.071      ;
; -0.151 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[14]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.071      ;
; -0.151 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[16]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.071      ;
; -0.139 ; ov7670_capture:Inst_ov7670_capture|address[2]    ; ov7670_capture:Inst_ov7670_capture|address[12]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.059      ;
; -0.135 ; ov7670_capture:Inst_ov7670_capture|we_reg        ; ov7670_capture:Inst_ov7670_capture|address[8]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.076     ; 1.066      ;
; -0.131 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[11]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.051      ;
; -0.127 ; ov7670_capture:Inst_ov7670_capture|address[3]    ; ov7670_capture:Inst_ov7670_capture|address[10]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.047      ;
; -0.123 ; ov7670_capture:Inst_ov7670_capture|address[1]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.043      ;
; -0.122 ; ov7670_capture:Inst_ov7670_capture|address[4]    ; ov7670_capture:Inst_ov7670_capture|address[13]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.042      ;
; -0.121 ; ov7670_capture:Inst_ov7670_capture|address[0]    ; ov7670_capture:Inst_ov7670_capture|address[9]       ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.041      ;
; -0.121 ; ov7670_capture:Inst_ov7670_capture|address[6]    ; ov7670_capture:Inst_ov7670_capture|address[15]      ; ov7670_pclk  ; ov7670_pclk ; 1.000        ; -0.087     ; 1.041      ;
+--------+--------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                        ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.889 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.057      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.892 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.054      ;
; 17.933 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.013      ;
; 17.936 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 2.010      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.953 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.993      ;
; 17.997 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.949      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.020 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.926      ;
; 18.026 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.920      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.027 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.919      ;
; 18.029 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.917      ;
; 18.064 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.882      ;
; 18.071 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.875      ;
; 18.090 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.856      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.092 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.854      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.135 ; Reset_Delay:Inst_reset_delay|Cont[5] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.815      ;
; 18.136 ; Reset_Delay:Inst_reset_delay|Cont[0] ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.810      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.138 ; Reset_Delay:Inst_reset_delay|Cont[6] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.812      ;
; 18.157 ; Reset_Delay:Inst_reset_delay|Cont[1] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.789      ;
; 18.164 ; Reset_Delay:Inst_reset_delay|Cont[4] ; Reset_Delay:Inst_reset_delay|oRESET   ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.782      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.199 ; Reset_Delay:Inst_reset_delay|Cont[7] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 20.000       ; -0.037     ; 1.751      ;
; 18.200 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.746      ;
; 18.200 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.746      ;
; 18.200 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.746      ;
; 18.200 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.746      ;
; 18.200 ; Reset_Delay:Inst_reset_delay|Cont[2] ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 20.000       ; -0.041     ; 1.746      ;
+--------+--------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.109 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[7]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.436      ;
; 0.114 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[11]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.441      ;
; 0.117 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.444      ;
; 0.121 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[9]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.448      ;
; 0.126 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[12]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a20~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.453      ;
; 0.158 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.482      ;
; 0.162 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.492      ;
; 0.163 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[4] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.163 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[5] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; rdaddress_buf1_reg[6]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a92~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.449      ;
; 0.168 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; rdaddress_buf1_reg[7]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a92~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.181      ; 0.454      ;
; 0.172 ; state.000                                                                                                                                                            ; state.000                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.503      ;
; 0.174 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[6] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.502      ;
; 0.175 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.500      ;
; 0.175 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.505      ;
; 0.176 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.504      ;
; 0.176 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.506      ;
; 0.177 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[7] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.505      ;
; 0.180 ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                   ; ed_binarisation_filter:Inst_ED_filter|pix_count[0]                                                                                                                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~portb_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; state.010                                                                                                                                                            ; state.010                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                       ; ed_binarisation_filter:Inst_ED_filter|r_sum[0]                                                                                                                                                 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|cntr_nsf:cntr1|counter_reg_bit[8] ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_address_reg0 ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.505      ;
; 0.182 ; rdaddress_buf1_reg[11]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.182      ; 0.468      ;
; 0.182 ; VGA:Inst_VGA|activeArea                                                                                                                                              ; VGA:Inst_VGA|activeArea                                                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.307      ;
; 0.199 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; rdaddress_buf2_reg[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; rdaddress_buf1_reg[6]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; rdaddress_buf1_reg[12]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.488      ;
; 0.210 ; Address_Generator:Inst_Address_Generator|val[16]                                                                                                                     ; rdaddress_buf1_reg[16]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.335      ;
; 0.211 ; Address_Generator:Inst_Address_Generator|val[11]                                                                                                                     ; rdaddress_buf1_reg[11]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.336      ;
; 0.213 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[1]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.339      ;
; 0.219 ; rdaddress_buf1_reg[0]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a86~portb_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.183      ; 0.506      ;
; 0.221 ; rdaddress_buf2_reg[14]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[1]                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.346      ;
; 0.227 ; rdaddress_buf2_reg[13]                                                                                                                                               ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|address_reg_b[0]                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.352      ;
; 0.247 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[1]                                                                                                               ; rdaddress_buf1_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; ed_binarisation_filter:Inst_ED_filter|wr_enable_reg                                                                                                                  ; wren_buf2_reg                                                                                                                                                                                  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[2]                                                                                                               ; rdaddress_buf1_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.375      ;
; 0.249 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[4]                                                                                                               ; rdaddress_buf1_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.375      ;
; 0.250 ; state.000                                                                                                                                                            ; state.001                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 0.385      ;
; 0.252 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[0]                                                                                                               ; rdaddress_buf1_reg[0]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.378      ;
; 0.259 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; rdaddress_buf1_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; rdaddress_buf2_reg[7]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; rdaddress_buf2_reg[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; rdaddress_buf1_reg[5]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; rdaddress_buf2_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[3]                                                                                                               ; rdaddress_buf1_reg[3]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; rdaddress_buf1_reg[7]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[8]                                                                                                               ; rdaddress_buf1_reg[8]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; ed_binarisation_filter:Inst_ED_filter|read_addr_reg[15]                                                                                                              ; rdaddress_buf1_reg[15]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.388      ;
; 0.268 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; rdaddress_buf2_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; rdaddress_buf1_reg[1]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.394      ;
; 0.269 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[0]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|at_top_smooth_reg                                                                                                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.395      ;
; 0.269 ; Address_Generator:Inst_Address_Generator|val[15]                                                                                                                     ; rdaddress_buf1_reg[15]                                                                                                                                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.394      ;
; 0.275 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[6]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.608      ;
; 0.276 ; ed_binarisation_filter:Inst_ED_filter|frame_done_reg                                                                                                                 ; state.010                                                                                                                                                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.401      ;
; 0.277 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; rdaddress_buf1_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; rdaddress_buf2_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.404      ;
; 0.278 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; rdaddress_buf1_reg[2]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; rdaddress_buf2_reg[4]                                                                                                                                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.405      ;
; 0.282 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[5]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.615      ;
; 0.282 ; VGA:Inst_VGA|Hcnt[5]                                                                                                                                                 ; VGA:Inst_VGA|Hsync                                                                                                                                                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.406      ;
; 0.284 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[9]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.602      ;
; 0.292 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[12]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.610      ;
; 0.294 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.612      ;
; 0.294 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[8]                                                                                                              ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a16~porta_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.210      ; 0.608      ;
; 0.295 ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[7]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[2]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[1]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[5]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.421      ;
; 0.297 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[3]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.630      ;
; 0.297 ; rdaddress_buf1_reg[3]                                                                                                                                                ; frame_buffer:Inst_frame_buffer_1|my_frame_buffer_15to0:Inst_buffer_top|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a14~portb_address_reg0                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 0.603      ;
; 0.297 ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[3]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.422      ;
; 0.297 ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[6]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.422      ;
; 0.298 ; ed_binarisation_filter:Inst_ED_filter|write_addr_reg[11]                                                                                                             ; frame_buffer:Inst_frame_buffer_2|my_frame_buffer_15to0:Inst_buffer_bottom|altsyncram:altsyncram_component|altsyncram_eik1:auto_generated|ram_block1a55~porta_address_reg0                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.214      ; 0.616      ;
; 0.299 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[5]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[1]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a8~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.628      ;
; 0.300 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|data_out[7]                                                                                         ; ed_binarisation_filter:Inst_ED_filter|ed_generic_buffer:Inst_line2|altshift_taps:shiftRegister_rtl_0|shift_taps_pqm:auto_generated|altsyncram_2l81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.229      ; 0.633      ;
; 0.300 ; Address_Generator:Inst_Address_Generator|val[9]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[9]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[7]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[6]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[1]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[3]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[2]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                      ; Address_Generator:Inst_Address_Generator|val[4]                                                                                                                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; VGA:Inst_VGA|Vcnt[8]                                                                                                                                                 ; VGA:Inst_VGA|Vcnt[8]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; VGA:Inst_VGA|Hcnt[7]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[7]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; VGA:Inst_VGA|Hcnt[6]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[6]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; VGA:Inst_VGA|Hcnt[4]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[4]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; VGA:Inst_VGA|Hcnt[0]                                                                                                                                                 ; VGA:Inst_VGA|Hcnt[0]                                                                                                                                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.427      ;
; 0.304 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[7]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[7]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; Address_Generator:Inst_Address_Generator|val[13]                                                                                                                     ; Address_Generator:Inst_Address_Generator|val[13]                                                                                                                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[6]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[6]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[5]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[5]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[4]                                                                                          ; ed_binarisation_filter:Inst_ED_filter|ed_first_buffer:Inst_line1|v_count[4]                                                                                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 0.431      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[0]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[6]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[7]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[2]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[5]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[3]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; serial:Inst_UART_rx|r_Rx_Byte[4]                                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; serial:Inst_UART_rx|r_Bit_Index[2]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_DATA_BITS                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; serial:Inst_UART_rx|r_SM_Main.s_RX_START_BIT                                               ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]                                                        ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[31]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[0]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[1]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[5]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[6]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|divider[7]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; ov7670_controller:Inst_ov7670_controller|sys_clk                                           ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[30]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[31]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[22]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[13]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[27]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[27]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[26]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[25]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[18]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[17]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[6]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; serial:Inst_UART_rx|r_SM_Main.s_RX_STOP_BIT                                                ; serial:Inst_UART_rx|r_SM_Main.s_CLEANUP                                                    ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[28]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[29]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[15]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[19]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[20]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[10]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.198 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[0]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.321      ;
; 0.199 ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; serial:Inst_UART_rx|r_Clock_Count[12]                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart                                          ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.324      ;
; 0.202 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[12]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.325      ;
; 0.202 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN                                            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.204 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11                                             ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; ov7670_controller:Inst_ov7670_controller|ov7670_registers:Inst_ov7670_registers|address[7] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.208 ; serial:Inst_UART_rx|r_SM_Main.s_CLEANUP                                                    ; serial:Inst_UART_rx|r_SM_Main.000                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.211 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011                                                      ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001                                                      ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.223 ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]                                           ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10                                             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.348      ;
; 0.231 ; serial:Inst_UART_rx|r_Bit_Index[0]                                                         ; serial:Inst_UART_rx|r_Bit_Index[1]                                                         ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.357      ;
; 0.248 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.372      ;
; 0.251 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[1]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.375      ;
; 0.251 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[23]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[24]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[4]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[5]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.375      ;
; 0.255 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[21]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|busy_sr[22]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.380      ;
; 0.262 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[11]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[10]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; serial:Inst_UART_rx|r_Rx_Byte[1]                                                           ; serial:Inst_UART_rx|r_DriveCMD[1]                                                          ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[14]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[12]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[13]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[9]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[6]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[4]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[2]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[3]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; serial:Inst_UART_rx|r_Rx_Data_R                                                            ; serial:Inst_UART_rx|r_Rx_Data                                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[18]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[19]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[17]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[15]            ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[16]            ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[7]             ; ov7670_controller:Inst_ov7670_controller|i2c_sender:Inst_i2c_sender|data_sr[8]             ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.390      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                         ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[0]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; Reset_Delay:Inst_reset_delay|Cont[19] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.318      ;
; 0.292 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.420      ;
; 0.300 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[1]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.441 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.566      ;
; 0.442 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.567      ;
; 0.443 ; Reset_Delay:Inst_reset_delay|Cont[18] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.568      ;
; 0.443 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.568      ;
; 0.444 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.569      ;
; 0.449 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.574      ;
; 0.451 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.576      ;
; 0.451 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.576      ;
; 0.452 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.577      ;
; 0.452 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.578      ;
; 0.453 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[2]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.583      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.579      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.580      ;
; 0.455 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.580      ;
; 0.456 ; Reset_Delay:Inst_reset_delay|Cont[17] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.581      ;
; 0.456 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[3]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.581      ;
; 0.457 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.586      ;
; 0.504 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.629      ;
; 0.505 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.630      ;
; 0.506 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.631      ;
; 0.506 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.631      ;
; 0.507 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.632      ;
; 0.507 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.632      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.637      ;
; 0.508 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.633      ;
; 0.509 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.634      ;
; 0.509 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.634      ;
; 0.509 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.634      ;
; 0.509 ; Reset_Delay:Inst_reset_delay|Cont[16] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.634      ;
; 0.510 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.635      ;
; 0.511 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.640      ;
; 0.513 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.642      ;
; 0.516 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.645      ;
; 0.517 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.643      ;
; 0.518 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[4]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.644      ;
; 0.520 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.649      ;
; 0.520 ; Reset_Delay:Inst_reset_delay|Cont[13] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.645      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[11] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[3]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; Reset_Delay:Inst_reset_delay|Cont[0]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; Reset_Delay:Inst_reset_delay|Cont[15] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.647      ;
; 0.522 ; Reset_Delay:Inst_reset_delay|Cont[1]  ; Reset_Delay:Inst_reset_delay|Cont[5]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; Reset_Delay:Inst_reset_delay|Cont[9]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.652      ;
; 0.568 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.697      ;
; 0.570 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[14] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.695      ;
; 0.571 ; Reset_Delay:Inst_reset_delay|Cont[6]  ; Reset_Delay:Inst_reset_delay|Cont[11] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.700      ;
; 0.571 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[16] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.696      ;
; 0.572 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[8]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.697      ;
; 0.572 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[6]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.697      ;
; 0.573 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[18] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.698      ;
; 0.573 ; Reset_Delay:Inst_reset_delay|Cont[10] ; Reset_Delay:Inst_reset_delay|Cont[15] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.698      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.703      ;
; 0.574 ; Reset_Delay:Inst_reset_delay|Cont[12] ; Reset_Delay:Inst_reset_delay|Cont[17] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.699      ;
; 0.575 ; Reset_Delay:Inst_reset_delay|Cont[4]  ; Reset_Delay:Inst_reset_delay|Cont[9]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.700      ;
; 0.575 ; Reset_Delay:Inst_reset_delay|Cont[2]  ; Reset_Delay:Inst_reset_delay|Cont[7]  ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.700      ;
; 0.576 ; Reset_Delay:Inst_reset_delay|Cont[14] ; Reset_Delay:Inst_reset_delay|Cont[19] ; clk_50       ; clk_50      ; 0.000        ; 0.041      ; 0.701      ;
; 0.577 ; Reset_Delay:Inst_reset_delay|Cont[8]  ; Reset_Delay:Inst_reset_delay|Cont[13] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.706      ;
; 0.579 ; Reset_Delay:Inst_reset_delay|Cont[7]  ; Reset_Delay:Inst_reset_delay|Cont[12] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.708      ;
; 0.580 ; Reset_Delay:Inst_reset_delay|Cont[5]  ; Reset_Delay:Inst_reset_delay|Cont[10] ; clk_50       ; clk_50      ; 0.000        ; 0.045      ; 0.709      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ov7670_pclk'                                                                                                                                        ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.206 ; ov7670_capture:Inst_ov7670_capture|d_latch[5]   ; ov7670_capture:Inst_ov7670_capture|d_latch[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.314      ;
; 0.207 ; ov7670_capture:Inst_ov7670_capture|d_latch[6]   ; ov7670_capture:Inst_ov7670_capture|d_latch[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.315      ;
; 0.207 ; ov7670_capture:Inst_ov7670_capture|d_latch[0]   ; ov7670_capture:Inst_ov7670_capture|d_latch[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.315      ;
; 0.208 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.217 ; ov7670_capture:Inst_ov7670_capture|d_latch[7]   ; ov7670_capture:Inst_ov7670_capture|d_latch[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.325      ;
; 0.217 ; ov7670_capture:Inst_ov7670_capture|d_latch[4]   ; ov7670_capture:Inst_ov7670_capture|d_latch[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.325      ;
; 0.219 ; ov7670_capture:Inst_ov7670_capture|d_latch[2]   ; ov7670_capture:Inst_ov7670_capture|d_latch[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.327      ;
; 0.227 ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.333      ;
; 0.292 ; ov7670_capture:Inst_ov7670_capture|d_latch[1]   ; ov7670_capture:Inst_ov7670_capture|d_latch[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.400      ;
; 0.313 ; ov7670_capture:Inst_ov7670_capture|line[0]      ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.422      ;
; 0.318 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.427      ;
; 0.328 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.434      ;
; 0.330 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.436      ;
; 0.332 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.438      ;
; 0.333 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.439      ;
; 0.333 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.439      ;
; 0.335 ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.443      ;
; 0.336 ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.444      ;
; 0.337 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.443      ;
; 0.343 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.449      ;
; 0.347 ; ov7670_capture:Inst_ov7670_capture|line[1]      ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.023      ; 0.454      ;
; 0.355 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.022      ; 0.461      ;
; 0.371 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.499      ;
; 0.441 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.573      ;
; 0.447 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[1] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.555      ;
; 0.448 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|href_last[0] ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.024      ; 0.556      ;
; 0.464 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.573      ;
; 0.465 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.574      ;
; 0.465 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.574      ;
; 0.466 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.575      ;
; 0.467 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.599      ;
; 0.474 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.583      ;
; 0.475 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.584      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.585      ;
; 0.476 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.585      ;
; 0.478 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.587      ;
; 0.479 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.588      ;
; 0.479 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.588      ;
; 0.487 ; ov7670_capture:Inst_ov7670_capture|href_last[2] ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.086      ; 0.657      ;
; 0.487 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.596      ;
; 0.487 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.596      ;
; 0.488 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.597      ;
; 0.488 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.597      ;
; 0.490 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.599      ;
; 0.491 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.600      ;
; 0.491 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.600      ;
; 0.498 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.607      ;
; 0.501 ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.610      ;
; 0.501 ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.610      ;
; 0.504 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.636      ;
; 0.507 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.639      ;
; 0.507 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.639      ;
; 0.523 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.651      ;
; 0.526 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.636      ;
; 0.528 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.637      ;
; 0.528 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.637      ;
; 0.529 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.638      ;
; 0.530 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.662      ;
; 0.531 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.640      ;
; 0.531 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.640      ;
; 0.532 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.641      ;
; 0.533 ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.665      ;
; 0.534 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.666      ;
; 0.537 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.646      ;
; 0.539 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.648      ;
; 0.540 ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.649      ;
; 0.541 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.650      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.651      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.651      ;
; 0.542 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.651      ;
; 0.544 ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.653      ;
; 0.545 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[6]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.654      ;
; 0.545 ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_capture:Inst_ov7670_capture|address[14]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.654      ;
; 0.553 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.662      ;
; 0.554 ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.663      ;
; 0.554 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.663      ;
; 0.556 ; ov7670_capture:Inst_ov7670_capture|address[0]   ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.665      ;
; 0.557 ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_capture:Inst_ov7670_capture|address[16]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.666      ;
; 0.570 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.702      ;
; 0.570 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.702      ;
; 0.573 ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_capture:Inst_ov7670_capture|address[10]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.705      ;
; 0.573 ; ov7670_capture:Inst_ov7670_capture|address[7]   ; ov7670_capture:Inst_ov7670_capture|address[12]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.705      ;
; 0.585 ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.717      ;
; 0.588 ; ov7670_capture:Inst_ov7670_capture|address[2]   ; ov7670_capture:Inst_ov7670_capture|address[8]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.048      ; 0.720      ;
; 0.589 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[3]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.717      ;
; 0.592 ; ov7670_capture:Inst_ov7670_capture|we_reg       ; ov7670_capture:Inst_ov7670_capture|address[4]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.044      ; 0.720      ;
; 0.594 ; ov7670_capture:Inst_ov7670_capture|address[9]   ; ov7670_capture:Inst_ov7670_capture|address[13]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.703      ;
; 0.594 ; ov7670_capture:Inst_ov7670_capture|address[11]  ; ov7670_capture:Inst_ov7670_capture|address[15]  ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.703      ;
; 0.595 ; ov7670_capture:Inst_ov7670_capture|address[1]   ; ov7670_capture:Inst_ov7670_capture|address[5]   ; ov7670_pclk  ; ov7670_pclk ; 0.000        ; 0.025      ; 0.704      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 16.326 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.756     ; 1.855      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.773     ; 1.644      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.666 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.775     ; 1.496      ;
; 16.674 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.801     ; 1.462      ;
; 16.674 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.801     ; 1.462      ;
; 16.674 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.801     ; 1.462      ;
; 16.674 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.801     ; 1.462      ;
; 16.674 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.801     ; 1.462      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.677 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.486      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.711 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.802     ; 1.424      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.724 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.771     ; 1.442      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
; 16.764 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.774     ; 1.399      ;
+--------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                           ; Launch Clock ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[17]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[16]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[15]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[14]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[13]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[12]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[11]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[10]                   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.441 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[9]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.171      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[6]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.486 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LUT_INDEX[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 1.219      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[8]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[7]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[6]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[5]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[4]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[3]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[2]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[1]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.507 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mDLY[0]                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.237      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|LCD_EN   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[4]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[3]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[2]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[1]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|Cont[0]  ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.10    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.511 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.01    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.483     ; 1.212      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_Start                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[0]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[2]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000010             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000001             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000011             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.520 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mRST_ST[1]                 ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.248      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|oDone    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 1.233      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|mStart   ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 1.233      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.11    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 1.233      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|ST.00    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 1.233      ;
; 2.531 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|LCD_Controller:u0|preStart ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.482     ; 1.233      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_RS                    ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[7]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[5]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[4]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[3]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[2]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[1]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.650 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_ST.000000             ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.381      ;
; 2.796 ; Reset_Delay:Inst_reset_delay|oRESET ; LCD_TEST:Inst_LCD_TEST|mLCD_DATA[0]               ; clk_50       ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.544      ;
+-------+-------------------------------------+---------------------------------------------------+--------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -104.310  ; 0.109 ; 13.288   ; 2.441   ; -3.000              ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -25.584   ; 0.181 ; 13.288   ; 2.441   ; 9.693               ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -104.310  ; 0.109 ; N/A      ; N/A     ; 19.685              ;
;  clk_50                                                   ; 15.791    ; 0.189 ; N/A      ; N/A     ; 9.266               ;
;  ov7670_pclk                                              ; -1.865    ; 0.201 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                           ; -5526.612 ; 0.0   ; 0.0      ; 0.0     ; -87.755             ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; -235.960  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; -5238.968 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50                                                   ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ov7670_pclk                                              ; -51.684   ; 0.000 ; N/A      ; N/A     ; -87.755             ;
+-----------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vga_hsync     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vsync     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_r[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_g[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_b[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blank_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_sync_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_xclk   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_sioc   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_pwdn   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_reset  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ov7670_siod   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UART[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_siod             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_50                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; btn_resend              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ov7670_pclk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ov7670_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_vsync     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_r[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_g[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_b[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blank_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_sync_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_xclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_sioc   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_pwdn   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_reset  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ov7670_siod   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_vsync     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_r[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_g[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_b[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_blank_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_sync_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; vga_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_xclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_sioc   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_pwdn   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_reset  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ov7670_siod   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vga_hsync     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_vsync     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_r[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_g[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_b[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blank_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_sync_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_xclk   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_sioc   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_pwdn   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_reset  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ov7670_siod   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_50                                                   ; clk_50                                                   ; 630          ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 35687        ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_50                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 53           ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 2            ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ov7670_pclk                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 5763         ; 0        ; 0        ; 0        ;
; ov7670_pclk                                              ; ov7670_pclk                                              ; 189          ; 51       ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_50                                                   ; clk_50                                                   ; 630          ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 35687        ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
; clk_50                                                   ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 53           ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 2            ; 0        ; 0        ; 0        ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; > 2147483647 ; 0        ; 0        ; 0        ;
; ov7670_pclk                                              ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; 5763         ; 0        ; 0        ; 0        ;
; ov7670_pclk                                              ; ov7670_pclk                                              ; 189          ; 51       ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_50     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 55       ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_50     ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; 55       ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Target                                                   ; Clock                                                    ; Type      ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; clk_50                                                   ; clk_50                                                   ; Base      ; Constrained ;
; ov7670_pclk                                              ; ov7670_pclk                                              ; Base      ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; UART[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_resend     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; UART[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; btn_resend     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; GPIO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_sioc ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_siod ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ov7670_xclk ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_b[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_blank_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_g[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_hsync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_r[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_vsync   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 13 23:46:36 2022
Info: Command: quartus_sta line_follower -c line_follower
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'line_follower.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_50 clk_50
    Info (332110): create_generated_clock -source {Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]} {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {Inst_vga_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]} {Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ov7670_pclk ov7670_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -104.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -104.310           -5238.968 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -25.584            -235.960 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.865             -51.684 ov7670_pclk 
    Info (332119):    15.791               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.290               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.408               0.000 clk_50 
    Info (332119):     0.440               0.000 ov7670_pclk 
Info (332146): Worst-case recovery slack is 13.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.288               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.805               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -67.351 ov7670_pclk 
    Info (332119):     9.683               0.000 clk_50 
    Info (332119):     9.706               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.697               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -90.227
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -90.227           -4682.335 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):   -21.161            -191.851 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.575             -41.549 ov7670_pclk 
    Info (332119):    16.219               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.354               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.366               0.000 clk_50 
    Info (332119):     0.387               0.000 ov7670_pclk 
Info (332146): Worst-case recovery slack is 14.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.056               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.287               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -67.250 ov7670_pclk 
    Info (332119):     9.689               0.000 clk_50 
    Info (332119):     9.693               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.685               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -31.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -31.410           -2198.135 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.882              -8.795 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.300             -37.811 ov7670_pclk 
    Info (332119):    17.889               0.000 clk_50 
Info (332146): Worst-case hold slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.181               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.189               0.000 clk_50 
    Info (332119):     0.201               0.000 ov7670_pclk 
Info (332146): Worst-case recovery slack is 16.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.326               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.441               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.755 ov7670_pclk 
    Info (332119):     9.266               0.000 clk_50 
    Info (332119):     9.779               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    19.750               0.000 Inst_vga_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5053 megabytes
    Info: Processing ended: Sun Nov 13 23:46:46 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


