
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={8,rT,rA,SIMM}                         Premise(F2)
	S3= ICache[addr]={8,rT,rA,SIMM}                             Premise(F3)
	S4= GPRegs[rA]=a                                            Premise(F4)

IF	S5= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S6= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S7= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S8= PC.Out=addr                                             PC-Out(S1)
	S9= PIDReg.Out=>IMMU.PID                                    Premise(F5)
	S10= IMMU.PID=pid                                           Path(S5,S9)
	S11= PC.Out=>IMMU.IEA                                       Premise(F6)
	S12= IMMU.IEA=addr                                          Path(S8,S11)
	S13= IMMU.Addr={pid,addr}                                   IMMU-Search(S10,S12)
	S14= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S10,S12)
	S15= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S16= IAddrReg.In={pid,addr}                                 Path(S13,S15)
	S17= IMMU.Hit=>IMMUHitReg.In                                Premise(F8)
	S18= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S14,S17)
	S19= PC.Out=>ICache.IEA                                     Premise(F9)
	S20= ICache.IEA=addr                                        Path(S8,S19)
	S21= ICache.Hit=ICacheHit(addr)                             ICache-Search(S20)
	S22= ICache.Out={8,rT,rA,SIMM}                              ICache-Search(S20,S3)
	S23= ICache.Out=>ICacheReg.In                               Premise(F10)
	S24= ICacheReg.In={8,rT,rA,SIMM}                            Path(S22,S23)
	S25= ICache.Hit=>ICacheHitReg.In                            Premise(F11)
	S26= ICacheHitReg.In=ICacheHit(addr)                        Path(S21,S25)
	S27= IMMUHitReg.Out=>CU.IMemHit                             Premise(F12)
	S28= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F13)
	S29= IAddrReg.Out=>IMem.RAddr                               Premise(F14)
	S30= IMem.Out=>IRMux.MemData                                Premise(F15)
	S31= ICacheReg.Out=>IRMux.CacheData                         Premise(F16)
	S32= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F17)
	S33= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F18)
	S34= IRMux.Out=>IR.In                                       Premise(F19)
	S35= IMem.MEM8WordOut=>ICache.WData                         Premise(F20)
	S36= PC.Out=>ICache.IEA                                     Premise(F21)
	S37= IR.Out0_5=>CU.Op                                       Premise(F22)
	S38= IR.Out11_15=>GPRegs.RReg1                              Premise(F23)
	S39= IR.Out16_31=>IMMEXT.In                                 Premise(F24)
	S40= GPRegs.Rdata1=>A.In                                    Premise(F25)
	S41= IMMEXT.Out=>B.In                                       Premise(F26)
	S42= A.Out=>ALU.A                                           Premise(F27)
	S43= B.Out=>ALU.B                                           Premise(F28)
	S44= CU.Func=>ALU.Func                                      Premise(F29)
	S45= ALU.Out=>ALUOut.In                                     Premise(F30)
	S46= ALU.CA=>CAReg.In                                       Premise(F31)
	S47= IR.Out6_10=>GPRegs.WReg                                Premise(F32)
	S48= ALUOut.Out=>GPRegs.WData                               Premise(F33)
	S49= CAReg.Out=>XER.CAIn                                    Premise(F34)
	S50= CtrlPIDReg=0                                           Premise(F35)
	S51= [PIDReg]=pid                                           PIDReg-Hold(S0,S50)
	S52= CtrlIMMU=0                                             Premise(F36)
	S53= CtrlPC=0                                               Premise(F37)
	S54= CtrlPCInc=0                                            Premise(F38)
	S55= PC[Out]=addr                                           PC-Hold(S1,S53,S54)
	S56= CtrlIAddrReg=1                                         Premise(F39)
	S57= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S16,S56)
	S58= CtrlIMMUHitReg=1                                       Premise(F40)
	S59= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S18,S58)
	S60= CtrlICache=0                                           Premise(F41)
	S61= ICache[addr]={8,rT,rA,SIMM}                            ICache-Hold(S3,S60)
	S62= CtrlICacheReg=1                                        Premise(F42)
	S63= [ICacheReg]={8,rT,rA,SIMM}                             ICacheReg-Write(S24,S62)
	S64= CtrlICacheHitReg=1                                     Premise(F43)
	S65= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S26,S64)
	S66= CtrlIMem=0                                             Premise(F44)
	S67= IMem[{pid,addr}]={8,rT,rA,SIMM}                        IMem-Hold(S2,S66)
	S68= CtrlIRMux=0                                            Premise(F45)
	S69= CtrlIR=0                                               Premise(F46)
	S70= CtrlGPRegs=0                                           Premise(F47)
	S71= GPRegs[rA]=a                                           GPRegs-Hold(S4,S70)
	S72= CtrlA=0                                                Premise(F48)
	S73= CtrlB=0                                                Premise(F49)
	S74= CtrlALUOut=0                                           Premise(F50)
	S75= CtrlCAReg=0                                            Premise(F51)
	S76= CtrlXERSO=0                                            Premise(F52)
	S77= CtrlXEROV=0                                            Premise(F53)
	S78= CtrlXERCA=0                                            Premise(F54)

IMMU	S79= PIDReg.Out=pid                                         PIDReg-Out(S51)
	S80= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S51)
	S81= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S51)
	S82= PC.Out=addr                                            PC-Out(S55)
	S83= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S57)
	S84= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S57)
	S85= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S57)
	S86= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S59)
	S87= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]           IMMUHitReg-Out(S59)
	S88= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]           IMMUHitReg-Out(S59)
	S89= ICacheReg.Out={8,rT,rA,SIMM}                           ICacheReg-Out(S63)
	S90= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]               ICacheReg-Out(S63)
	S91= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]               ICacheReg-Out(S63)
	S92= ICacheHitReg.Out=ICacheHit(addr)                       ICacheHitReg-Out(S65)
	S93= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]           ICacheHitReg-Out(S65)
	S94= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]           ICacheHitReg-Out(S65)
	S95= PIDReg.Out=>IMMU.PID                                   Premise(F55)
	S96= IMMU.PID=pid                                           Path(S79,S95)
	S97= PC.Out=>IMMU.IEA                                       Premise(F56)
	S98= IMMU.IEA=addr                                          Path(S82,S97)
	S99= IMMU.Addr={pid,addr}                                   IMMU-Search(S96,S98)
	S100= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S96,S98)
	S101= IMMU.Addr=>IAddrReg.In                                Premise(F57)
	S102= IAddrReg.In={pid,addr}                                Path(S99,S101)
	S103= IMMU.Hit=>IMMUHitReg.In                               Premise(F58)
	S104= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S100,S103)
	S105= PC.Out=>ICache.IEA                                    Premise(F59)
	S106= ICache.IEA=addr                                       Path(S82,S105)
	S107= ICache.Hit=ICacheHit(addr)                            ICache-Search(S106)
	S108= ICache.Out={8,rT,rA,SIMM}                             ICache-Search(S106,S61)
	S109= ICache.Out=>ICacheReg.In                              Premise(F60)
	S110= ICacheReg.In={8,rT,rA,SIMM}                           Path(S108,S109)
	S111= ICache.Hit=>ICacheHitReg.In                           Premise(F61)
	S112= ICacheHitReg.In=ICacheHit(addr)                       Path(S107,S111)
	S113= IMMUHitReg.Out=>CU.IMemHit                            Premise(F62)
	S114= CU.IMemHit=IMMUHit(pid,addr)                          Path(S86,S113)
	S115= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F63)
	S116= CU.ICacheHit=ICacheHit(addr)                          Path(S92,S115)
	S117= IAddrReg.Out=>IMem.RAddr                              Premise(F64)
	S118= IMem.RAddr={pid,addr}                                 Path(S83,S117)
	S119= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S118,S67)
	S120= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S118,S67)
	S121= IMem.Out=>IRMux.MemData                               Premise(F65)
	S122= IRMux.MemData={8,rT,rA,SIMM}                          Path(S119,S121)
	S123= ICacheReg.Out=>IRMux.CacheData                        Premise(F66)
	S124= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S89,S123)
	S125= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S122,S124)
	S126= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F67)
	S127= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S86,S126)
	S128= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F68)
	S129= IRMux.CacheSel=ICacheHit(addr)                        Path(S92,S128)
	S130= IRMux.Out=>IR.In                                      Premise(F69)
	S131= IR.In={8,rT,rA,SIMM}                                  Path(S125,S130)
	S132= IMem.MEM8WordOut=>ICache.WData                        Premise(F70)
	S133= ICache.WData=IMemGet8Word({pid,addr})                 Path(S120,S132)
	S134= PC.Out=>ICache.IEA                                    Premise(F71)
	S135= IR.Out0_5=>CU.Op                                      Premise(F72)
	S136= IR.Out11_15=>GPRegs.RReg1                             Premise(F73)
	S137= IR.Out16_31=>IMMEXT.In                                Premise(F74)
	S138= GPRegs.Rdata1=>A.In                                   Premise(F75)
	S139= IMMEXT.Out=>B.In                                      Premise(F76)
	S140= A.Out=>ALU.A                                          Premise(F77)
	S141= B.Out=>ALU.B                                          Premise(F78)
	S142= CU.Func=>ALU.Func                                     Premise(F79)
	S143= ALU.Out=>ALUOut.In                                    Premise(F80)
	S144= ALU.CA=>CAReg.In                                      Premise(F81)
	S145= IR.Out6_10=>GPRegs.WReg                               Premise(F82)
	S146= ALUOut.Out=>GPRegs.WData                              Premise(F83)
	S147= CAReg.Out=>XER.CAIn                                   Premise(F84)
	S148= CtrlPIDReg=0                                          Premise(F85)
	S149= [PIDReg]=pid                                          PIDReg-Hold(S51,S148)
	S150= CtrlIMMU=0                                            Premise(F86)
	S151= CtrlPC=0                                              Premise(F87)
	S152= CtrlPCInc=1                                           Premise(F88)
	S153= PC[Out]=addr+4                                        PC-Inc(S55,S151,S152)
	S154= PC[CIA]=addr                                          PC-Inc(S55,S151,S152)
	S155= CtrlIAddrReg=0                                        Premise(F89)
	S156= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S57,S155)
	S157= CtrlIMMUHitReg=0                                      Premise(F90)
	S158= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S59,S157)
	S159= CtrlICache=0                                          Premise(F91)
	S160= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S61,S159)
	S161= CtrlICacheReg=0                                       Premise(F92)
	S162= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S63,S161)
	S163= CtrlICacheHitReg=0                                    Premise(F93)
	S164= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S65,S163)
	S165= CtrlIMem=0                                            Premise(F94)
	S166= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S67,S165)
	S167= CtrlIRMux=0                                           Premise(F95)
	S168= CtrlIR=1                                              Premise(F96)
	S169= [IR]={8,rT,rA,SIMM}                                   IR-Write(S131,S168)
	S170= CtrlGPRegs=0                                          Premise(F97)
	S171= GPRegs[rA]=a                                          GPRegs-Hold(S71,S170)
	S172= CtrlA=0                                               Premise(F98)
	S173= CtrlB=0                                               Premise(F99)
	S174= CtrlALUOut=0                                          Premise(F100)
	S175= CtrlCAReg=0                                           Premise(F101)
	S176= CtrlXERSO=0                                           Premise(F102)
	S177= CtrlXEROV=0                                           Premise(F103)
	S178= CtrlXERCA=0                                           Premise(F104)

ID	S179= PIDReg.Out=pid                                        PIDReg-Out(S149)
	S180= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S149)
	S181= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S149)
	S182= PC.Out=addr+4                                         PC-Out(S153)
	S183= PC.CIA=addr                                           PC-Out(S154)
	S184= PC.CIA31_28=addr[31:28]                               PC-Out(S154)
	S185= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S156)
	S186= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S156)
	S187= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S156)
	S188= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S158)
	S189= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S158)
	S190= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S158)
	S191= ICacheReg.Out={8,rT,rA,SIMM}                          ICacheReg-Out(S162)
	S192= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]              ICacheReg-Out(S162)
	S193= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]              ICacheReg-Out(S162)
	S194= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S164)
	S195= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S164)
	S196= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S164)
	S197= IR.Out0_5=8                                           IR-Out(S169)
	S198= IR.Out6_10=rT                                         IR-Out(S169)
	S199= IR.Out11_15=rA                                        IR-Out(S169)
	S200= IR.Out16_31=SIMM                                      IR-Out(S169)
	S201= PIDReg.Out=>IMMU.PID                                  Premise(F105)
	S202= IMMU.PID=pid                                          Path(S179,S201)
	S203= PC.Out=>IMMU.IEA                                      Premise(F106)
	S204= IMMU.IEA=addr+4                                       Path(S182,S203)
	S205= IMMU.Addr={pid,addr+4}                                IMMU-Search(S202,S204)
	S206= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S202,S204)
	S207= IMMU.Addr=>IAddrReg.In                                Premise(F107)
	S208= IAddrReg.In={pid,addr+4}                              Path(S205,S207)
	S209= IMMU.Hit=>IMMUHitReg.In                               Premise(F108)
	S210= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S206,S209)
	S211= PC.Out=>ICache.IEA                                    Premise(F109)
	S212= ICache.IEA=addr+4                                     Path(S182,S211)
	S213= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S212)
	S214= ICache.Out=>ICacheReg.In                              Premise(F110)
	S215= ICache.Hit=>ICacheHitReg.In                           Premise(F111)
	S216= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S213,S215)
	S217= IMMUHitReg.Out=>CU.IMemHit                            Premise(F112)
	S218= CU.IMemHit=IMMUHit(pid,addr)                          Path(S188,S217)
	S219= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F113)
	S220= CU.ICacheHit=ICacheHit(addr)                          Path(S194,S219)
	S221= IAddrReg.Out=>IMem.RAddr                              Premise(F114)
	S222= IMem.RAddr={pid,addr}                                 Path(S185,S221)
	S223= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S222,S166)
	S224= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S222,S166)
	S225= IMem.Out=>IRMux.MemData                               Premise(F115)
	S226= IRMux.MemData={8,rT,rA,SIMM}                          Path(S223,S225)
	S227= ICacheReg.Out=>IRMux.CacheData                        Premise(F116)
	S228= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S191,S227)
	S229= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S226,S228)
	S230= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F117)
	S231= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S188,S230)
	S232= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F118)
	S233= IRMux.CacheSel=ICacheHit(addr)                        Path(S194,S232)
	S234= IRMux.Out=>IR.In                                      Premise(F119)
	S235= IR.In={8,rT,rA,SIMM}                                  Path(S229,S234)
	S236= IMem.MEM8WordOut=>ICache.WData                        Premise(F120)
	S237= ICache.WData=IMemGet8Word({pid,addr})                 Path(S224,S236)
	S238= PC.Out=>ICache.IEA                                    Premise(F121)
	S239= IR.Out0_5=>CU.Op                                      Premise(F122)
	S240= CU.Op=8                                               Path(S197,S239)
	S241= CU.Func=alu_subf                                      CU(S240)
	S242= IR.Out11_15=>GPRegs.RReg1                             Premise(F123)
	S243= GPRegs.RReg1=rA                                       Path(S199,S242)
	S244= GPRegs.Rdata1=a                                       GPRegs-Read(S243,S171)
	S245= IR.Out16_31=>IMMEXT.In                                Premise(F124)
	S246= IMMEXT.In=SIMM                                        Path(S200,S245)
	S247= IMMEXT.Out={16{SIMM[0]},SIMM}                         IMMEXT(S246)
	S248= GPRegs.Rdata1=>A.In                                   Premise(F125)
	S249= A.In=a                                                Path(S244,S248)
	S250= IMMEXT.Out=>B.In                                      Premise(F126)
	S251= B.In={16{SIMM[0]},SIMM}                               Path(S247,S250)
	S252= A.Out=>ALU.A                                          Premise(F127)
	S253= B.Out=>ALU.B                                          Premise(F128)
	S254= CU.Func=>ALU.Func                                     Premise(F129)
	S255= ALU.Func=alu_subf                                     Path(S241,S254)
	S256= ALU.Out=>ALUOut.In                                    Premise(F130)
	S257= ALU.CA=>CAReg.In                                      Premise(F131)
	S258= IR.Out6_10=>GPRegs.WReg                               Premise(F132)
	S259= GPRegs.WReg=rT                                        Path(S198,S258)
	S260= ALUOut.Out=>GPRegs.WData                              Premise(F133)
	S261= CAReg.Out=>XER.CAIn                                   Premise(F134)
	S262= CtrlPIDReg=0                                          Premise(F135)
	S263= [PIDReg]=pid                                          PIDReg-Hold(S149,S262)
	S264= CtrlIMMU=0                                            Premise(F136)
	S265= CtrlPC=0                                              Premise(F137)
	S266= CtrlPCInc=0                                           Premise(F138)
	S267= PC[CIA]=addr                                          PC-Hold(S154,S266)
	S268= PC[Out]=addr+4                                        PC-Hold(S153,S265,S266)
	S269= CtrlIAddrReg=0                                        Premise(F139)
	S270= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S156,S269)
	S271= CtrlIMMUHitReg=0                                      Premise(F140)
	S272= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S158,S271)
	S273= CtrlICache=0                                          Premise(F141)
	S274= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S160,S273)
	S275= CtrlICacheReg=0                                       Premise(F142)
	S276= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S162,S275)
	S277= CtrlICacheHitReg=0                                    Premise(F143)
	S278= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S164,S277)
	S279= CtrlIMem=0                                            Premise(F144)
	S280= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S166,S279)
	S281= CtrlIRMux=0                                           Premise(F145)
	S282= CtrlIR=0                                              Premise(F146)
	S283= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S169,S282)
	S284= CtrlGPRegs=0                                          Premise(F147)
	S285= GPRegs[rA]=a                                          GPRegs-Hold(S171,S284)
	S286= CtrlA=1                                               Premise(F148)
	S287= [A]=a                                                 A-Write(S249,S286)
	S288= CtrlB=1                                               Premise(F149)
	S289= [B]={16{SIMM[0]},SIMM}                                B-Write(S251,S288)
	S290= CtrlALUOut=0                                          Premise(F150)
	S291= CtrlCAReg=0                                           Premise(F151)
	S292= CtrlXERSO=0                                           Premise(F152)
	S293= CtrlXEROV=0                                           Premise(F153)
	S294= CtrlXERCA=0                                           Premise(F154)

EX	S295= PIDReg.Out=pid                                        PIDReg-Out(S263)
	S296= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S263)
	S297= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S263)
	S298= PC.CIA=addr                                           PC-Out(S267)
	S299= PC.CIA31_28=addr[31:28]                               PC-Out(S267)
	S300= PC.Out=addr+4                                         PC-Out(S268)
	S301= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S270)
	S302= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S270)
	S303= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S270)
	S304= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S272)
	S305= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S272)
	S306= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S272)
	S307= ICacheReg.Out={8,rT,rA,SIMM}                          ICacheReg-Out(S276)
	S308= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]              ICacheReg-Out(S276)
	S309= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]              ICacheReg-Out(S276)
	S310= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S278)
	S311= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S278)
	S312= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S278)
	S313= IR.Out0_5=8                                           IR-Out(S283)
	S314= IR.Out6_10=rT                                         IR-Out(S283)
	S315= IR.Out11_15=rA                                        IR-Out(S283)
	S316= IR.Out16_31=SIMM                                      IR-Out(S283)
	S317= A.Out=a                                               A-Out(S287)
	S318= A.Out26_31=a[26:31]                                   A-Out(S287)
	S319= A.Out30_31=a[30:31]                                   A-Out(S287)
	S320= B.Out={16{SIMM[0]},SIMM}                              B-Out(S289)
	S321= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                  B-Out(S289)
	S322= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                  B-Out(S289)
	S323= PIDReg.Out=>IMMU.PID                                  Premise(F155)
	S324= IMMU.PID=pid                                          Path(S295,S323)
	S325= PC.Out=>IMMU.IEA                                      Premise(F156)
	S326= IMMU.IEA=addr+4                                       Path(S300,S325)
	S327= IMMU.Addr={pid,addr+4}                                IMMU-Search(S324,S326)
	S328= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S324,S326)
	S329= IMMU.Addr=>IAddrReg.In                                Premise(F157)
	S330= IAddrReg.In={pid,addr+4}                              Path(S327,S329)
	S331= IMMU.Hit=>IMMUHitReg.In                               Premise(F158)
	S332= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S328,S331)
	S333= PC.Out=>ICache.IEA                                    Premise(F159)
	S334= ICache.IEA=addr+4                                     Path(S300,S333)
	S335= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S334)
	S336= ICache.Out=>ICacheReg.In                              Premise(F160)
	S337= ICache.Hit=>ICacheHitReg.In                           Premise(F161)
	S338= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S335,S337)
	S339= IMMUHitReg.Out=>CU.IMemHit                            Premise(F162)
	S340= CU.IMemHit=IMMUHit(pid,addr)                          Path(S304,S339)
	S341= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F163)
	S342= CU.ICacheHit=ICacheHit(addr)                          Path(S310,S341)
	S343= IAddrReg.Out=>IMem.RAddr                              Premise(F164)
	S344= IMem.RAddr={pid,addr}                                 Path(S301,S343)
	S345= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S344,S280)
	S346= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S344,S280)
	S347= IMem.Out=>IRMux.MemData                               Premise(F165)
	S348= IRMux.MemData={8,rT,rA,SIMM}                          Path(S345,S347)
	S349= ICacheReg.Out=>IRMux.CacheData                        Premise(F166)
	S350= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S307,S349)
	S351= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S348,S350)
	S352= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F167)
	S353= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S304,S352)
	S354= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F168)
	S355= IRMux.CacheSel=ICacheHit(addr)                        Path(S310,S354)
	S356= IRMux.Out=>IR.In                                      Premise(F169)
	S357= IR.In={8,rT,rA,SIMM}                                  Path(S351,S356)
	S358= IMem.MEM8WordOut=>ICache.WData                        Premise(F170)
	S359= ICache.WData=IMemGet8Word({pid,addr})                 Path(S346,S358)
	S360= PC.Out=>ICache.IEA                                    Premise(F171)
	S361= IR.Out0_5=>CU.Op                                      Premise(F172)
	S362= CU.Op=8                                               Path(S313,S361)
	S363= CU.Func=alu_subf                                      CU(S362)
	S364= IR.Out11_15=>GPRegs.RReg1                             Premise(F173)
	S365= GPRegs.RReg1=rA                                       Path(S315,S364)
	S366= GPRegs.Rdata1=a                                       GPRegs-Read(S365,S285)
	S367= IR.Out16_31=>IMMEXT.In                                Premise(F174)
	S368= IMMEXT.In=SIMM                                        Path(S316,S367)
	S369= IMMEXT.Out={16{SIMM[0]},SIMM}                         IMMEXT(S368)
	S370= GPRegs.Rdata1=>A.In                                   Premise(F175)
	S371= A.In=a                                                Path(S366,S370)
	S372= IMMEXT.Out=>B.In                                      Premise(F176)
	S373= B.In={16{SIMM[0]},SIMM}                               Path(S369,S372)
	S374= A.Out=>ALU.A                                          Premise(F177)
	S375= ALU.A=a                                               Path(S317,S374)
	S376= B.Out=>ALU.B                                          Premise(F178)
	S377= ALU.B={16{SIMM[0]},SIMM}                              Path(S320,S376)
	S378= CU.Func=>ALU.Func                                     Premise(F179)
	S379= ALU.Func=alu_subf                                     Path(S363,S378)
	S380= ALU.Out={16{SIMM[0]},SIMM}-a                          ALU(S375,S377)
	S381= ALU.CMP=Compare0({16{SIMM[0]},SIMM}-a)                ALU(S375,S377)
	S382= ALU.OV=OverFlow({16{SIMM[0]},SIMM}-a)                 ALU(S375,S377)
	S383= ALU.CA=Carry({16{SIMM[0]},SIMM}-a)                    ALU(S375,S377)
	S384= ALU.Out=>ALUOut.In                                    Premise(F180)
	S385= ALUOut.In={16{SIMM[0]},SIMM}-a                        Path(S380,S384)
	S386= ALU.CA=>CAReg.In                                      Premise(F181)
	S387= CAReg.In=Carry({16{SIMM[0]},SIMM}-a)                  Path(S383,S386)
	S388= IR.Out6_10=>GPRegs.WReg                               Premise(F182)
	S389= GPRegs.WReg=rT                                        Path(S314,S388)
	S390= ALUOut.Out=>GPRegs.WData                              Premise(F183)
	S391= CAReg.Out=>XER.CAIn                                   Premise(F184)
	S392= CtrlPIDReg=0                                          Premise(F185)
	S393= [PIDReg]=pid                                          PIDReg-Hold(S263,S392)
	S394= CtrlIMMU=0                                            Premise(F186)
	S395= CtrlPC=0                                              Premise(F187)
	S396= CtrlPCInc=0                                           Premise(F188)
	S397= PC[CIA]=addr                                          PC-Hold(S267,S396)
	S398= PC[Out]=addr+4                                        PC-Hold(S268,S395,S396)
	S399= CtrlIAddrReg=0                                        Premise(F189)
	S400= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S270,S399)
	S401= CtrlIMMUHitReg=0                                      Premise(F190)
	S402= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S272,S401)
	S403= CtrlICache=0                                          Premise(F191)
	S404= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S274,S403)
	S405= CtrlICacheReg=0                                       Premise(F192)
	S406= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S276,S405)
	S407= CtrlICacheHitReg=0                                    Premise(F193)
	S408= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S278,S407)
	S409= CtrlIMem=0                                            Premise(F194)
	S410= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S280,S409)
	S411= CtrlIRMux=0                                           Premise(F195)
	S412= CtrlIR=0                                              Premise(F196)
	S413= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S283,S412)
	S414= CtrlGPRegs=0                                          Premise(F197)
	S415= GPRegs[rA]=a                                          GPRegs-Hold(S285,S414)
	S416= CtrlA=0                                               Premise(F198)
	S417= [A]=a                                                 A-Hold(S287,S416)
	S418= CtrlB=0                                               Premise(F199)
	S419= [B]={16{SIMM[0]},SIMM}                                B-Hold(S289,S418)
	S420= CtrlALUOut=1                                          Premise(F200)
	S421= [ALUOut]={16{SIMM[0]},SIMM}-a                         ALUOut-Write(S385,S420)
	S422= CtrlCAReg=1                                           Premise(F201)
	S423= [CAReg]=Carry({16{SIMM[0]},SIMM}-a)                   CAReg-Write(S387,S422)
	S424= CtrlXERSO=0                                           Premise(F202)
	S425= CtrlXEROV=0                                           Premise(F203)
	S426= CtrlXERCA=0                                           Premise(F204)

MEM	S427= PIDReg.Out=pid                                        PIDReg-Out(S393)
	S428= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S393)
	S429= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S393)
	S430= PC.CIA=addr                                           PC-Out(S397)
	S431= PC.CIA31_28=addr[31:28]                               PC-Out(S397)
	S432= PC.Out=addr+4                                         PC-Out(S398)
	S433= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S400)
	S434= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S400)
	S435= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S400)
	S436= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S402)
	S437= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S402)
	S438= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S402)
	S439= ICacheReg.Out={8,rT,rA,SIMM}                          ICacheReg-Out(S406)
	S440= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]              ICacheReg-Out(S406)
	S441= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]              ICacheReg-Out(S406)
	S442= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S408)
	S443= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S408)
	S444= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S408)
	S445= IR.Out0_5=8                                           IR-Out(S413)
	S446= IR.Out6_10=rT                                         IR-Out(S413)
	S447= IR.Out11_15=rA                                        IR-Out(S413)
	S448= IR.Out16_31=SIMM                                      IR-Out(S413)
	S449= A.Out=a                                               A-Out(S417)
	S450= A.Out26_31=a[26:31]                                   A-Out(S417)
	S451= A.Out30_31=a[30:31]                                   A-Out(S417)
	S452= B.Out={16{SIMM[0]},SIMM}                              B-Out(S419)
	S453= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                  B-Out(S419)
	S454= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                  B-Out(S419)
	S455= ALUOut.Out={16{SIMM[0]},SIMM}-a                       ALUOut-Out(S421)
	S456= ALUOut.Out26_31={16{SIMM[0]},SIMM}-a[26:31]           ALUOut-Out(S421)
	S457= ALUOut.Out30_31={16{SIMM[0]},SIMM}-a[30:31]           ALUOut-Out(S421)
	S458= CAReg.Out=Carry({16{SIMM[0]},SIMM}-a)                 CAReg-Out(S423)
	S459= CAReg.Out26_31=Carry({16{SIMM[0]},SIMM}-a)[26:31]     CAReg-Out(S423)
	S460= CAReg.Out30_31=Carry({16{SIMM[0]},SIMM}-a)[30:31]     CAReg-Out(S423)
	S461= PIDReg.Out=>IMMU.PID                                  Premise(F205)
	S462= IMMU.PID=pid                                          Path(S427,S461)
	S463= PC.Out=>IMMU.IEA                                      Premise(F206)
	S464= IMMU.IEA=addr+4                                       Path(S432,S463)
	S465= IMMU.Addr={pid,addr+4}                                IMMU-Search(S462,S464)
	S466= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S462,S464)
	S467= IMMU.Addr=>IAddrReg.In                                Premise(F207)
	S468= IAddrReg.In={pid,addr+4}                              Path(S465,S467)
	S469= IMMU.Hit=>IMMUHitReg.In                               Premise(F208)
	S470= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S466,S469)
	S471= PC.Out=>ICache.IEA                                    Premise(F209)
	S472= ICache.IEA=addr+4                                     Path(S432,S471)
	S473= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S472)
	S474= ICache.Out=>ICacheReg.In                              Premise(F210)
	S475= ICache.Hit=>ICacheHitReg.In                           Premise(F211)
	S476= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S473,S475)
	S477= IMMUHitReg.Out=>CU.IMemHit                            Premise(F212)
	S478= CU.IMemHit=IMMUHit(pid,addr)                          Path(S436,S477)
	S479= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F213)
	S480= CU.ICacheHit=ICacheHit(addr)                          Path(S442,S479)
	S481= IAddrReg.Out=>IMem.RAddr                              Premise(F214)
	S482= IMem.RAddr={pid,addr}                                 Path(S433,S481)
	S483= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S482,S410)
	S484= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S482,S410)
	S485= IMem.Out=>IRMux.MemData                               Premise(F215)
	S486= IRMux.MemData={8,rT,rA,SIMM}                          Path(S483,S485)
	S487= ICacheReg.Out=>IRMux.CacheData                        Premise(F216)
	S488= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S439,S487)
	S489= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S486,S488)
	S490= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F217)
	S491= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S436,S490)
	S492= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F218)
	S493= IRMux.CacheSel=ICacheHit(addr)                        Path(S442,S492)
	S494= IRMux.Out=>IR.In                                      Premise(F219)
	S495= IR.In={8,rT,rA,SIMM}                                  Path(S489,S494)
	S496= IMem.MEM8WordOut=>ICache.WData                        Premise(F220)
	S497= ICache.WData=IMemGet8Word({pid,addr})                 Path(S484,S496)
	S498= PC.Out=>ICache.IEA                                    Premise(F221)
	S499= IR.Out0_5=>CU.Op                                      Premise(F222)
	S500= CU.Op=8                                               Path(S445,S499)
	S501= CU.Func=alu_subf                                      CU(S500)
	S502= IR.Out11_15=>GPRegs.RReg1                             Premise(F223)
	S503= GPRegs.RReg1=rA                                       Path(S447,S502)
	S504= GPRegs.Rdata1=a                                       GPRegs-Read(S503,S415)
	S505= IR.Out16_31=>IMMEXT.In                                Premise(F224)
	S506= IMMEXT.In=SIMM                                        Path(S448,S505)
	S507= IMMEXT.Out={16{SIMM[0]},SIMM}                         IMMEXT(S506)
	S508= GPRegs.Rdata1=>A.In                                   Premise(F225)
	S509= A.In=a                                                Path(S504,S508)
	S510= IMMEXT.Out=>B.In                                      Premise(F226)
	S511= B.In={16{SIMM[0]},SIMM}                               Path(S507,S510)
	S512= A.Out=>ALU.A                                          Premise(F227)
	S513= ALU.A=a                                               Path(S449,S512)
	S514= B.Out=>ALU.B                                          Premise(F228)
	S515= ALU.B={16{SIMM[0]},SIMM}                              Path(S452,S514)
	S516= CU.Func=>ALU.Func                                     Premise(F229)
	S517= ALU.Func=alu_subf                                     Path(S501,S516)
	S518= ALU.Out={16{SIMM[0]},SIMM}-a                          ALU(S513,S515)
	S519= ALU.CMP=Compare0({16{SIMM[0]},SIMM}-a)                ALU(S513,S515)
	S520= ALU.OV=OverFlow({16{SIMM[0]},SIMM}-a)                 ALU(S513,S515)
	S521= ALU.CA=Carry({16{SIMM[0]},SIMM}-a)                    ALU(S513,S515)
	S522= ALU.Out=>ALUOut.In                                    Premise(F230)
	S523= ALUOut.In={16{SIMM[0]},SIMM}-a                        Path(S518,S522)
	S524= ALU.CA=>CAReg.In                                      Premise(F231)
	S525= CAReg.In=Carry({16{SIMM[0]},SIMM}-a)                  Path(S521,S524)
	S526= IR.Out6_10=>GPRegs.WReg                               Premise(F232)
	S527= GPRegs.WReg=rT                                        Path(S446,S526)
	S528= ALUOut.Out=>GPRegs.WData                              Premise(F233)
	S529= GPRegs.WData={16{SIMM[0]},SIMM}-a                     Path(S455,S528)
	S530= CAReg.Out=>XER.CAIn                                   Premise(F234)
	S531= XER.CAIn=Carry({16{SIMM[0]},SIMM}-a)                  Path(S458,S530)
	S532= CtrlPIDReg=0                                          Premise(F235)
	S533= [PIDReg]=pid                                          PIDReg-Hold(S393,S532)
	S534= CtrlIMMU=0                                            Premise(F236)
	S535= CtrlPC=0                                              Premise(F237)
	S536= CtrlPCInc=0                                           Premise(F238)
	S537= PC[CIA]=addr                                          PC-Hold(S397,S536)
	S538= PC[Out]=addr+4                                        PC-Hold(S398,S535,S536)
	S539= CtrlIAddrReg=0                                        Premise(F239)
	S540= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S400,S539)
	S541= CtrlIMMUHitReg=0                                      Premise(F240)
	S542= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S402,S541)
	S543= CtrlICache=0                                          Premise(F241)
	S544= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S404,S543)
	S545= CtrlICacheReg=0                                       Premise(F242)
	S546= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S406,S545)
	S547= CtrlICacheHitReg=0                                    Premise(F243)
	S548= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S408,S547)
	S549= CtrlIMem=0                                            Premise(F244)
	S550= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S410,S549)
	S551= CtrlIRMux=0                                           Premise(F245)
	S552= CtrlIR=0                                              Premise(F246)
	S553= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S413,S552)
	S554= CtrlGPRegs=0                                          Premise(F247)
	S555= GPRegs[rA]=a                                          GPRegs-Hold(S415,S554)
	S556= CtrlA=0                                               Premise(F248)
	S557= [A]=a                                                 A-Hold(S417,S556)
	S558= CtrlB=0                                               Premise(F249)
	S559= [B]={16{SIMM[0]},SIMM}                                B-Hold(S419,S558)
	S560= CtrlALUOut=0                                          Premise(F250)
	S561= [ALUOut]={16{SIMM[0]},SIMM}-a                         ALUOut-Hold(S421,S560)
	S562= CtrlCAReg=0                                           Premise(F251)
	S563= [CAReg]=Carry({16{SIMM[0]},SIMM}-a)                   CAReg-Hold(S423,S562)
	S564= CtrlXERSO=0                                           Premise(F252)
	S565= CtrlXEROV=0                                           Premise(F253)
	S566= CtrlXERCA=0                                           Premise(F254)

DMMU1	S567= PIDReg.Out=pid                                        PIDReg-Out(S533)
	S568= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S533)
	S569= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S533)
	S570= PC.CIA=addr                                           PC-Out(S537)
	S571= PC.CIA31_28=addr[31:28]                               PC-Out(S537)
	S572= PC.Out=addr+4                                         PC-Out(S538)
	S573= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S540)
	S574= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S540)
	S575= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S540)
	S576= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S542)
	S577= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S542)
	S578= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S542)
	S579= ICacheReg.Out={8,rT,rA,SIMM}                          ICacheReg-Out(S546)
	S580= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]              ICacheReg-Out(S546)
	S581= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]              ICacheReg-Out(S546)
	S582= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S548)
	S583= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S548)
	S584= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S548)
	S585= IR.Out0_5=8                                           IR-Out(S553)
	S586= IR.Out6_10=rT                                         IR-Out(S553)
	S587= IR.Out11_15=rA                                        IR-Out(S553)
	S588= IR.Out16_31=SIMM                                      IR-Out(S553)
	S589= A.Out=a                                               A-Out(S557)
	S590= A.Out26_31=a[26:31]                                   A-Out(S557)
	S591= A.Out30_31=a[30:31]                                   A-Out(S557)
	S592= B.Out={16{SIMM[0]},SIMM}                              B-Out(S559)
	S593= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                  B-Out(S559)
	S594= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                  B-Out(S559)
	S595= ALUOut.Out={16{SIMM[0]},SIMM}-a                       ALUOut-Out(S561)
	S596= ALUOut.Out26_31={16{SIMM[0]},SIMM}-a[26:31]           ALUOut-Out(S561)
	S597= ALUOut.Out30_31={16{SIMM[0]},SIMM}-a[30:31]           ALUOut-Out(S561)
	S598= CAReg.Out=Carry({16{SIMM[0]},SIMM}-a)                 CAReg-Out(S563)
	S599= CAReg.Out26_31=Carry({16{SIMM[0]},SIMM}-a)[26:31]     CAReg-Out(S563)
	S600= CAReg.Out30_31=Carry({16{SIMM[0]},SIMM}-a)[30:31]     CAReg-Out(S563)
	S601= PIDReg.Out=>IMMU.PID                                  Premise(F255)
	S602= IMMU.PID=pid                                          Path(S567,S601)
	S603= PC.Out=>IMMU.IEA                                      Premise(F256)
	S604= IMMU.IEA=addr+4                                       Path(S572,S603)
	S605= IMMU.Addr={pid,addr+4}                                IMMU-Search(S602,S604)
	S606= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S602,S604)
	S607= IMMU.Addr=>IAddrReg.In                                Premise(F257)
	S608= IAddrReg.In={pid,addr+4}                              Path(S605,S607)
	S609= IMMU.Hit=>IMMUHitReg.In                               Premise(F258)
	S610= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S606,S609)
	S611= PC.Out=>ICache.IEA                                    Premise(F259)
	S612= ICache.IEA=addr+4                                     Path(S572,S611)
	S613= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S612)
	S614= ICache.Out=>ICacheReg.In                              Premise(F260)
	S615= ICache.Hit=>ICacheHitReg.In                           Premise(F261)
	S616= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S613,S615)
	S617= IMMUHitReg.Out=>CU.IMemHit                            Premise(F262)
	S618= CU.IMemHit=IMMUHit(pid,addr)                          Path(S576,S617)
	S619= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F263)
	S620= CU.ICacheHit=ICacheHit(addr)                          Path(S582,S619)
	S621= IAddrReg.Out=>IMem.RAddr                              Premise(F264)
	S622= IMem.RAddr={pid,addr}                                 Path(S573,S621)
	S623= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S622,S550)
	S624= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S622,S550)
	S625= IMem.Out=>IRMux.MemData                               Premise(F265)
	S626= IRMux.MemData={8,rT,rA,SIMM}                          Path(S623,S625)
	S627= ICacheReg.Out=>IRMux.CacheData                        Premise(F266)
	S628= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S579,S627)
	S629= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S626,S628)
	S630= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F267)
	S631= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S576,S630)
	S632= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F268)
	S633= IRMux.CacheSel=ICacheHit(addr)                        Path(S582,S632)
	S634= IRMux.Out=>IR.In                                      Premise(F269)
	S635= IR.In={8,rT,rA,SIMM}                                  Path(S629,S634)
	S636= IMem.MEM8WordOut=>ICache.WData                        Premise(F270)
	S637= ICache.WData=IMemGet8Word({pid,addr})                 Path(S624,S636)
	S638= PC.Out=>ICache.IEA                                    Premise(F271)
	S639= IR.Out0_5=>CU.Op                                      Premise(F272)
	S640= CU.Op=8                                               Path(S585,S639)
	S641= CU.Func=alu_subf                                      CU(S640)
	S642= IR.Out11_15=>GPRegs.RReg1                             Premise(F273)
	S643= GPRegs.RReg1=rA                                       Path(S587,S642)
	S644= GPRegs.Rdata1=a                                       GPRegs-Read(S643,S555)
	S645= IR.Out16_31=>IMMEXT.In                                Premise(F274)
	S646= IMMEXT.In=SIMM                                        Path(S588,S645)
	S647= IMMEXT.Out={16{SIMM[0]},SIMM}                         IMMEXT(S646)
	S648= GPRegs.Rdata1=>A.In                                   Premise(F275)
	S649= A.In=a                                                Path(S644,S648)
	S650= IMMEXT.Out=>B.In                                      Premise(F276)
	S651= B.In={16{SIMM[0]},SIMM}                               Path(S647,S650)
	S652= A.Out=>ALU.A                                          Premise(F277)
	S653= ALU.A=a                                               Path(S589,S652)
	S654= B.Out=>ALU.B                                          Premise(F278)
	S655= ALU.B={16{SIMM[0]},SIMM}                              Path(S592,S654)
	S656= CU.Func=>ALU.Func                                     Premise(F279)
	S657= ALU.Func=alu_subf                                     Path(S641,S656)
	S658= ALU.Out={16{SIMM[0]},SIMM}-a                          ALU(S653,S655)
	S659= ALU.CMP=Compare0({16{SIMM[0]},SIMM}-a)                ALU(S653,S655)
	S660= ALU.OV=OverFlow({16{SIMM[0]},SIMM}-a)                 ALU(S653,S655)
	S661= ALU.CA=Carry({16{SIMM[0]},SIMM}-a)                    ALU(S653,S655)
	S662= ALU.Out=>ALUOut.In                                    Premise(F280)
	S663= ALUOut.In={16{SIMM[0]},SIMM}-a                        Path(S658,S662)
	S664= ALU.CA=>CAReg.In                                      Premise(F281)
	S665= CAReg.In=Carry({16{SIMM[0]},SIMM}-a)                  Path(S661,S664)
	S666= IR.Out6_10=>GPRegs.WReg                               Premise(F282)
	S667= GPRegs.WReg=rT                                        Path(S586,S666)
	S668= ALUOut.Out=>GPRegs.WData                              Premise(F283)
	S669= GPRegs.WData={16{SIMM[0]},SIMM}-a                     Path(S595,S668)
	S670= CAReg.Out=>XER.CAIn                                   Premise(F284)
	S671= XER.CAIn=Carry({16{SIMM[0]},SIMM}-a)                  Path(S598,S670)
	S672= CtrlPIDReg=0                                          Premise(F285)
	S673= [PIDReg]=pid                                          PIDReg-Hold(S533,S672)
	S674= CtrlIMMU=0                                            Premise(F286)
	S675= CtrlPC=0                                              Premise(F287)
	S676= CtrlPCInc=0                                           Premise(F288)
	S677= PC[CIA]=addr                                          PC-Hold(S537,S676)
	S678= PC[Out]=addr+4                                        PC-Hold(S538,S675,S676)
	S679= CtrlIAddrReg=0                                        Premise(F289)
	S680= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S540,S679)
	S681= CtrlIMMUHitReg=0                                      Premise(F290)
	S682= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S542,S681)
	S683= CtrlICache=0                                          Premise(F291)
	S684= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S544,S683)
	S685= CtrlICacheReg=0                                       Premise(F292)
	S686= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S546,S685)
	S687= CtrlICacheHitReg=0                                    Premise(F293)
	S688= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S548,S687)
	S689= CtrlIMem=0                                            Premise(F294)
	S690= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S550,S689)
	S691= CtrlIRMux=0                                           Premise(F295)
	S692= CtrlIR=0                                              Premise(F296)
	S693= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S553,S692)
	S694= CtrlGPRegs=0                                          Premise(F297)
	S695= GPRegs[rA]=a                                          GPRegs-Hold(S555,S694)
	S696= CtrlA=0                                               Premise(F298)
	S697= [A]=a                                                 A-Hold(S557,S696)
	S698= CtrlB=0                                               Premise(F299)
	S699= [B]={16{SIMM[0]},SIMM}                                B-Hold(S559,S698)
	S700= CtrlALUOut=0                                          Premise(F300)
	S701= [ALUOut]={16{SIMM[0]},SIMM}-a                         ALUOut-Hold(S561,S700)
	S702= CtrlCAReg=0                                           Premise(F301)
	S703= [CAReg]=Carry({16{SIMM[0]},SIMM}-a)                   CAReg-Hold(S563,S702)
	S704= CtrlXERSO=0                                           Premise(F302)
	S705= CtrlXEROV=0                                           Premise(F303)
	S706= CtrlXERCA=0                                           Premise(F304)

DMMU2	S707= PIDReg.Out=pid                                        PIDReg-Out(S673)
	S708= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S673)
	S709= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S673)
	S710= PC.CIA=addr                                           PC-Out(S677)
	S711= PC.CIA31_28=addr[31:28]                               PC-Out(S677)
	S712= PC.Out=addr+4                                         PC-Out(S678)
	S713= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S680)
	S714= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S680)
	S715= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S680)
	S716= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S682)
	S717= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S682)
	S718= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S682)
	S719= ICacheReg.Out={8,rT,rA,SIMM}                          ICacheReg-Out(S686)
	S720= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]              ICacheReg-Out(S686)
	S721= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]              ICacheReg-Out(S686)
	S722= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S688)
	S723= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S688)
	S724= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S688)
	S725= IR.Out0_5=8                                           IR-Out(S693)
	S726= IR.Out6_10=rT                                         IR-Out(S693)
	S727= IR.Out11_15=rA                                        IR-Out(S693)
	S728= IR.Out16_31=SIMM                                      IR-Out(S693)
	S729= A.Out=a                                               A-Out(S697)
	S730= A.Out26_31=a[26:31]                                   A-Out(S697)
	S731= A.Out30_31=a[30:31]                                   A-Out(S697)
	S732= B.Out={16{SIMM[0]},SIMM}                              B-Out(S699)
	S733= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                  B-Out(S699)
	S734= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                  B-Out(S699)
	S735= ALUOut.Out={16{SIMM[0]},SIMM}-a                       ALUOut-Out(S701)
	S736= ALUOut.Out26_31={16{SIMM[0]},SIMM}-a[26:31]           ALUOut-Out(S701)
	S737= ALUOut.Out30_31={16{SIMM[0]},SIMM}-a[30:31]           ALUOut-Out(S701)
	S738= CAReg.Out=Carry({16{SIMM[0]},SIMM}-a)                 CAReg-Out(S703)
	S739= CAReg.Out26_31=Carry({16{SIMM[0]},SIMM}-a)[26:31]     CAReg-Out(S703)
	S740= CAReg.Out30_31=Carry({16{SIMM[0]},SIMM}-a)[30:31]     CAReg-Out(S703)
	S741= PIDReg.Out=>IMMU.PID                                  Premise(F305)
	S742= IMMU.PID=pid                                          Path(S707,S741)
	S743= PC.Out=>IMMU.IEA                                      Premise(F306)
	S744= IMMU.IEA=addr+4                                       Path(S712,S743)
	S745= IMMU.Addr={pid,addr+4}                                IMMU-Search(S742,S744)
	S746= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S742,S744)
	S747= IMMU.Addr=>IAddrReg.In                                Premise(F307)
	S748= IAddrReg.In={pid,addr+4}                              Path(S745,S747)
	S749= IMMU.Hit=>IMMUHitReg.In                               Premise(F308)
	S750= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S746,S749)
	S751= PC.Out=>ICache.IEA                                    Premise(F309)
	S752= ICache.IEA=addr+4                                     Path(S712,S751)
	S753= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S752)
	S754= ICache.Out=>ICacheReg.In                              Premise(F310)
	S755= ICache.Hit=>ICacheHitReg.In                           Premise(F311)
	S756= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S753,S755)
	S757= IMMUHitReg.Out=>CU.IMemHit                            Premise(F312)
	S758= CU.IMemHit=IMMUHit(pid,addr)                          Path(S716,S757)
	S759= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F313)
	S760= CU.ICacheHit=ICacheHit(addr)                          Path(S722,S759)
	S761= IAddrReg.Out=>IMem.RAddr                              Premise(F314)
	S762= IMem.RAddr={pid,addr}                                 Path(S713,S761)
	S763= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S762,S690)
	S764= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S762,S690)
	S765= IMem.Out=>IRMux.MemData                               Premise(F315)
	S766= IRMux.MemData={8,rT,rA,SIMM}                          Path(S763,S765)
	S767= ICacheReg.Out=>IRMux.CacheData                        Premise(F316)
	S768= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S719,S767)
	S769= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S766,S768)
	S770= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F317)
	S771= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S716,S770)
	S772= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F318)
	S773= IRMux.CacheSel=ICacheHit(addr)                        Path(S722,S772)
	S774= IRMux.Out=>IR.In                                      Premise(F319)
	S775= IR.In={8,rT,rA,SIMM}                                  Path(S769,S774)
	S776= IMem.MEM8WordOut=>ICache.WData                        Premise(F320)
	S777= ICache.WData=IMemGet8Word({pid,addr})                 Path(S764,S776)
	S778= PC.Out=>ICache.IEA                                    Premise(F321)
	S779= IR.Out0_5=>CU.Op                                      Premise(F322)
	S780= CU.Op=8                                               Path(S725,S779)
	S781= CU.Func=alu_subf                                      CU(S780)
	S782= IR.Out11_15=>GPRegs.RReg1                             Premise(F323)
	S783= GPRegs.RReg1=rA                                       Path(S727,S782)
	S784= GPRegs.Rdata1=a                                       GPRegs-Read(S783,S695)
	S785= IR.Out16_31=>IMMEXT.In                                Premise(F324)
	S786= IMMEXT.In=SIMM                                        Path(S728,S785)
	S787= IMMEXT.Out={16{SIMM[0]},SIMM}                         IMMEXT(S786)
	S788= GPRegs.Rdata1=>A.In                                   Premise(F325)
	S789= A.In=a                                                Path(S784,S788)
	S790= IMMEXT.Out=>B.In                                      Premise(F326)
	S791= B.In={16{SIMM[0]},SIMM}                               Path(S787,S790)
	S792= A.Out=>ALU.A                                          Premise(F327)
	S793= ALU.A=a                                               Path(S729,S792)
	S794= B.Out=>ALU.B                                          Premise(F328)
	S795= ALU.B={16{SIMM[0]},SIMM}                              Path(S732,S794)
	S796= CU.Func=>ALU.Func                                     Premise(F329)
	S797= ALU.Func=alu_subf                                     Path(S781,S796)
	S798= ALU.Out={16{SIMM[0]},SIMM}-a                          ALU(S793,S795)
	S799= ALU.CMP=Compare0({16{SIMM[0]},SIMM}-a)                ALU(S793,S795)
	S800= ALU.OV=OverFlow({16{SIMM[0]},SIMM}-a)                 ALU(S793,S795)
	S801= ALU.CA=Carry({16{SIMM[0]},SIMM}-a)                    ALU(S793,S795)
	S802= ALU.Out=>ALUOut.In                                    Premise(F330)
	S803= ALUOut.In={16{SIMM[0]},SIMM}-a                        Path(S798,S802)
	S804= ALU.CA=>CAReg.In                                      Premise(F331)
	S805= CAReg.In=Carry({16{SIMM[0]},SIMM}-a)                  Path(S801,S804)
	S806= IR.Out6_10=>GPRegs.WReg                               Premise(F332)
	S807= GPRegs.WReg=rT                                        Path(S726,S806)
	S808= ALUOut.Out=>GPRegs.WData                              Premise(F333)
	S809= GPRegs.WData={16{SIMM[0]},SIMM}-a                     Path(S735,S808)
	S810= CAReg.Out=>XER.CAIn                                   Premise(F334)
	S811= XER.CAIn=Carry({16{SIMM[0]},SIMM}-a)                  Path(S738,S810)
	S812= CtrlPIDReg=0                                          Premise(F335)
	S813= [PIDReg]=pid                                          PIDReg-Hold(S673,S812)
	S814= CtrlIMMU=0                                            Premise(F336)
	S815= CtrlPC=0                                              Premise(F337)
	S816= CtrlPCInc=0                                           Premise(F338)
	S817= PC[CIA]=addr                                          PC-Hold(S677,S816)
	S818= PC[Out]=addr+4                                        PC-Hold(S678,S815,S816)
	S819= CtrlIAddrReg=0                                        Premise(F339)
	S820= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S680,S819)
	S821= CtrlIMMUHitReg=0                                      Premise(F340)
	S822= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S682,S821)
	S823= CtrlICache=0                                          Premise(F341)
	S824= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S684,S823)
	S825= CtrlICacheReg=0                                       Premise(F342)
	S826= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S686,S825)
	S827= CtrlICacheHitReg=0                                    Premise(F343)
	S828= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S688,S827)
	S829= CtrlIMem=0                                            Premise(F344)
	S830= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S690,S829)
	S831= CtrlIRMux=0                                           Premise(F345)
	S832= CtrlIR=0                                              Premise(F346)
	S833= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S693,S832)
	S834= CtrlGPRegs=0                                          Premise(F347)
	S835= GPRegs[rA]=a                                          GPRegs-Hold(S695,S834)
	S836= CtrlA=0                                               Premise(F348)
	S837= [A]=a                                                 A-Hold(S697,S836)
	S838= CtrlB=0                                               Premise(F349)
	S839= [B]={16{SIMM[0]},SIMM}                                B-Hold(S699,S838)
	S840= CtrlALUOut=0                                          Premise(F350)
	S841= [ALUOut]={16{SIMM[0]},SIMM}-a                         ALUOut-Hold(S701,S840)
	S842= CtrlCAReg=0                                           Premise(F351)
	S843= [CAReg]=Carry({16{SIMM[0]},SIMM}-a)                   CAReg-Hold(S703,S842)
	S844= CtrlXERSO=0                                           Premise(F352)
	S845= CtrlXEROV=0                                           Premise(F353)
	S846= CtrlXERCA=0                                           Premise(F354)

WB	S847= PIDReg.Out=pid                                        PIDReg-Out(S813)
	S848= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S813)
	S849= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S813)
	S850= PC.CIA=addr                                           PC-Out(S817)
	S851= PC.CIA31_28=addr[31:28]                               PC-Out(S817)
	S852= PC.Out=addr+4                                         PC-Out(S818)
	S853= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S820)
	S854= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S820)
	S855= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S820)
	S856= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S822)
	S857= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S822)
	S858= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S822)
	S859= ICacheReg.Out={8,rT,rA,SIMM}                          ICacheReg-Out(S826)
	S860= ICacheReg.Out26_31={8,rT,rA,SIMM}[26:31]              ICacheReg-Out(S826)
	S861= ICacheReg.Out30_31={8,rT,rA,SIMM}[30:31]              ICacheReg-Out(S826)
	S862= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S828)
	S863= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S828)
	S864= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S828)
	S865= IR.Out0_5=8                                           IR-Out(S833)
	S866= IR.Out6_10=rT                                         IR-Out(S833)
	S867= IR.Out11_15=rA                                        IR-Out(S833)
	S868= IR.Out16_31=SIMM                                      IR-Out(S833)
	S869= A.Out=a                                               A-Out(S837)
	S870= A.Out26_31=a[26:31]                                   A-Out(S837)
	S871= A.Out30_31=a[30:31]                                   A-Out(S837)
	S872= B.Out={16{SIMM[0]},SIMM}                              B-Out(S839)
	S873= B.Out26_31={16{SIMM[0]},SIMM}[26:31]                  B-Out(S839)
	S874= B.Out30_31={16{SIMM[0]},SIMM}[30:31]                  B-Out(S839)
	S875= ALUOut.Out={16{SIMM[0]},SIMM}-a                       ALUOut-Out(S841)
	S876= ALUOut.Out26_31={16{SIMM[0]},SIMM}-a[26:31]           ALUOut-Out(S841)
	S877= ALUOut.Out30_31={16{SIMM[0]},SIMM}-a[30:31]           ALUOut-Out(S841)
	S878= CAReg.Out=Carry({16{SIMM[0]},SIMM}-a)                 CAReg-Out(S843)
	S879= CAReg.Out26_31=Carry({16{SIMM[0]},SIMM}-a)[26:31]     CAReg-Out(S843)
	S880= CAReg.Out30_31=Carry({16{SIMM[0]},SIMM}-a)[30:31]     CAReg-Out(S843)
	S881= PIDReg.Out=>IMMU.PID                                  Premise(F355)
	S882= IMMU.PID=pid                                          Path(S847,S881)
	S883= PC.Out=>IMMU.IEA                                      Premise(F356)
	S884= IMMU.IEA=addr+4                                       Path(S852,S883)
	S885= IMMU.Addr={pid,addr+4}                                IMMU-Search(S882,S884)
	S886= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S882,S884)
	S887= IMMU.Addr=>IAddrReg.In                                Premise(F357)
	S888= IAddrReg.In={pid,addr+4}                              Path(S885,S887)
	S889= IMMU.Hit=>IMMUHitReg.In                               Premise(F358)
	S890= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S886,S889)
	S891= PC.Out=>ICache.IEA                                    Premise(F359)
	S892= ICache.IEA=addr+4                                     Path(S852,S891)
	S893= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S892)
	S894= ICache.Out=>ICacheReg.In                              Premise(F360)
	S895= ICache.Hit=>ICacheHitReg.In                           Premise(F361)
	S896= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S893,S895)
	S897= IMMUHitReg.Out=>CU.IMemHit                            Premise(F362)
	S898= CU.IMemHit=IMMUHit(pid,addr)                          Path(S856,S897)
	S899= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F363)
	S900= CU.ICacheHit=ICacheHit(addr)                          Path(S862,S899)
	S901= IAddrReg.Out=>IMem.RAddr                              Premise(F364)
	S902= IMem.RAddr={pid,addr}                                 Path(S853,S901)
	S903= IMem.Out={8,rT,rA,SIMM}                               IMem-Read(S902,S830)
	S904= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S902,S830)
	S905= IMem.Out=>IRMux.MemData                               Premise(F365)
	S906= IRMux.MemData={8,rT,rA,SIMM}                          Path(S903,S905)
	S907= ICacheReg.Out=>IRMux.CacheData                        Premise(F366)
	S908= IRMux.CacheData={8,rT,rA,SIMM}                        Path(S859,S907)
	S909= IRMux.Out={8,rT,rA,SIMM}                              IRMux-Select(S906,S908)
	S910= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F367)
	S911= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S856,S910)
	S912= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F368)
	S913= IRMux.CacheSel=ICacheHit(addr)                        Path(S862,S912)
	S914= IRMux.Out=>IR.In                                      Premise(F369)
	S915= IR.In={8,rT,rA,SIMM}                                  Path(S909,S914)
	S916= IMem.MEM8WordOut=>ICache.WData                        Premise(F370)
	S917= ICache.WData=IMemGet8Word({pid,addr})                 Path(S904,S916)
	S918= PC.Out=>ICache.IEA                                    Premise(F371)
	S919= IR.Out0_5=>CU.Op                                      Premise(F372)
	S920= CU.Op=8                                               Path(S865,S919)
	S921= CU.Func=alu_subf                                      CU(S920)
	S922= IR.Out11_15=>GPRegs.RReg1                             Premise(F373)
	S923= GPRegs.RReg1=rA                                       Path(S867,S922)
	S924= GPRegs.Rdata1=a                                       GPRegs-Read(S923,S835)
	S925= IR.Out16_31=>IMMEXT.In                                Premise(F374)
	S926= IMMEXT.In=SIMM                                        Path(S868,S925)
	S927= IMMEXT.Out={16{SIMM[0]},SIMM}                         IMMEXT(S926)
	S928= GPRegs.Rdata1=>A.In                                   Premise(F375)
	S929= A.In=a                                                Path(S924,S928)
	S930= IMMEXT.Out=>B.In                                      Premise(F376)
	S931= B.In={16{SIMM[0]},SIMM}                               Path(S927,S930)
	S932= A.Out=>ALU.A                                          Premise(F377)
	S933= ALU.A=a                                               Path(S869,S932)
	S934= B.Out=>ALU.B                                          Premise(F378)
	S935= ALU.B={16{SIMM[0]},SIMM}                              Path(S872,S934)
	S936= CU.Func=>ALU.Func                                     Premise(F379)
	S937= ALU.Func=alu_subf                                     Path(S921,S936)
	S938= ALU.Out={16{SIMM[0]},SIMM}-a                          ALU(S933,S935)
	S939= ALU.CMP=Compare0({16{SIMM[0]},SIMM}-a)                ALU(S933,S935)
	S940= ALU.OV=OverFlow({16{SIMM[0]},SIMM}-a)                 ALU(S933,S935)
	S941= ALU.CA=Carry({16{SIMM[0]},SIMM}-a)                    ALU(S933,S935)
	S942= ALU.Out=>ALUOut.In                                    Premise(F380)
	S943= ALUOut.In={16{SIMM[0]},SIMM}-a                        Path(S938,S942)
	S944= ALU.CA=>CAReg.In                                      Premise(F381)
	S945= CAReg.In=Carry({16{SIMM[0]},SIMM}-a)                  Path(S941,S944)
	S946= IR.Out6_10=>GPRegs.WReg                               Premise(F382)
	S947= GPRegs.WReg=rT                                        Path(S866,S946)
	S948= ALUOut.Out=>GPRegs.WData                              Premise(F383)
	S949= GPRegs.WData={16{SIMM[0]},SIMM}-a                     Path(S875,S948)
	S950= CAReg.Out=>XER.CAIn                                   Premise(F384)
	S951= XER.CAIn=Carry({16{SIMM[0]},SIMM}-a)                  Path(S878,S950)
	S952= CtrlPIDReg=0                                          Premise(F385)
	S953= [PIDReg]=pid                                          PIDReg-Hold(S813,S952)
	S954= CtrlIMMU=0                                            Premise(F386)
	S955= CtrlPC=0                                              Premise(F387)
	S956= CtrlPCInc=0                                           Premise(F388)
	S957= PC[CIA]=addr                                          PC-Hold(S817,S956)
	S958= PC[Out]=addr+4                                        PC-Hold(S818,S955,S956)
	S959= CtrlIAddrReg=0                                        Premise(F389)
	S960= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S820,S959)
	S961= CtrlIMMUHitReg=0                                      Premise(F390)
	S962= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S822,S961)
	S963= CtrlICache=0                                          Premise(F391)
	S964= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S824,S963)
	S965= CtrlICacheReg=0                                       Premise(F392)
	S966= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S826,S965)
	S967= CtrlICacheHitReg=0                                    Premise(F393)
	S968= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S828,S967)
	S969= CtrlIMem=0                                            Premise(F394)
	S970= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S830,S969)
	S971= CtrlIRMux=0                                           Premise(F395)
	S972= CtrlIR=0                                              Premise(F396)
	S973= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S833,S972)
	S974= CtrlGPRegs=1                                          Premise(F397)
	S975= GPRegs[rT]={16{SIMM[0]},SIMM}-a                       GPRegs-Write(S947,S949,S974)
	S976= CtrlA=0                                               Premise(F398)
	S977= [A]=a                                                 A-Hold(S837,S976)
	S978= CtrlB=0                                               Premise(F399)
	S979= [B]={16{SIMM[0]},SIMM}                                B-Hold(S839,S978)
	S980= CtrlALUOut=0                                          Premise(F400)
	S981= [ALUOut]={16{SIMM[0]},SIMM}-a                         ALUOut-Hold(S841,S980)
	S982= CtrlCAReg=0                                           Premise(F401)
	S983= [CAReg]=Carry({16{SIMM[0]},SIMM}-a)                   CAReg-Hold(S843,S982)
	S984= CtrlXERSO=0                                           Premise(F402)
	S985= CtrlXEROV=0                                           Premise(F403)
	S986= CtrlXERCA=1                                           Premise(F404)
	S987= XER[CA]=Carry({16{SIMM[0]},SIMM}-a)                   XER-CA-Write(S951,S986)

POST	S953= [PIDReg]=pid                                          PIDReg-Hold(S813,S952)
	S957= PC[CIA]=addr                                          PC-Hold(S817,S956)
	S958= PC[Out]=addr+4                                        PC-Hold(S818,S955,S956)
	S960= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S820,S959)
	S962= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S822,S961)
	S964= ICache[addr]={8,rT,rA,SIMM}                           ICache-Hold(S824,S963)
	S966= [ICacheReg]={8,rT,rA,SIMM}                            ICacheReg-Hold(S826,S965)
	S968= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S828,S967)
	S970= IMem[{pid,addr}]={8,rT,rA,SIMM}                       IMem-Hold(S830,S969)
	S973= [IR]={8,rT,rA,SIMM}                                   IR-Hold(S833,S972)
	S975= GPRegs[rT]={16{SIMM[0]},SIMM}-a                       GPRegs-Write(S947,S949,S974)
	S977= [A]=a                                                 A-Hold(S837,S976)
	S979= [B]={16{SIMM[0]},SIMM}                                B-Hold(S839,S978)
	S981= [ALUOut]={16{SIMM[0]},SIMM}-a                         ALUOut-Hold(S841,S980)
	S983= [CAReg]=Carry({16{SIMM[0]},SIMM}-a)                   CAReg-Hold(S843,S982)
	S987= XER[CA]=Carry({16{SIMM[0]},SIMM}-a)                   XER-CA-Write(S951,S986)

