Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  3 20:21:36 2018
| Host         : SurfaceBook-Will running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_top_timing_summary_routed.rpt -pb Game_top_timing_summary_routed.pb -rpx Game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: game/text_unit/slowclk_reg/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: snake0/divider/VGA_clk_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: snake0/upd/update_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 375 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.798        0.000                      0                 1430        0.082        0.000                      0                 1430        3.000        0.000                       0                   388  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clkwizard/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkwizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         19.814        0.000                      0                 1098        0.205        0.000                      0                 1098       19.500        0.000                       0                   190  
  clk_out2_clk_wiz_0          9.753        0.000                      0                  205        0.117        0.000                      0                  205        9.500        0.000                       0                   117  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   5.870        0.000                      0                  114        0.152        0.000                      0                  114        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               3.798        0.000                      0                   10        0.082        0.000                      0                   10  
clk_out2_clk_wiz_0  sys_clk_pin               6.048        0.000                      0                    5        0.143        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkwizard/inst/clk_in1
  To Clock:  clkwizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkwizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwizard/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.814ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.754ns  (logic 4.931ns (24.962%)  route 14.823ns (75.038%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.726ns = ( 41.726 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.272 f  nolabel_line91/U3/rom_addr190/P[14]
                         net (fo=60, routed)          4.143    13.416    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124    13.540 f  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=14, routed)          7.349    20.888    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra_14_sn_1
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124    21.012 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__18/O
                         net (fo=1, routed)           0.362    21.374    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ena_array[18]
    RAMB36_X0Y7          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.723    41.726    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.733    
                         clock uncertainty           -0.102    41.631    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.188    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.188    
                         arrival time                         -21.374    
  -------------------------------------------------------------------
                         slack                                 19.814    

Slack (MET) :             19.877ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.693ns  (logic 4.931ns (25.039%)  route 14.762ns (74.961%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 41.728 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.272 f  nolabel_line91/U3/rom_addr190/P[14]
                         net (fo=60, routed)          4.143    13.416    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124    13.540 f  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=14, routed)          7.288    20.827    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra_14_sn_1
    SLICE_X10Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.951 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__17/O
                         net (fo=1, routed)           0.362    21.313    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/ena_array[25]
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.725    41.728    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.735    
                         clock uncertainty           -0.102    41.633    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.190    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.190    
                         arrival time                         -21.313    
  -------------------------------------------------------------------
                         slack                                 19.877    

Slack (MET) :             20.357ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.024ns  (logic 4.807ns (25.268%)  route 14.217ns (74.732%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 41.548 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     9.272 r  nolabel_line91/U3/rom_addr190/P[15]
                         net (fo=59, routed)          9.993    19.265    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y117         LUT6 (Prop_lut6_I4_O)        0.124    19.389 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           1.256    20.645    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[10]
    RAMB36_X0Y27         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.545    41.548    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.547    
                         clock uncertainty           -0.102    41.445    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.002    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.002    
                         arrival time                         -20.645    
  -------------------------------------------------------------------
                         slack                                 20.357    

Slack (MET) :             20.578ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.794ns  (logic 4.807ns (25.577%)  route 13.987ns (74.423%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     9.272 r  nolabel_line91/U3/rom_addr190/P[15]
                         net (fo=59, routed)         10.050    19.322    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.124    19.446 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=1, routed)           0.969    20.414    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ena_array[14]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.536    41.539    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.538    
                         clock uncertainty           -0.102    41.436    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.993    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -20.414    
  -------------------------------------------------------------------
                         slack                                 20.578    

Slack (MET) :             20.699ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.678ns  (logic 4.807ns (25.736%)  route 13.871ns (74.264%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 41.544 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     9.272 r  nolabel_line91/U3/rom_addr190/P[15]
                         net (fo=59, routed)          9.985    19.257    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y117         LUT6 (Prop_lut6_I4_O)        0.124    19.381 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__12/O
                         net (fo=1, routed)           0.918    20.299    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[13]
    RAMB36_X0Y26         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.541    41.544    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.543    
                         clock uncertainty           -0.102    41.441    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.998    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.998    
                         arrival time                         -20.299    
  -------------------------------------------------------------------
                         slack                                 20.699    

Slack (MET) :             21.058ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.315ns  (logic 4.807ns (26.246%)  route 13.508ns (73.754%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     9.272 f  nolabel_line91/U3/rom_addr190/P[15]
                         net (fo=59, routed)         10.198    19.470    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    SLICE_X9Y117         LUT6 (Prop_lut6_I4_O)        0.124    19.594 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.341    19.935    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[2]
    RAMB36_X0Y23         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.536    41.539    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.538    
                         clock uncertainty           -0.102    41.436    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.993    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.993    
                         arrival time                         -19.935    
  -------------------------------------------------------------------
                         slack                                 21.058    

Slack (MET) :             21.390ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.977ns  (logic 4.807ns (26.740%)  route 13.170ns (73.260%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 41.533 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841     9.272 f  nolabel_line91/U3/rom_addr190/P[16]
                         net (fo=56, routed)          9.252    18.524    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[14]
    SLICE_X12Y109        LUT6 (Prop_lut6_I2_O)        0.124    18.648 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__14/O
                         net (fo=1, routed)           0.949    19.597    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/ena_array[15]
    RAMB36_X0Y24         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.530    41.533    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.532    
                         clock uncertainty           -0.102    41.430    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.987    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                         -19.597    
  -------------------------------------------------------------------
                         slack                                 21.390    

Slack (MET) :             21.634ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.969ns  (logic 4.931ns (27.442%)  route 13.038ns (72.558%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 41.761 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[12])
                                                      3.841     9.272 r  nolabel_line91/U3/rom_addr190/P[12]
                         net (fo=64, routed)          4.340    13.612    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/addra[12]
    SLICE_X58Y94         LUT2 (Prop_lut2_I1_O)        0.124    13.736 f  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=12, routed)          4.205    17.941    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X72Y31         LUT6 (Prop_lut6_I5_O)        0.124    18.065 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__71/O
                         net (fo=1, routed)           1.524    19.589    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/ena_array[71]
    RAMB36_X2Y1          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.758    41.761    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.768    
                         clock uncertainty           -0.102    41.666    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.223    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.223    
                         arrival time                         -19.589    
  -------------------------------------------------------------------
                         slack                                 21.634    

Slack (MET) :             21.648ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.731ns  (logic 4.807ns (27.111%)  route 12.924ns (72.889%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 41.545 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[15])
                                                      3.841     9.272 r  nolabel_line91/U3/rom_addr190/P[15]
                         net (fo=59, routed)          9.612    18.885    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[15]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124    19.009 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.343    19.351    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[9]
    RAMB36_X0Y22         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.542    41.545    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    41.544    
                         clock uncertainty           -0.102    41.442    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    40.999    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.999    
                         arrival time                         -19.351    
  -------------------------------------------------------------------
                         slack                                 21.648    

Slack (MET) :             21.724ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 4.931ns (27.660%)  route 12.896ns (72.340%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 41.710 - 40.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           0.767     4.751    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X50Y71         LUT4 (Prop_lut4_I2_O)        0.124     4.875 r  nolabel_line91/U2/rom_addr190_i_3/O
                         net (fo=1, routed)           0.557     5.431    nolabel_line91/U3/A[7]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[7]_P[14])
                                                      3.841     9.272 f  nolabel_line91/U3/rom_addr190/P[14]
                         net (fo=60, routed)          4.143    13.416    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/addra[14]
    SLICE_X58Y98         LUT2 (Prop_lut2_I1_O)        0.124    13.540 f  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=14, routed)          5.442    18.981    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/addra_14_sn_1
    SLICE_X62Y37         LUT6 (Prop_lut6_I2_O)        0.124    19.105 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__25/O
                         net (fo=1, routed)           0.343    19.448    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/ena_array[26]
    RAMB36_X1Y7          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    41.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    37.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    39.912    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.707    41.710    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007    41.717    
                         clock uncertainty           -0.102    41.615    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    41.172    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         41.172    
                         arrival time                         -19.448    
  -------------------------------------------------------------------
                         slack                                 21.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/hc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.126%)  route 0.123ns (39.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.556     0.558    nolabel_line91/U2/CLK
    SLICE_X44Y71         FDCE                                         r  nolabel_line91/U2/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  nolabel_line91/U2/hc_reg[8]/Q
                         net (fo=8, routed)           0.123     0.822    nolabel_line91/U2/hc[8]
    SLICE_X45Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  nolabel_line91/U2/hc[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.867    nolabel_line91/U2/hc_1[9]
    SLICE_X45Y71         FDCE                                         r  nolabel_line91/U2/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.824     0.826    nolabel_line91/U2/CLK
    SLICE_X45Y71         FDCE                                         r  nolabel_line91/U2/hc_reg[9]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.091     0.662    nolabel_line91/U2/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.564     0.566    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     0.846    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.835     0.837    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.271     0.566    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.059     0.625    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/hc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.212ns (53.023%)  route 0.188ns (46.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.552     0.554    nolabel_line91/U2/CLK
    SLICE_X46Y73         FDCE                                         r  nolabel_line91/U2/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  nolabel_line91/U2/hc_reg[0]/Q
                         net (fo=10, routed)          0.188     0.905    nolabel_line91/U2/Q[0]
    SLICE_X46Y72         LUT3 (Prop_lut3_I1_O)        0.048     0.953 r  nolabel_line91/U2/hc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    nolabel_line91/U2/hc_1[2]
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.822     0.824    nolabel_line91/U2/CLK
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[2]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.131     0.700    nolabel_line91/U2/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/vc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.554     0.556    nolabel_line91/U2/CLK
    SLICE_X49Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  nolabel_line91/U2/vc_reg[6]/Q
                         net (fo=10, routed)          0.183     0.879    nolabel_line91/U2/vc[6]
    SLICE_X49Y71         LUT4 (Prop_lut4_I3_O)        0.042     0.921 r  nolabel_line91/U2/vc[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.921    nolabel_line91/U2/vc_0[7]
    SLICE_X49Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.823     0.825    nolabel_line91/U2/CLK
    SLICE_X49Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[7]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X49Y71         FDCE (Hold_fdce_C_D)         0.107     0.663    nolabel_line91/U2/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/hc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/hc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.668%)  route 0.188ns (47.332%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.552     0.554    nolabel_line91/U2/CLK
    SLICE_X46Y73         FDCE                                         r  nolabel_line91/U2/hc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDCE (Prop_fdce_C_Q)         0.164     0.718 r  nolabel_line91/U2/hc_reg[0]/Q
                         net (fo=10, routed)          0.188     0.905    nolabel_line91/U2/Q[0]
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.950 r  nolabel_line91/U2/hc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.950    nolabel_line91/U2/hc_1[1]
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.822     0.824    nolabel_line91/U2/CLK
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[1]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.120     0.689    nolabel_line91/U2/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/hc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.641%)  route 0.188ns (47.359%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.554     0.556    nolabel_line91/U2/CLK
    SLICE_X46Y71         FDCE                                         r  nolabel_line91/U2/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  nolabel_line91/U2/hc_reg[5]/Q
                         net (fo=14, routed)          0.188     0.908    nolabel_line91/U2/hc[5]
    SLICE_X45Y71         LUT5 (Prop_lut5_I1_O)        0.045     0.953 r  nolabel_line91/U2/hc[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.953    nolabel_line91/U2/hc_1[6]
    SLICE_X45Y71         FDCE                                         r  nolabel_line91/U2/hc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.824     0.826    nolabel_line91/U2/CLK
    SLICE_X45Y71         FDCE                                         r  nolabel_line91/U2/hc_reg[6]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X45Y71         FDCE (Hold_fdce_C_D)         0.092     0.684    nolabel_line91/U2/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/hc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.554     0.556    nolabel_line91/U2/CLK
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDCE (Prop_fdce_C_Q)         0.164     0.720 r  nolabel_line91/U2/hc_reg[1]/Q
                         net (fo=9, routed)           0.197     0.917    nolabel_line91/U2/Q[1]
    SLICE_X46Y72         LUT5 (Prop_lut5_I3_O)        0.043     0.960 r  nolabel_line91/U2/hc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.960    nolabel_line91/U2/hc_1[4]
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.822     0.824    nolabel_line91/U2/CLK
    SLICE_X46Y72         FDCE                                         r  nolabel_line91/U2/hc_reg[4]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X46Y72         FDCE (Hold_fdce_C_D)         0.131     0.687    nolabel_line91/U2/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.554     0.556    nolabel_line91/U2/CLK
    SLICE_X47Y72         FDRE                                         r  nolabel_line91/U2/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  nolabel_line91/U2/vsenable_reg/Q
                         net (fo=11, routed)          0.180     0.877    nolabel_line91/U2/vsenable
    SLICE_X47Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.922 r  nolabel_line91/U2/vsenable_i_1__0/O
                         net (fo=1, routed)           0.000     0.922    nolabel_line91/U2/vsenable_i_1__0_n_0
    SLICE_X47Y72         FDRE                                         r  nolabel_line91/U2/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.822     0.824    nolabel_line91/U2/CLK
    SLICE_X47Y72         FDRE                                         r  nolabel_line91/U2/vsenable_reg/C
                         clock pessimism             -0.268     0.556    
    SLICE_X47Y72         FDRE (Hold_fdre_C_D)         0.091     0.647    nolabel_line91/U2/vsenable_reg
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U2/vc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.554     0.556    nolabel_line91/U2/CLK
    SLICE_X49Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  nolabel_line91/U2/vc_reg[6]/Q
                         net (fo=10, routed)          0.183     0.879    nolabel_line91/U2/vc[6]
    SLICE_X49Y71         LUT3 (Prop_lut3_I0_O)        0.045     0.924 r  nolabel_line91/U2/vc[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.924    nolabel_line91/U2/vc_0[6]
    SLICE_X49Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.823     0.825    nolabel_line91/U2/CLK
    SLICE_X49Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[6]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X49Y71         FDCE (Hold_fdce_C_D)         0.091     0.647    nolabel_line91/U2/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.566     0.568    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.164     0.732 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.176     0.908    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.837     0.839    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.271     0.568    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.059     0.627    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkwizard/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9     nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y9     nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8     nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8     nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y10    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y16    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y15    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y96    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y96    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y71    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y71    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X62Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y96    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y96    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y95    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y71    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y71    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.753ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.753ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.926ns  (logic 4.007ns (40.369%)  route 5.919ns (59.631%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.732    11.564    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X40Y91         FDCE                                         r  game/graph_unit/barl_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.514    21.517    game/graph_unit/CLK
    SLICE_X40Y91         FDCE                                         r  game/graph_unit/barl_y_reg_reg[2]/C
                         clock pessimism              0.096    21.613    
                         clock uncertainty           -0.091    21.523    
    SLICE_X40Y91         FDCE (Setup_fdce_C_CE)      -0.205    21.318    game/graph_unit/barl_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.318    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  9.753    

Slack (MET) :             9.774ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 4.007ns (40.351%)  route 5.923ns (59.649%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.736    11.569    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.514    21.517    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
                         clock pessimism              0.121    21.638    
                         clock uncertainty           -0.091    21.548    
    SLICE_X39Y92         FDCE (Setup_fdce_C_CE)      -0.205    21.343    game/graph_unit/barl_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.343    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.774ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 4.007ns (40.351%)  route 5.923ns (59.649%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.736    11.569    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.514    21.517    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[4]/C
                         clock pessimism              0.121    21.638    
                         clock uncertainty           -0.091    21.548    
    SLICE_X39Y92         FDCE (Setup_fdce_C_CE)      -0.205    21.343    game/graph_unit/barl_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         21.343    
                         arrival time                         -11.569    
  -------------------------------------------------------------------
                         slack                                  9.774    

Slack (MET) :             9.798ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.917ns  (logic 4.007ns (40.407%)  route 5.910ns (59.593%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.723    11.555    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X38Y90         FDCE                                         r  game/graph_unit/barl_y_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.513    21.516    game/graph_unit/CLK
    SLICE_X38Y90         FDCE                                         r  game/graph_unit/barl_y_reg_reg[1]/C
                         clock pessimism              0.096    21.612    
                         clock uncertainty           -0.091    21.522    
    SLICE_X38Y90         FDCE (Setup_fdce_C_CE)      -0.169    21.353    game/graph_unit/barl_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  9.798    

Slack (MET) :             9.897ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 4.007ns (41.024%)  route 5.760ns (58.976%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.573    11.406    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X37Y93         FDCE                                         r  game/graph_unit/barl_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.516    21.519    game/graph_unit/CLK
    SLICE_X37Y93         FDCE                                         r  game/graph_unit/barl_y_reg_reg[7]/C
                         clock pessimism              0.079    21.598    
                         clock uncertainty           -0.091    21.508    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    21.303    game/graph_unit/barl_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.303    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  9.897    

Slack (MET) :             9.897ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 4.007ns (41.024%)  route 5.760ns (58.976%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.573    11.406    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X37Y93         FDCE                                         r  game/graph_unit/barl_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.516    21.519    game/graph_unit/CLK
    SLICE_X37Y93         FDCE                                         r  game/graph_unit/barl_y_reg_reg[8]/C
                         clock pessimism              0.079    21.598    
                         clock uncertainty           -0.091    21.508    
    SLICE_X37Y93         FDCE (Setup_fdce_C_CE)      -0.205    21.303    game/graph_unit/barl_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         21.303    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  9.897    

Slack (MET) :             9.944ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 4.007ns (41.165%)  route 5.727ns (58.835%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.540    11.372    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X39Y90         FDCE                                         r  game/graph_unit/barl_y_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.513    21.516    game/graph_unit/CLK
    SLICE_X39Y90         FDCE                                         r  game/graph_unit/barl_y_reg_reg[0]/C
                         clock pessimism              0.096    21.612    
                         clock uncertainty           -0.091    21.522    
    SLICE_X39Y90         FDCE (Setup_fdce_C_CE)      -0.205    21.317    game/graph_unit/barl_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.317    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  9.944    

Slack (MET) :             9.944ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 4.007ns (41.165%)  route 5.727ns (58.835%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 21.516 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.540    11.372    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X39Y90         FDCE                                         r  game/graph_unit/barl_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.513    21.516    game/graph_unit/CLK
    SLICE_X39Y90         FDCE                                         r  game/graph_unit/barl_y_reg_reg[5]/C
                         clock pessimism              0.096    21.612    
                         clock uncertainty           -0.091    21.522    
    SLICE_X39Y90         FDCE (Setup_fdce_C_CE)      -0.205    21.317    game/graph_unit/barl_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         21.317    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  9.944    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 4.007ns (41.283%)  route 5.699ns (58.717%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.512    11.345    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.515    21.518    game/graph_unit/CLK
    SLICE_X37Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[6]/C
                         clock pessimism              0.079    21.597    
                         clock uncertainty           -0.091    21.507    
    SLICE_X37Y92         FDCE (Setup_fdce_C_CE)      -0.205    21.302    game/graph_unit/barl_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  9.957    

Slack (MET) :             9.957ns  (required time - arrival time)
  Source:                 game/graph_unit/barl_y_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/barl_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.706ns  (logic 4.007ns (41.283%)  route 5.699ns (58.717%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.636     1.638    game/graph_unit/CLK
    SLICE_X39Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.456     2.094 r  game/graph_unit/barl_y_reg_reg[3]/Q
                         net (fo=32, routed)          1.217     3.312    game/graph_unit/barl_y_reg_reg[1]_0[3]
    SLICE_X42Y89         LUT4 (Prop_lut4_I0_O)        0.146     3.458 r  game/graph_unit/i__carry_i_9/O
                         net (fo=6, routed)           0.907     4.364    game/graph_unit/i__carry_i_9_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.354     4.718 r  game/graph_unit/barl_y_next0_carry_i_5/O
                         net (fo=6, routed)           0.611     5.329    game/graph_unit/barl_y_reg_reg[0]_1
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.326     5.655 r  game/graph_unit/i__carry__0_i_5__7/O
                         net (fo=1, routed)           0.000     5.655    game/graph_unit/i__carry__0_i_5__7_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.056 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.056    game/graph_unit/barl_y_next4_inferred__0/i__carry__0_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.278 r  game/graph_unit/barl_y_next4_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.450     6.728    game/graph_unit/barl_y_next3[7]
    SLICE_X41Y88         LUT2 (Prop_lut2_I1_O)        0.299     7.027 r  game/graph_unit/i__carry__0_i_1__15/O
                         net (fo=1, routed)           0.000     7.027    game/graph_unit/i__carry__0_i_1__15_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.428 r  game/graph_unit/barl_y_next2_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.428    game/graph_unit/barl_y_next2_inferred__2/i__carry__0_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.650 f  game/graph_unit/barl_y_next2_inferred__2/i__carry__1/O[0]
                         net (fo=4, routed)           0.960     8.610    game/graph_unit/barl_y_next2[8]
    SLICE_X41Y86         LUT4 (Prop_lut4_I1_O)        0.327     8.937 r  game/graph_unit/i__carry__0_i_1__13/O
                         net (fo=1, routed)           0.000     8.937    game/graph_unit/i__carry__0_i_1__13_n_0
    SLICE_X41Y86         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.293 r  game/graph_unit/barl_y_next0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.582     9.875    game/graph_unit/barl_y_next0_inferred__0/i__carry__0_n_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.373    10.248 r  game/graph_unit/barl_y_reg[9]_i_5/O
                         net (fo=1, routed)           0.461    10.708    game/graph_unit/barl_y_reg[9]_i_5_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    10.832 r  game/graph_unit/barl_y_reg[9]_i_1/O
                         net (fo=10, routed)          0.512    11.345    game/graph_unit/barl_y_reg[9]_i_1_n_0
    SLICE_X37Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705    21.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    17.994 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    19.912    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.515    21.518    game/graph_unit/CLK
    SLICE_X37Y92         FDCE                                         r  game/graph_unit/barl_y_reg_reg[9]/C
                         clock pessimism              0.079    21.597    
                         clock uncertainty           -0.091    21.507    
    SLICE_X37Y92         FDCE (Setup_fdce_C_CE)      -0.205    21.302    game/graph_unit/barl_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  9.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 game/timer_unit/timer_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/timer_unit/timer_reg_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.565     0.567    game/timer_unit/CLK
    SLICE_X39Y91         FDPE                                         r  game/timer_unit/timer_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.708 r  game/timer_unit/timer_reg_reg[1]/Q
                         net (fo=6, routed)           0.065     0.773    game/timer_unit/timer_reg[1]
    SLICE_X38Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.818 r  game/timer_unit/timer_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.818    game/timer_unit/timer_next[4]
    SLICE_X38Y91         FDPE                                         r  game/timer_unit/timer_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.837     0.839    game/timer_unit/CLK
    SLICE_X38Y91         FDPE                                         r  game/timer_unit/timer_reg_reg[4]/C
                         clock pessimism             -0.259     0.580    
    SLICE_X38Y91         FDPE (Hold_fdpe_C_D)         0.121     0.701    game/timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 game/text_unit/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/text_unit/slowclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.284%)  route 0.106ns (33.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.568     0.570    game/text_unit/CLK
    SLICE_X30Y91         FDRE                                         r  game/text_unit/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  game/text_unit/counter_reg[22]/Q
                         net (fo=2, routed)           0.106     0.840    game/text_unit/p_1_in
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     0.885 r  game/text_unit/slowclk_i_1/O
                         net (fo=1, routed)           0.000     0.885    game/text_unit/slowclk_i_1_n_0
    SLICE_X33Y90         FDRE                                         r  game/text_unit/slowclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839     0.841    game/text_unit/CLK
    SLICE_X33Y90         FDRE                                         r  game/text_unit/slowclk_reg/C
                         clock pessimism             -0.255     0.586    
    SLICE_X33Y90         FDRE (Hold_fdre_C_D)         0.091     0.677    game/text_unit/slowclk_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 game/counter_unit/dig1_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/counter_unit/dig1_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.565     0.567    game/counter_unit/CLK
    SLICE_X31Y85         FDCE                                         r  game/counter_unit/dig1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDCE (Prop_fdce_C_Q)         0.128     0.695 r  game/counter_unit/dig1_reg_reg[2]/Q
                         net (fo=4, routed)           0.082     0.777    game/counter_unit/dig1_reg_reg[3]_0[2]
    SLICE_X31Y85         LUT6 (Prop_lut6_I2_O)        0.099     0.876 r  game/counter_unit/dig1_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.876    game/counter_unit/dig1_next[3]
    SLICE_X31Y85         FDCE                                         r  game/counter_unit/dig1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.835     0.837    game/counter_unit/CLK
    SLICE_X31Y85         FDCE                                         r  game/counter_unit/dig1_reg_reg[3]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X31Y85         FDCE (Hold_fdce_C_D)         0.092     0.659    game/counter_unit/dig1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game/vsync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/vsync_unit/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.246%)  route 0.177ns (48.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560     0.562    game/vsync_unit/CLK
    SLICE_X41Y82         FDCE                                         r  game/vsync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  game/vsync_unit/v_count_reg_reg[1]/Q
                         net (fo=28, routed)          0.177     0.880    game/vsync_unit/Q[1]
    SLICE_X43Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.925 r  game/vsync_unit/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     0.925    game/vsync_unit/v_sync_next
    SLICE_X43Y83         FDCE                                         r  game/vsync_unit/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.829     0.831    game/vsync_unit/CLK
    SLICE_X43Y83         FDCE                                         r  game/vsync_unit/v_sync_reg_reg/C
                         clock pessimism             -0.234     0.597    
    SLICE_X43Y83         FDCE (Hold_fdce_C_D)         0.091     0.688    game/vsync_unit/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 game/graph_unit/y_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/graph_unit/ball_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.289%)  route 0.159ns (38.711%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.567     0.569    game/graph_unit/CLK
    SLICE_X33Y89         FDPE                                         r  game/graph_unit/y_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y89         FDPE (Prop_fdpe_C_Q)         0.141     0.710 r  game/graph_unit/y_delta_reg_reg[2]/Q
                         net (fo=3, routed)           0.159     0.869    game/graph_unit/y_delta_reg[2]
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.045     0.914 r  game/graph_unit/ball_y_next_carry_i_7/O
                         net (fo=1, routed)           0.000     0.914    game/graph_unit/ball_y_next_carry_i_7_n_0
    SLICE_X34Y89         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.980 r  game/graph_unit/ball_y_next_carry/O[1]
                         net (fo=1, routed)           0.000     0.980    game/graph_unit/ball_y_next_carry_n_6
    SLICE_X34Y89         FDCE                                         r  game/graph_unit/ball_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.837     0.839    game/graph_unit/CLK
    SLICE_X34Y89         FDCE                                         r  game/graph_unit/ball_y_reg_reg[2]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X34Y89         FDCE (Hold_fdce_C_D)         0.134     0.739    game/graph_unit/ball_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 game/vsync_unit/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/vsync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.572%)  route 0.168ns (47.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560     0.562    game/vsync_unit/CLK
    SLICE_X41Y82         FDCE                                         r  game/vsync_unit/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y82         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  game/vsync_unit/v_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.168     0.870    game/vsync_unit/Q[0]
    SLICE_X40Y82         LUT5 (Prop_lut5_I2_O)        0.045     0.915 r  game/vsync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.915    game/vsync_unit/p_0_in__1[4]
    SLICE_X40Y82         FDCE                                         r  game/vsync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.830     0.832    game/vsync_unit/CLK
    SLICE_X40Y82         FDCE                                         r  game/vsync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.257     0.575    
    SLICE_X40Y82         FDCE (Hold_fdce_C_D)         0.091     0.666    game/vsync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 game/text_unit/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/text_unit/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.567     0.569    game/text_unit/CLK
    SLICE_X30Y88         FDRE                                         r  game/text_unit/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y88         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  game/text_unit/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.847    game/text_unit/counter_reg_n_0_[10]
    SLICE_X30Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.957 r  game/text_unit/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.957    game/text_unit/counter_reg[8]_i_1_n_5
    SLICE_X30Y88         FDRE                                         r  game/text_unit/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.838     0.840    game/text_unit/CLK
    SLICE_X30Y88         FDRE                                         r  game/text_unit/counter_reg[10]/C
                         clock pessimism             -0.271     0.569    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.134     0.703    game/text_unit/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 game/text_unit/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/text_unit/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.567     0.569    game/text_unit/CLK
    SLICE_X30Y89         FDRE                                         r  game/text_unit/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y89         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  game/text_unit/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.847    game/text_unit/counter_reg_n_0_[14]
    SLICE_X30Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.957 r  game/text_unit/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.957    game/text_unit/counter_reg[12]_i_1_n_5
    SLICE_X30Y89         FDRE                                         r  game/text_unit/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.838     0.840    game/text_unit/CLK
    SLICE_X30Y89         FDRE                                         r  game/text_unit/counter_reg[14]/C
                         clock pessimism             -0.271     0.569    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.134     0.703    game/text_unit/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 game/text_unit/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/text_unit/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.568     0.570    game/text_unit/CLK
    SLICE_X30Y90         FDRE                                         r  game/text_unit/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164     0.734 r  game/text_unit/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     0.848    game/text_unit/counter_reg_n_0_[18]
    SLICE_X30Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.958 r  game/text_unit/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.958    game/text_unit/counter_reg[16]_i_1_n_5
    SLICE_X30Y90         FDRE                                         r  game/text_unit/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.839     0.841    game/text_unit/CLK
    SLICE_X30Y90         FDRE                                         r  game/text_unit/counter_reg[18]/C
                         clock pessimism             -0.271     0.570    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.134     0.704    game/text_unit/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 game/counter_unit/dig0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            game/counter_unit/dig0_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.566     0.568    game/counter_unit/CLK
    SLICE_X31Y87         FDCE                                         r  game/counter_unit/dig0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDCE (Prop_fdce_C_Q)         0.141     0.709 r  game/counter_unit/dig0_reg_reg[0]/Q
                         net (fo=6, routed)           0.179     0.888    game/counter_unit/Q[0]
    SLICE_X31Y87         LUT5 (Prop_lut5_I1_O)        0.042     0.930 r  game/counter_unit/dig0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.930    game/counter_unit/dig0_next[2]
    SLICE_X31Y87         FDCE                                         r  game/counter_unit/dig0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.903     0.903    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.646    -0.743 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.716    -0.027    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.836     0.838    game/counter_unit/CLK
    SLICE_X31Y87         FDCE                                         r  game/counter_unit/dig0_reg_reg[2]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X31Y87         FDCE (Hold_fdce_C_D)         0.107     0.675    game/counter_unit/dig0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkwizard/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y26    game/text_unit/font_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clkwizard/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y88    game/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y90    game/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X36Y89    game/ball_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X34Y88    game/ball_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y87    game/counter_unit/dig0_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y87    game/counter_unit/dig0_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X31Y87    game/counter_unit/dig0_reg_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y90    game/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y90    game/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y89    game/ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y89    game/ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y87    game/counter_unit/dig0_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y87    game/counter_unit/dig0_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y90    game/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y89    game/ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X36Y89    game/ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X34Y88    game/ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y87    game/counter_unit/dig0_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y87    game/counter_unit/dig0_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X31Y87    game/counter_unit/dig0_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkwizard/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clkwizard/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  clkwizard/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.669ns (48.232%)  route 1.791ns (51.768%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.968     8.687    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.928    snake0/divider/clkin
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[28]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.611    14.557    snake0/divider/a_reg[28]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.669ns (48.232%)  route 1.791ns (51.768%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.968     8.687    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.928    snake0/divider/clkin
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[29]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.611    14.557    snake0/divider/a_reg[29]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.669ns (48.232%)  route 1.791ns (51.768%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.968     8.687    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.928    snake0/divider/clkin
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[30]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.611    14.557    snake0/divider/a_reg[30]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.669ns (48.232%)  route 1.791ns (51.768%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.968     8.687    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.928    snake0/divider/clkin
    SLICE_X52Y98         FDRE                                         r  snake0/divider/a_reg[31]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDRE (Setup_fdre_C_R)       -0.611    14.557    snake0/divider/a_reg[31]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.669ns (48.057%)  route 1.804ns (51.943%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.981     8.700    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.926    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[0]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.611    14.580    snake0/divider/a_reg[0]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.669ns (48.057%)  route 1.804ns (51.943%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.981     8.700    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.926    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[1]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.611    14.580    snake0/divider/a_reg[1]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.669ns (48.057%)  route 1.804ns (51.943%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.981     8.700    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.926    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[2]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.611    14.580    snake0/divider/a_reg[2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.473ns  (logic 1.669ns (48.057%)  route 1.804ns (51.943%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.981     8.700    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.926    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
                         clock pessimism              0.301    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X52Y91         FDRE (Setup_fdre_C_R)       -0.611    14.580    snake0/divider/a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.669ns (50.089%)  route 1.663ns (49.911%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.840     8.559    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y92         FDRE                                         r  snake0/divider/a_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.926    snake0/divider/clkin
    SLICE_X52Y92         FDRE                                         r  snake0/divider/a_reg[4]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.611    14.555    snake0/divider/a_reg[4]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 snake0/divider/a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/divider/a_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.332ns  (logic 1.669ns (50.089%)  route 1.663ns (49.911%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.624     5.227    snake0/divider/clkin
    SLICE_X52Y91         FDRE                                         r  snake0/divider/a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  snake0/divider/a_reg[3]/Q
                         net (fo=3, routed)           0.823     6.506    snake0/divider/a_reg[3]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.630 r  snake0/divider/a1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.630    snake0/divider/a1_carry_i_5_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.162 r  snake0/divider/a1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    snake0/divider/a1_carry_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  snake0/divider/a1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.276    snake0/divider/a1_carry__0_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  snake0/divider/a1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.390    snake0/divider/a1_carry__1_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     7.719 r  snake0/divider/a1_carry__2/O[3]
                         net (fo=33, routed)          0.840     8.559    snake0/divider/a1_carry__2_n_4
    SLICE_X52Y92         FDRE                                         r  snake0/divider/a_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.503    14.926    snake0/divider/clkin
    SLICE_X52Y92         FDRE                                         r  snake0/divider/a_reg[5]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X52Y92         FDRE (Setup_fdre_C_R)       -0.611    14.555    snake0/divider/a_reg[5]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  5.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/update_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y96         FDRE                                         r  snake0/upd/check_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[12]/Q
                         net (fo=2, routed)           0.099     1.725    snake0/upd/check_reg[12]
    SLICE_X50Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.770 r  snake0/upd/check[0]_i_1/O
                         net (fo=25, routed)          0.000     1.770    snake0/upd/check[0]_i_1_n_0
    SLICE_X50Y96         FDRE                                         r  snake0/upd/update_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X50Y96         FDRE                                         r  snake0/upd/update_clk_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.617    snake0/upd/update_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y93         FDRE                                         r  snake0/upd/check_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    snake0/upd/check_reg_n_0_[3]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  snake0/upd/check_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.842    snake0/upd/check_reg[0]_i_2_n_4
    SLICE_X51Y93         FDRE                                         r  snake0/upd/check_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y93         FDRE                                         r  snake0/upd/check_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    snake0/upd/check_reg_n_0_[7]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  snake0/upd/check_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    snake0/upd/check_reg[4]_i_1_n_4
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[4]/Q
                         net (fo=1, routed)           0.105     1.731    snake0/upd/check_reg_n_0_[4]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  snake0/upd/check_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    snake0/upd/check_reg[4]_i_1_n_7
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y95         FDRE                                         r  snake0/upd/check_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[8]/Q
                         net (fo=1, routed)           0.105     1.731    snake0/upd/check_reg_n_0_[8]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  snake0/upd/check_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    snake0/upd/check_reg[8]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  snake0/upd/check_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y95         FDRE                                         r  snake0/upd/check_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y93         FDRE                                         r  snake0/upd/check_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[2]/Q
                         net (fo=1, routed)           0.109     1.735    snake0/upd/check_reg_n_0_[2]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  snake0/upd/check_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.846    snake0/upd/check_reg[0]_i_2_n_5
    SLICE_X51Y93         FDRE                                         r  snake0/upd/check_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y93         FDRE                                         r  snake0/upd/check_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[6]/Q
                         net (fo=1, routed)           0.109     1.735    snake0/upd/check_reg_n_0_[6]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  snake0/upd/check_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    snake0/upd/check_reg[4]_i_1_n_5
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y94         FDRE                                         r  snake0/upd/check_reg[6]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y96         FDRE                                         r  snake0/upd/check_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[15]/Q
                         net (fo=2, routed)           0.117     1.743    snake0/upd/check_reg[15]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  snake0/upd/check_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    snake0/upd/check_reg[12]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  snake0/upd/check_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y96         FDRE                                         r  snake0/upd/check_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.566     1.485    snake0/upd/clkin
    SLICE_X51Y98         FDRE                                         r  snake0/upd/check_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  snake0/upd/check_reg[23]/Q
                         net (fo=2, routed)           0.117     1.744    snake0/upd/check_reg[23]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  snake0/upd/check_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    snake0/upd/check_reg[20]_i_1_n_4
    SLICE_X51Y98         FDRE                                         r  snake0/upd/check_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.836     2.001    snake0/upd/clkin
    SLICE_X51Y98         FDRE                                         r  snake0/upd/check_reg[23]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.590    snake0/upd/check_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake0/upd/check_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake0/upd/check_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.565     1.484    snake0/upd/clkin
    SLICE_X51Y95         FDRE                                         r  snake0/upd/check_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  snake0/upd/check_reg[11]/Q
                         net (fo=2, routed)           0.120     1.746    snake0/upd/check_reg[11]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  snake0/upd/check_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    snake0/upd/check_reg[8]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  snake0/upd/check_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.835     2.000    snake0/upd/clkin
    SLICE_X51Y95         FDRE                                         r  snake0/upd/check_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    snake0/upd/check_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y81    blue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y81    blue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y87    blue_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y91    blue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y93    snake0/upd/check_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    snake0/upd/check_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    snake0/upd/check_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    snake0/upd/check_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    snake0/upd/check_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    red_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    red_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y96    snake0/divider/VGA_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    snake0/divider/a_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y93    snake0/divider/a_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    snake0/divider/a_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    snake0/divider/a_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    blue_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    blue_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    blue_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y81    blue_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    blue_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y87    blue_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y91    blue_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y91    blue_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    snake0/upd/check_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y93    snake0/upd/check_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 1.669ns (17.932%)  route 7.638ns (82.068%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         4.151     6.299    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X72Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.423 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.423    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_17_n_0
    SLICE_X72Y18         MUXF7 (Prop_muxf7_I0_O)      0.212     6.635 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8/O
                         net (fo=1, routed)           2.671     9.306    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_8_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I3_O)        0.299     9.605 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.605    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X68Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     9.822 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.816    10.639    nolabel_line91/U2/douta[3]
    SLICE_X68Y80         LUT4 (Prop_lut4_I3_O)        0.299    10.938 r  nolabel_line91/U2/green[1]_i_1/O
                         net (fo=1, routed)           0.000    10.938    nolabel_line91_n_3
    SLICE_X68Y80         FDSE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.924    clkin_IBUF_BUFG
    SLICE_X68Y80         FDSE                                         r  green_reg[1]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.216    14.707    
    SLICE_X68Y80         FDSE (Setup_fdse_C_D)        0.029    14.736    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 1.674ns (18.188%)  route 7.530ns (81.812%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         3.998     6.147    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X72Y17         LUT6 (Prop_lut6_I2_O)        0.124     6.271 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.271    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_18_n_0
    SLICE_X72Y17         MUXF7 (Prop_muxf7_I1_O)      0.217     6.488 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_8/O
                         net (fo=1, routed)           2.670     9.158    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_8_n_0
    SLICE_X68Y72         LUT5 (Prop_lut5_I3_O)        0.299     9.457 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.457    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_2_n_0
    SLICE_X68Y72         MUXF7 (Prop_muxf7_I1_O)      0.217     9.674 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.861    10.535    nolabel_line91/U2/douta[1]
    SLICE_X68Y81         LUT5 (Prop_lut5_I1_O)        0.299    10.834 r  nolabel_line91/U2/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    10.834    nolabel_line91_n_5
    SLICE_X68Y81         FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.925    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  blue_reg[1]/C
                         clock pessimism              0.000    14.925    
                         clock uncertainty           -0.216    14.708    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.031    14.739    blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 1.674ns (18.684%)  route 7.285ns (81.316%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         3.827     5.976    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X72Y16         LUT6 (Prop_lut6_I2_O)        0.124     6.100 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.100    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_18_n_0
    SLICE_X72Y16         MUXF7 (Prop_muxf7_I1_O)      0.217     6.317 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_8/O
                         net (fo=1, routed)           2.388     8.705    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_8_n_0
    SLICE_X68Y71         LUT5 (Prop_lut5_I3_O)        0.299     9.004 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.004    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X68Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     9.221 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.070    10.291    nolabel_line91/U2/douta[2]
    SLICE_X68Y80         LUT4 (Prop_lut4_I3_O)        0.299    10.590 r  nolabel_line91/U2/green[0]_i_1/O
                         net (fo=1, routed)           0.000    10.590    nolabel_line91_n_4
    SLICE_X68Y80         FDSE                                         r  green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.924    clkin_IBUF_BUFG
    SLICE_X68Y80         FDSE                                         r  green_reg[0]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.216    14.707    
    SLICE_X68Y80         FDSE (Setup_fdse_C_D)        0.031    14.738    green_reg[0]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 1.701ns (19.201%)  route 7.158ns (80.799%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         3.775     5.924    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X71Y18         LUT6 (Prop_lut6_I2_O)        0.124     6.048 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_18/O
                         net (fo=1, routed)           0.000     6.048    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_18_n_0
    SLICE_X71Y18         MUXF7 (Prop_muxf7_I1_O)      0.217     6.265 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_8/O
                         net (fo=1, routed)           2.305     8.570    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_8_n_0
    SLICE_X67Y72         LUT5 (Prop_lut5_I3_O)        0.299     8.869 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.869    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X67Y72         MUXF7 (Prop_muxf7_I1_O)      0.245     9.114 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.077    10.191    nolabel_line91/U2/douta[5]
    SLICE_X68Y81         LUT5 (Prop_lut5_I2_O)        0.298    10.489 r  nolabel_line91/U2/red[0]_i_1/O
                         net (fo=1, routed)           0.000    10.489    nolabel_line91_n_9
    SLICE_X68Y81         FDRE                                         r  red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.925    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  red_reg[0]/C
                         clock pessimism              0.000    14.925    
                         clock uncertainty           -0.216    14.708    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.031    14.739    red_reg[0]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                         -10.489    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.417ns (16.039%)  route 7.418ns (83.961%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.618     1.620    nolabel_line91/U2/CLK
    SLICE_X48Y71         FDCE                                         r  nolabel_line91/U2/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDCE (Prop_fdce_C_Q)         0.419     2.039 f  nolabel_line91/U2/vc_reg[3]/Q
                         net (fo=8, routed)           1.645     3.685    nolabel_line91/U2/vc[3]
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.299     3.984 r  nolabel_line91/U2/vc[8]_i_2__0/O
                         net (fo=9, routed)           1.028     5.012    nolabel_line91/U2/vc[8]_i_2__0_n_0
    SLICE_X49Y71         LUT5 (Prop_lut5_I3_O)        0.119     5.131 f  nolabel_line91/U2/vc[9]_i_2__0/O
                         net (fo=2, routed)           1.095     6.226    nolabel_line91/U2/vc[9]_i_2__0_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I0_O)        0.332     6.558 r  nolabel_line91/U2/vidon_i_2__0/O
                         net (fo=2, routed)           1.413     7.971    nolabel_line91/U2/vidon_i_2__0_n_0
    SLICE_X48Y72         LUT4 (Prop_lut4_I0_O)        0.124     8.095 r  nolabel_line91/U2/red[2]_i_2/O
                         net (fo=8, routed)           2.235    10.331    nolabel_line91/U2/red[2]_i_2_n_0
    SLICE_X68Y81         LUT5 (Prop_lut5_I4_O)        0.124    10.455 r  nolabel_line91/U2/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    10.455    nolabel_line91_n_6
    SLICE_X68Y81         FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.925    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.000    14.925    
                         clock uncertainty           -0.216    14.708    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.029    14.737    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 1.803ns (20.530%)  route 6.979ns (79.470%))
  Logic Levels:           6  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         4.065     6.214    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X65Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.338 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     6.338    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_29_n_0
    SLICE_X65Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     6.550 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     6.550    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_14_n_0
    SLICE_X65Y40         MUXF8 (Prop_muxf8_I1_O)      0.094     6.644 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           1.718     8.362    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X67Y72         LUT6 (Prop_lut6_I3_O)        0.316     8.678 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.678    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X67Y72         MUXF7 (Prop_muxf7_I0_O)      0.212     8.890 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.196    10.086    nolabel_line91/U2/douta[4]
    SLICE_X68Y80         LUT4 (Prop_lut4_I3_O)        0.327    10.413 r  nolabel_line91/U2/green[2]_i_1/O
                         net (fo=1, routed)           0.000    10.413    nolabel_line91_n_2
    SLICE_X68Y80         FDSE                                         r  green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.924    clkin_IBUF_BUFG
    SLICE_X68Y80         FDSE                                         r  green_reg[2]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.216    14.707    
    SLICE_X68Y80         FDSE (Setup_fdse_C_D)        0.075    14.782    green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 1.655ns (19.237%)  route 6.948ns (80.763%))
  Logic Levels:           4  (LUT5=2 MUXF7=2)
  Clock Path Skew:        3.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y96         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y96         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=80, routed)          3.892     6.040    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X71Y18         MUXF7 (Prop_muxf7_S_O)       0.296     6.336 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8/O
                         net (fo=1, routed)           2.143     8.479    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_8_n_0
    SLICE_X68Y73         LUT5 (Prop_lut5_I3_O)        0.298     8.777 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.777    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X68Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     9.022 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.914     9.936    nolabel_line91/U2/douta[7]
    SLICE_X67Y80         LUT5 (Prop_lut5_I2_O)        0.298    10.234 r  nolabel_line91/U2/red[2]_i_1__0/O
                         net (fo=1, routed)           0.000    10.234    nolabel_line91_n_7
    SLICE_X67Y80         FDRE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.501    14.924    clkin_IBUF_BUFG
    SLICE_X67Y80         FDRE                                         r  red_reg[2]/C
                         clock pessimism              0.000    14.924    
                         clock uncertainty           -0.216    14.707    
    SLICE_X67Y80         FDRE (Setup_fdre_C_D)        0.029    14.736    red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                         -10.234    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 1.843ns (21.474%)  route 6.739ns (78.526%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.628     1.630    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y95         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.518     2.148 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=152, routed)         4.100     6.249    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X63Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.373 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_28/O
                         net (fo=1, routed)           0.000     6.373    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_28_n_0
    SLICE_X63Y40         MUXF7 (Prop_muxf7_I1_O)      0.245     6.618 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     6.618    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_n_0
    SLICE_X63Y40         MUXF8 (Prop_muxf8_I0_O)      0.104     6.722 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5/O
                         net (fo=1, routed)           1.607     8.329    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_5_n_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I3_O)        0.316     8.645 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.645    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_1_n_0
    SLICE_X68Y72         MUXF7 (Prop_muxf7_I0_O)      0.238     8.883 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           1.032     9.915    nolabel_line91/U2/douta[6]
    SLICE_X68Y81         LUT5 (Prop_lut5_I2_O)        0.298    10.213 r  nolabel_line91/U2/red[1]_i_1/O
                         net (fo=1, routed)           0.000    10.213    nolabel_line91_n_8
    SLICE_X68Y81         FDRE                                         r  red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.502    14.925    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  red_reg[1]/C
                         clock pessimism              0.000    14.925    
                         clock uncertainty           -0.216    14.708    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.032    14.740    red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.580ns (8.122%)  route 6.561ns (91.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.615     1.617    nolabel_line91/U2/CLK
    SLICE_X48Y72         FDCE                                         r  nolabel_line91/U2/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.456     2.073 r  nolabel_line91/U2/vsync_reg/Q
                         net (fo=1, routed)           6.561     8.634    game/vsync_unit/vsyncMenu
    SLICE_X44Y82         LUT5 (Prop_lut5_I4_O)        0.124     8.758 r  game/vsync_unit/vsync_i_1__1/O
                         net (fo=1, routed)           0.000     8.758    game_n_1
    SLICE_X44Y82         FDRE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.930    clkin_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  vsync_reg/C
                         clock pessimism              0.000    14.930    
                         clock uncertainty           -0.216    14.713    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.029    14.742    vsync_reg
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 nolabel_line91/U2/hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.580ns (9.628%)  route 5.444ns (90.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.616     1.618    nolabel_line91/U2/CLK
    SLICE_X44Y72         FDCE                                         r  nolabel_line91/U2/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDCE (Prop_fdce_C_Q)         0.456     2.074 r  nolabel_line91/U2/hsync_reg/Q
                         net (fo=2, routed)           5.444     7.518    game/vsync_unit/hsyncMenu
    SLICE_X42Y81         LUT5 (Prop_lut5_I4_O)        0.124     7.642 r  game/vsync_unit/hsync_i_1__0/O
                         net (fo=1, routed)           0.000     7.642    game_n_0
    SLICE_X42Y81         FDRE                                         r  hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.928    clkin_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  hsync_reg/C
                         clock pessimism              0.000    14.928    
                         clock uncertainty           -0.216    14.711    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)        0.077    14.788    hsync_reg
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -7.642    
  -------------------------------------------------------------------
                         slack                                  7.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 1.084ns (25.472%)  route 3.172ns (74.528%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.534     1.537    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.005 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.200     3.204    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[592]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.100     3.304 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_7/O
                         net (fo=1, routed)           1.101     4.405    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_7_n_0
    SLICE_X67Y71         LUT5 (Prop_lut5_I1_O)        0.100     4.505 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.505    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X67Y71         MUXF7 (Prop_muxf7_I1_O)      0.175     4.680 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.871     5.551    nolabel_line91/U2/douta[0]
    SLICE_X68Y81         LUT5 (Prop_lut5_I1_O)        0.241     5.792 r  nolabel_line91/U2/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     5.792    nolabel_line91_n_6
    SLICE_X68Y81         FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.622     5.225    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.216     5.441    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.269     5.710    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           5.792    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.480ns (36.238%)  route 2.604ns (63.762%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        3.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.709     1.712    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.468     2.180 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.430     2.611    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[249]
    SLICE_X62Y42         LUT6 (Prop_lut6_I0_O)        0.100     2.711 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.711    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_30_n_0
    SLICE_X62Y42         MUXF7 (Prop_muxf7_I1_O)      0.172     2.883 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.883    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X62Y42         MUXF8 (Prop_muxf8_I1_O)      0.071     2.954 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.445     4.398    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X68Y72         LUT6 (Prop_lut6_I3_O)        0.257     4.655 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.655    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X68Y72         MUXF7 (Prop_muxf7_I0_O)      0.171     4.826 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.729     5.555    nolabel_line91/U2/douta[1]
    SLICE_X68Y81         LUT5 (Prop_lut5_I1_O)        0.241     5.796 r  nolabel_line91/U2/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     5.796    nolabel_line91_n_5
    SLICE_X68Y81         FDRE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.622     5.225    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  blue_reg[1]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.216     5.441    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.270     5.711    blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.796    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.107ns (25.988%)  route 3.153ns (74.012%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.540     1.543    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.468     2.011 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           1.074     3.084    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[581]
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.100     3.184 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           1.171     4.356    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X67Y72         LUT5 (Prop_lut5_I1_O)        0.100     4.456 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.456    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_2_n_0
    SLICE_X67Y72         MUXF7 (Prop_muxf7_I1_O)      0.198     4.654 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.907     5.561    nolabel_line91/U2/douta[5]
    SLICE_X68Y81         LUT5 (Prop_lut5_I2_O)        0.241     5.802 r  nolabel_line91/U2/red[0]_i_1/O
                         net (fo=1, routed)           0.000     5.802    nolabel_line91_n_9
    SLICE_X68Y81         FDRE                                         r  red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.622     5.225    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  red_reg[0]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.216     5.441    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.270     5.711    red_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.802    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 1.107ns (25.598%)  route 3.217ns (74.402%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.534     1.537    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.468     2.005 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.102     3.107    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta_array[598]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.100     3.207 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7/O
                         net (fo=1, routed)           1.216     4.422    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_n_0
    SLICE_X68Y72         LUT5 (Prop_lut5_I1_O)        0.100     4.522 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.522    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X68Y72         MUXF7 (Prop_muxf7_I1_O)      0.198     4.720 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.900     5.620    nolabel_line91/U2/douta[6]
    SLICE_X68Y81         LUT5 (Prop_lut5_I2_O)        0.241     5.861 r  nolabel_line91/U2/red[1]_i_1/O
                         net (fo=1, routed)           0.000     5.861    nolabel_line91_n_8
    SLICE_X68Y81         FDRE                                         r  red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.622     5.225    clkin_IBUF_BUFG
    SLICE_X68Y81         FDRE                                         r  red_reg[1]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.216     5.441    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.271     5.712    red_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.712    
                         arrival time                           5.861    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.901ns (20.462%)  route 3.502ns (79.538%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.497     1.500    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y71         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          2.507     4.375    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X67Y72         LUT6 (Prop_lut6_I2_O)        0.100     4.475 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.475    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X67Y72         MUXF7 (Prop_muxf7_I0_O)      0.171     4.646 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.995     5.641    nolabel_line91/U2/douta[4]
    SLICE_X68Y80         LUT4 (Prop_lut4_I3_O)        0.263     5.904 r  nolabel_line91/U2/green[2]_i_1/O
                         net (fo=1, routed)           0.000     5.904    nolabel_line91_n_2
    SLICE_X68Y80         FDSE                                         r  green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.621     5.224    clkin_IBUF_BUFG
    SLICE_X68Y80         FDSE                                         r  green_reg[2]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.216     5.440    
    SLICE_X68Y80         FDSE (Hold_fdse_C_D)         0.289     5.729    green_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.729    
                         arrival time                           5.904    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/vidon_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 0.567ns (12.761%)  route 3.876ns (87.239%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.496     1.499    nolabel_line91/U2/CLK
    SLICE_X48Y72         FDCE                                         r  nolabel_line91/U2/vidon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.367     1.866 r  nolabel_line91/U2/vidon_reg/Q
                         net (fo=1, routed)           2.233     4.099    nolabel_line91/U2/vidon
    SLICE_X48Y72         LUT4 (Prop_lut4_I3_O)        0.100     4.199 r  nolabel_line91/U2/red[2]_i_2/O
                         net (fo=8, routed)           1.644     5.843    nolabel_line91/U2/red[2]_i_2_n_0
    SLICE_X67Y80         LUT5 (Prop_lut5_I1_O)        0.100     5.943 r  nolabel_line91/U2/red[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.943    nolabel_line91_n_7
    SLICE_X67Y80         FDRE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.621     5.224    clkin_IBUF_BUFG
    SLICE_X67Y80         FDRE                                         r  red_reg[2]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.216     5.440    
    SLICE_X67Y80         FDRE (Hold_fdre_C_D)         0.269     5.709    red_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           5.943    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.883ns (19.712%)  route 3.597ns (80.288%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        3.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.497     1.500    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X68Y71         FDRE                                         r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDRE (Prop_fdre_C_Q)         0.367     1.867 f  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/Q
                         net (fo=16, routed)          2.905     4.773    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[5]
    SLICE_X68Y73         LUT5 (Prop_lut5_I4_O)        0.100     4.873 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.873    nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_2_n_0
    SLICE_X68Y73         MUXF7 (Prop_muxf7_I1_O)      0.175     5.048 r  nolabel_line91/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.691     5.739    nolabel_line91/U2/douta[3]
    SLICE_X68Y80         LUT4 (Prop_lut4_I3_O)        0.241     5.980 r  nolabel_line91/U2/green[1]_i_1/O
                         net (fo=1, routed)           0.000     5.980    nolabel_line91_n_3
    SLICE_X68Y80         FDSE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.621     5.224    clkin_IBUF_BUFG
    SLICE_X68Y80         FDSE                                         r  green_reg[1]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.216     5.440    
    SLICE_X68Y80         FDSE (Hold_fdse_C_D)         0.269     5.709    green_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           5.980    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/vidon_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.567ns (12.482%)  route 3.976ns (87.518%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.224ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         1.496     1.499    nolabel_line91/U2/CLK
    SLICE_X48Y72         FDCE                                         r  nolabel_line91/U2/vidon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.367     1.866 r  nolabel_line91/U2/vidon_reg/Q
                         net (fo=1, routed)           2.233     4.099    nolabel_line91/U2/vidon
    SLICE_X48Y72         LUT4 (Prop_lut4_I3_O)        0.100     4.199 r  nolabel_line91/U2/red[2]_i_2/O
                         net (fo=8, routed)           1.743     5.942    nolabel_line91/U2/red[2]_i_2_n_0
    SLICE_X68Y80         LUT4 (Prop_lut4_I0_O)        0.100     6.042 r  nolabel_line91/U2/green[0]_i_1/O
                         net (fo=1, routed)           0.000     6.042    nolabel_line91_n_4
    SLICE_X68Y80         FDSE                                         r  green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.621     5.224    clkin_IBUF_BUFG
    SLICE_X68Y80         FDSE                                         r  green_reg[0]/C
                         clock pessimism              0.000     5.224    
                         clock uncertainty            0.216     5.440    
    SLICE_X68Y80         FDSE (Hold_fdse_C_D)         0.270     5.710    green_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.710    
                         arrival time                           6.042    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/hsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.449ns  (logic 0.186ns (7.595%)  route 2.263ns (92.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.556     0.558    nolabel_line91/U2/CLK
    SLICE_X44Y72         FDCE                                         r  nolabel_line91/U2/hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  nolabel_line91/U2/hsync_reg/Q
                         net (fo=2, routed)           2.263     2.962    game/vsync_unit/hsyncMenu
    SLICE_X42Y81         LUT5 (Prop_lut5_I4_O)        0.045     3.007 r  game/vsync_unit/hsync_i_1__0/O
                         net (fo=1, routed)           0.000     3.007    game_n_0
    SLICE_X42Y81         FDRE                                         r  hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.994    clkin_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  hsync_reg/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.216     2.210    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.120     2.330    hsync_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 nolabel_line91/U2/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.186ns (6.412%)  route 2.715ns (93.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout1_buf/O
                         net (fo=188, routed)         0.554     0.556    nolabel_line91/U2/CLK
    SLICE_X48Y72         FDCE                                         r  nolabel_line91/U2/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  nolabel_line91/U2/vsync_reg/Q
                         net (fo=1, routed)           2.715     3.412    game/vsync_unit/vsyncMenu
    SLICE_X44Y82         LUT5 (Prop_lut5_I4_O)        0.045     3.457 r  game/vsync_unit/vsync_i_1__1/O
                         net (fo=1, routed)           0.000     3.457    game_n_1
    SLICE_X44Y82         FDRE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.995    clkin_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  vsync_reg/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.216     2.211    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.091     2.302    vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           3.457    
  -------------------------------------------------------------------
                         slack                                  1.154    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 game/vsync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.580ns (8.144%)  route 6.542ns (91.856%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.628     1.630    game/vsync_unit/CLK
    SLICE_X39Y82         FDCE                                         r  game/vsync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.456     2.086 r  game/vsync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           6.542     8.628    game/vsync_unit/hsyncPong
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.124     8.752 r  game/vsync_unit/hsync_i_1__0/O
                         net (fo=1, routed)           0.000     8.752    game_n_0
    SLICE_X42Y81         FDRE                                         r  hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.505    14.928    clkin_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  hsync_reg/C
                         clock pessimism              0.000    14.928    
                         clock uncertainty           -0.205    14.723    
    SLICE_X42Y81         FDRE (Setup_fdre_C_D)        0.077    14.800    hsync_reg
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 game/vsync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 0.580ns (8.540%)  route 6.212ns (91.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.625     1.627    game/vsync_unit/CLK
    SLICE_X43Y83         FDCE                                         r  game/vsync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.456     2.083 r  game/vsync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           6.212     8.295    game/vsync_unit/vsyncPong
    SLICE_X44Y82         LUT5 (Prop_lut5_I0_O)        0.124     8.419 r  game/vsync_unit/vsync_i_1__1/O
                         net (fo=1, routed)           0.000     8.419    game_n_1
    SLICE_X44Y82         FDRE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.930    clkin_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  vsync_reg/C
                         clock pessimism              0.000    14.930    
                         clock uncertainty           -0.205    14.725    
    SLICE_X44Y82         FDRE (Setup_fdre_C_D)        0.029    14.754    vsync_reg
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             7.801ns  (required time - arrival time)
  Source:                 game/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.580ns (10.888%)  route 4.747ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.630     1.632    game/CLK
    SLICE_X40Y84         FDCE                                         r  game/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.456     2.088 r  game/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           4.747     6.836    game/rgbPong[0]
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.124     6.960 r  game/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     6.960    game_n_4
    SLICE_X44Y91         FDRE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.514    14.937    clkin_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  blue_reg[3]/C
                         clock pessimism              0.000    14.937    
                         clock uncertainty           -0.205    14.732    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.029    14.761    blue_reg[3]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  7.801    

Slack (MET) :             7.840ns  (required time - arrival time)
  Source:                 game/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 0.608ns (12.195%)  route 4.378ns (87.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.632     1.634    game/CLK
    SLICE_X39Y85         FDCE                                         r  game/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  game/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.613     4.704    game/rgbPong[2]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.152     4.856 r  game/red[3]_i_1/O
                         net (fo=1, routed)           1.764     6.620    game_n_2
    SLICE_X64Y91         FDRE                                         r  red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.511    14.934    clkin_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  red_reg[3]/C
                         clock pessimism              0.000    14.934    
                         clock uncertainty           -0.205    14.729    
    SLICE_X64Y91         FDRE (Setup_fdre_C_D)       -0.269    14.460    red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -6.620    
  -------------------------------------------------------------------
                         slack                                  7.840    

Slack (MET) :             7.942ns  (required time - arrival time)
  Source:                 game/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            green_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.580ns (11.202%)  route 4.598ns (88.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.832     1.832    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.939    -2.106 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -0.094    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.632     1.634    game/CLK
    SLICE_X39Y85         FDCE                                         r  game/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.456     2.090 r  game/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           4.598     6.688    game/rgbPong[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.124     6.812 r  game/green[3]_i_2/O
                         net (fo=1, routed)           0.000     6.812    game_n_3
    SLICE_X64Y85         FDSE                                         r  green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.507    14.930    clkin_IBUF_BUFG
    SLICE_X64Y85         FDSE                                         r  green_reg[3]/C
                         clock pessimism              0.000    14.930    
                         clock uncertainty           -0.205    14.725    
    SLICE_X64Y85         FDSE (Setup_fdse_C_D)        0.029    14.754    green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  7.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 game/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            green_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.467ns (10.774%)  route 3.868ns (89.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.231ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.510     1.513    game/CLK
    SLICE_X39Y85         FDCE                                         r  game/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.367     1.880 r  game/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           3.868     5.748    game/rgbPong[1]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.100     5.848 r  game/green[3]_i_2/O
                         net (fo=1, routed)           0.000     5.848    game_n_3
    SLICE_X64Y85         FDSE                                         r  green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.628     5.231    clkin_IBUF_BUFG
    SLICE_X64Y85         FDSE                                         r  green_reg[3]/C
                         clock pessimism              0.000     5.231    
                         clock uncertainty            0.205     5.436    
    SLICE_X64Y85         FDSE (Hold_fdse_C_D)         0.269     5.705    green_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.705    
                         arrival time                           5.848    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 game/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.489ns (11.663%)  route 3.704ns (88.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.705     1.705    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.711    -2.006 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.918    -0.088    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         1.510     1.513    game/CLK
    SLICE_X39Y85         FDCE                                         r  game/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.367     1.880 r  game/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.191     4.072    game/rgbPong[2]
    SLICE_X64Y85         LUT2 (Prop_lut2_I1_O)        0.122     4.194 r  game/red[3]_i_1/O
                         net (fo=1, routed)           1.512     5.706    game_n_2
    SLICE_X64Y91         FDRE                                         r  red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.632     5.235    clkin_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  red_reg[3]/C
                         clock pessimism              0.000     5.235    
                         clock uncertainty            0.205     5.440    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.029     5.469    red_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           5.706    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 game/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.186ns (9.379%)  route 1.797ns (90.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.562     0.564    game/CLK
    SLICE_X40Y84         FDCE                                         r  game/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  game/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           1.797     2.502    game/rgbPong[0]
    SLICE_X44Y91         LUT2 (Prop_lut2_I1_O)        0.045     2.547 r  game/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.547    game_n_4
    SLICE_X44Y91         FDRE                                         r  blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.837     2.002    clkin_IBUF_BUFG
    SLICE_X44Y91         FDRE                                         r  blue_reg[3]/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.205     2.207    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.091     2.298    blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 game/vsync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.186ns (6.804%)  route 2.548ns (93.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.560     0.562    game/vsync_unit/CLK
    SLICE_X39Y82         FDCE                                         r  game/vsync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  game/vsync_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.548     3.250    game/vsync_unit/hsyncPong
    SLICE_X42Y81         LUT5 (Prop_lut5_I0_O)        0.045     3.295 r  game/vsync_unit/hsync_i_1__0/O
                         net (fo=1, routed)           0.000     3.295    game_n_0
    SLICE_X42Y81         FDRE                                         r  hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.829     1.994    clkin_IBUF_BUFG
    SLICE_X42Y81         FDRE                                         r  hsync_reg/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.205     2.199    
    SLICE_X42Y81         FDRE (Hold_fdre_C_D)         0.120     2.319    hsync_reg
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 game/vsync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.186ns (6.817%)  route 2.543ns (93.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.114ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.629     0.629    clkwizard/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.316    -0.687 r  clkwizard/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.663    -0.024    clkwizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkwizard/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561     0.563    game/vsync_unit/CLK
    SLICE_X43Y83         FDCE                                         r  game/vsync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y83         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  game/vsync_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.543     3.246    game/vsync_unit/vsyncPong
    SLICE_X44Y82         LUT5 (Prop_lut5_I0_O)        0.045     3.291 r  game/vsync_unit/vsync_i_1__1/O
                         net (fo=1, routed)           0.000     3.291    game_n_1
    SLICE_X44Y82         FDRE                                         r  vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.830     1.995    clkin_IBUF_BUFG
    SLICE_X44Y82         FDRE                                         r  vsync_reg/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.205     2.200    
    SLICE_X44Y82         FDRE (Hold_fdre_C_D)         0.091     2.291    vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  1.000    





