#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffc3e5019d0 .scope module, "D_FF" "D_FF" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST"
    .port_info 1 /INPUT 1 "CLK"
    .port_info 2 /INPUT 4 "IN"
    .port_info 3 /OUTPUT 4 "OUT"
L_0x7ffc3e511fa0 .functor BUFZ 4, v0x7ffc3e511c80_0, C4<0000>, C4<0000>, C4<0000>;
o0x105413008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffc3e501bd0_0 .net "CLK", 0 0, o0x105413008;  0 drivers
v0x7ffc3e511c80_0 .var "D_FF_reg", 3 0;
o0x105413068 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7ffc3e511d20_0 .net "IN", 3 0, o0x105413068;  0 drivers
v0x7ffc3e511dd0_0 .net "OUT", 3 0, L_0x7ffc3e511fa0;  1 drivers
o0x1054130c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7ffc3e511e80_0 .net "RST", 0 0, o0x1054130c8;  0 drivers
E_0x7ffc3e501b90/0 .event negedge, v0x7ffc3e511e80_0;
E_0x7ffc3e501b90/1 .event posedge, v0x7ffc3e501bd0_0;
E_0x7ffc3e501b90 .event/or E_0x7ffc3e501b90/0, E_0x7ffc3e501b90/1;
    .scope S_0x7ffc3e5019d0;
T_0 ;
    %wait E_0x7ffc3e501b90;
    %load/vec4 v0x7ffc3e511e80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffc3e511c80_0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffc3e511d20_0;
    %store/vec4 v0x7ffc3e511c80_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/koki/workspace/tus/verilog/DigitalCircuit2/libs/D_FF.v";
