<profile>

<section name = "Vitis HLS Report for 'Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'" level="0">
<item name = "Date">Thu Oct  2 21:26:46 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">mhsa_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">versalhbm</item>
<item name = "Target device">xcv80-lsva4737-2MHP-e-S</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.875 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">38, 16390, 0.152 us, 65.560 us, 34, 16386, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TOKEN_STREAM_VALUE_MAC">36, 16388, 7, 2, 2, 16 ~ 8192, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 366, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 94, 2960, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 2369, -</column>
<column name="Register">-, -, 2754, 8, -</column>
<specialColumn name="Available SLR">2494, 3616, 1716138, 858069, 641</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">7482, 10848, 5148416, 2574208, 1925</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_1_primitive_dsp_1_U859">fadd_32ns_32ns_32_1_primitive_dsp_1, 0, 1, 0, 0, 0</column>
<column name="fadd_32ns_32ns_32_1_primitive_dsp_1_U860">fadd_32ns_32ns_32_1_primitive_dsp_1, 0, 1, 0, 0, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U861">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 47, 72, 0</column>
<column name="fmul_32ns_32ns_32_3_max_dsp_1_U862">fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 47, 72, 0</column>
<column name="sparsemux_25_4_32_1_1_U863">sparsemux_25_4_32_1_1, 0, 0, 0, 128, 0</column>
<column name="sparsemux_33_6_32_1_1_U864">sparsemux_33_6_32_1_1, 0, 0, 0, 672, 0</column>
<column name="sparsemux_33_6_32_1_1_U865">sparsemux_33_6_32_1_1, 0, 0, 0, 672, 0</column>
<column name="sparsemux_33_6_32_1_1_U866">sparsemux_33_6_32_1_1, 0, 0, 0, 672, 0</column>
<column name="sparsemux_33_6_32_1_1_U867">sparsemux_33_6_32_1_1, 0, 0, 0, 672, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_1_fu_1703_p2">+, 0, 0, 64, 64, 1</column>
<column name="add_ln142_fu_1666_p2">+, 0, 0, 68, 68, 1</column>
<column name="add_ln145_fu_1872_p2">+, 0, 0, 8, 7, 3</column>
<column name="ap_predicate_pred1022_state7">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_pred1314_state8">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln142_fu_1672_p2">icmp, 0, 0, 34, 68, 68</column>
<column name="icmp_ln148_fu_1759_p2">icmp, 0, 0, 1, 3, 1</column>
<column name="select_ln142_fu_1709_p3">select, 0, 0, 63, 1, 64</column>
<column name="select_ln145_fu_1695_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln148_1_fu_1968_p3">select, 0, 0, 29, 1, 32</column>
<column name="select_ln148_fu_1865_p3">select, 0, 0, 29, 1, 32</column>
<column name="v_val_1_fu_1975_p3">select, 0, 0, 29, 1, 32</column>
<column name="v_val_fu_1858_p3">select, 0, 0, 29, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 3, 1, 3</column>
<column name="ap_done_int">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">1, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">1, 2, 1, 2</column>
<column name="grp_fu_1292_p0">32, 3, 32, 96</column>
<column name="grp_fu_1296_p0">32, 3, 32, 96</column>
<column name="grp_fu_1300_p1">32, 3, 32, 96</column>
<column name="grp_fu_1305_p1">32, 3, 32, 96</column>
<column name="i_9_fu_304">8, 2, 7, 14</column>
<column name="indvar_flatten7_fu_312">118, 2, 68, 136</column>
<column name="mux_case_0588_i_i_i_fu_316">32, 2, 32, 64</column>
<column name="mux_case_10700_i_i_i_fu_452">32, 2, 32, 64</column>
<column name="mux_case_11732_i_i_i_fu_516">32, 2, 32, 64</column>
<column name="mux_case_12594_i_i_i_fu_328">32, 2, 32, 64</column>
<column name="mux_case_13670_i_i_i_fu_392">32, 2, 32, 64</column>
<column name="mux_case_14702_i_i_i_fu_456">32, 2, 32, 64</column>
<column name="mux_case_15734_i_i_i_fu_520">32, 2, 32, 64</column>
<column name="mux_case_16596_i_i_i_fu_332">32, 2, 32, 64</column>
<column name="mux_case_1664_i_i_i_fu_380">32, 2, 32, 64</column>
<column name="mux_case_17672_i_i_i_fu_396">32, 2, 32, 64</column>
<column name="mux_case_18704_i_i_i_fu_460">32, 2, 32, 64</column>
<column name="mux_case_19736_i_i_i_fu_524">32, 2, 32, 64</column>
<column name="mux_case_20598_i_i_i_fu_336">32, 2, 32, 64</column>
<column name="mux_case_21674_i_i_i_fu_400">32, 2, 32, 64</column>
<column name="mux_case_22706_i_i_i_fu_464">32, 2, 32, 64</column>
<column name="mux_case_23738_i_i_i_fu_528">32, 2, 32, 64</column>
<column name="mux_case_24600_i_i_i_fu_340">32, 2, 32, 64</column>
<column name="mux_case_25676_i_i_i_fu_404">32, 2, 32, 64</column>
<column name="mux_case_26708_i_i_i_fu_468">32, 2, 32, 64</column>
<column name="mux_case_2696_i_i_i_fu_444">32, 2, 32, 64</column>
<column name="mux_case_27740_i_i_i_fu_532">32, 2, 32, 64</column>
<column name="mux_case_28602_i_i_i_fu_344">32, 2, 32, 64</column>
<column name="mux_case_29678_i_i_i_fu_408">32, 2, 32, 64</column>
<column name="mux_case_30710_i_i_i_fu_472">32, 2, 32, 64</column>
<column name="mux_case_31742_i_i_i_fu_536">32, 2, 32, 64</column>
<column name="mux_case_32604_i_i_i_fu_348">32, 2, 32, 64</column>
<column name="mux_case_33680_i_i_i_fu_412">32, 2, 32, 64</column>
<column name="mux_case_34712_i_i_i_fu_476">32, 2, 32, 64</column>
<column name="mux_case_35744_i_i_i_fu_540">32, 2, 32, 64</column>
<column name="mux_case_36606_i_i_i_fu_352">32, 2, 32, 64</column>
<column name="mux_case_3728_i_i_i_fu_508">32, 2, 32, 64</column>
<column name="mux_case_37682_i_i_i_fu_416">32, 2, 32, 64</column>
<column name="mux_case_38714_i_i_i_fu_480">32, 2, 32, 64</column>
<column name="mux_case_39746_i_i_i_fu_544">32, 2, 32, 64</column>
<column name="mux_case_40608_i_i_i_fu_356">32, 2, 32, 64</column>
<column name="mux_case_41684_i_i_i_fu_420">32, 2, 32, 64</column>
<column name="mux_case_42716_i_i_i_fu_484">32, 2, 32, 64</column>
<column name="mux_case_43748_i_i_i_fu_548">32, 2, 32, 64</column>
<column name="mux_case_44610_i_i_i_fu_360">32, 2, 32, 64</column>
<column name="mux_case_45686_i_i_i_fu_424">32, 2, 32, 64</column>
<column name="mux_case_4590_i_i_i_fu_320">32, 2, 32, 64</column>
<column name="mux_case_46718_i_i_i_fu_488">32, 2, 32, 64</column>
<column name="mux_case_47750_i_i_i_fu_552">32, 2, 32, 64</column>
<column name="mux_case_48612_i_i_i_fu_364">32, 2, 32, 64</column>
<column name="mux_case_49688_i_i_i_fu_428">32, 2, 32, 64</column>
<column name="mux_case_50720_i_i_i_fu_492">32, 2, 32, 64</column>
<column name="mux_case_51752_i_i_i_fu_556">32, 2, 32, 64</column>
<column name="mux_case_52614_i_i_i_fu_368">32, 2, 32, 64</column>
<column name="mux_case_53690_i_i_i_fu_432">32, 2, 32, 64</column>
<column name="mux_case_54722_i_i_i_fu_496">32, 2, 32, 64</column>
<column name="mux_case_55754_i_i_i_fu_560">32, 2, 32, 64</column>
<column name="mux_case_56616_i_i_i_fu_372">32, 2, 32, 64</column>
<column name="mux_case_5666_i_i_i_fu_384">32, 2, 32, 64</column>
<column name="mux_case_57692_i_i_i_fu_436">32, 2, 32, 64</column>
<column name="mux_case_58724_i_i_i_fu_500">32, 2, 32, 64</column>
<column name="mux_case_59756_i_i_i_fu_564">32, 2, 32, 64</column>
<column name="mux_case_60618_i_i_i_fu_376">32, 2, 32, 64</column>
<column name="mux_case_61694_i_i_i_fu_440">32, 2, 32, 64</column>
<column name="mux_case_62726_i_i_i_fu_504">32, 2, 32, 64</column>
<column name="mux_case_63758_i_i_i_fu_568">32, 2, 32, 64</column>
<column name="mux_case_6698_i_i_i_fu_448">32, 2, 32, 64</column>
<column name="mux_case_7730_i_i_i_fu_512">32, 2, 32, 64</column>
<column name="mux_case_8592_i_i_i_fu_324">32, 2, 32, 64</column>
<column name="mux_case_9668_i_i_i_fu_388">32, 2, 32, 64</column>
<column name="t_fu_308">63, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln142_reg_3595">68, 0, 68, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_predicate_pred1022_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred1119_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1132_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1143_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1154_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1165_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1176_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1187_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1198_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1209_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1220_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1231_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1242_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1253_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1264_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1275_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred1314_state8">1, 0, 1, 0</column>
<column name="ap_predicate_pred790_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred813_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred826_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred839_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred852_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred865_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred878_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred891_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred904_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred917_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred930_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred943_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred956_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred969_state7">1, 0, 1, 0</column>
<column name="ap_predicate_pred982_state7">1, 0, 1, 0</column>
<column name="att_weight_reg_3738">32, 0, 32, 0</column>
<column name="i_9_fu_304">7, 0, 7, 0</column>
<column name="icmp_ln142_reg_3600">1, 0, 1, 0</column>
<column name="icmp_ln142_reg_3600_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln148_reg_3648">1, 0, 1, 0</column>
<column name="icmp_ln148_reg_3648_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten7_fu_312">68, 0, 68, 0</column>
<column name="mux_case_0588_i_i_i_fu_316">32, 0, 32, 0</column>
<column name="mux_case_10700_i_i_i_fu_452">32, 0, 32, 0</column>
<column name="mux_case_11732_i_i_i_fu_516">32, 0, 32, 0</column>
<column name="mux_case_12594_i_i_i_fu_328">32, 0, 32, 0</column>
<column name="mux_case_13670_i_i_i_fu_392">32, 0, 32, 0</column>
<column name="mux_case_14702_i_i_i_fu_456">32, 0, 32, 0</column>
<column name="mux_case_15734_i_i_i_fu_520">32, 0, 32, 0</column>
<column name="mux_case_16596_i_i_i_fu_332">32, 0, 32, 0</column>
<column name="mux_case_1664_i_i_i_fu_380">32, 0, 32, 0</column>
<column name="mux_case_17672_i_i_i_fu_396">32, 0, 32, 0</column>
<column name="mux_case_18704_i_i_i_fu_460">32, 0, 32, 0</column>
<column name="mux_case_19736_i_i_i_fu_524">32, 0, 32, 0</column>
<column name="mux_case_20598_i_i_i_fu_336">32, 0, 32, 0</column>
<column name="mux_case_21674_i_i_i_fu_400">32, 0, 32, 0</column>
<column name="mux_case_22706_i_i_i_fu_464">32, 0, 32, 0</column>
<column name="mux_case_23738_i_i_i_fu_528">32, 0, 32, 0</column>
<column name="mux_case_24600_i_i_i_fu_340">32, 0, 32, 0</column>
<column name="mux_case_25676_i_i_i_fu_404">32, 0, 32, 0</column>
<column name="mux_case_26708_i_i_i_fu_468">32, 0, 32, 0</column>
<column name="mux_case_2696_i_i_i_fu_444">32, 0, 32, 0</column>
<column name="mux_case_27740_i_i_i_fu_532">32, 0, 32, 0</column>
<column name="mux_case_28602_i_i_i_fu_344">32, 0, 32, 0</column>
<column name="mux_case_29678_i_i_i_fu_408">32, 0, 32, 0</column>
<column name="mux_case_30710_i_i_i_fu_472">32, 0, 32, 0</column>
<column name="mux_case_31742_i_i_i_fu_536">32, 0, 32, 0</column>
<column name="mux_case_32604_i_i_i_fu_348">32, 0, 32, 0</column>
<column name="mux_case_33680_i_i_i_fu_412">32, 0, 32, 0</column>
<column name="mux_case_34712_i_i_i_fu_476">32, 0, 32, 0</column>
<column name="mux_case_35744_i_i_i_fu_540">32, 0, 32, 0</column>
<column name="mux_case_36606_i_i_i_fu_352">32, 0, 32, 0</column>
<column name="mux_case_3728_i_i_i_fu_508">32, 0, 32, 0</column>
<column name="mux_case_37682_i_i_i_fu_416">32, 0, 32, 0</column>
<column name="mux_case_38714_i_i_i_fu_480">32, 0, 32, 0</column>
<column name="mux_case_39746_i_i_i_fu_544">32, 0, 32, 0</column>
<column name="mux_case_40608_i_i_i_fu_356">32, 0, 32, 0</column>
<column name="mux_case_41684_i_i_i_fu_420">32, 0, 32, 0</column>
<column name="mux_case_42716_i_i_i_fu_484">32, 0, 32, 0</column>
<column name="mux_case_43748_i_i_i_fu_548">32, 0, 32, 0</column>
<column name="mux_case_44610_i_i_i_fu_360">32, 0, 32, 0</column>
<column name="mux_case_45686_i_i_i_fu_424">32, 0, 32, 0</column>
<column name="mux_case_4590_i_i_i_fu_320">32, 0, 32, 0</column>
<column name="mux_case_46718_i_i_i_fu_488">32, 0, 32, 0</column>
<column name="mux_case_47750_i_i_i_fu_552">32, 0, 32, 0</column>
<column name="mux_case_48612_i_i_i_fu_364">32, 0, 32, 0</column>
<column name="mux_case_49688_i_i_i_fu_428">32, 0, 32, 0</column>
<column name="mux_case_50720_i_i_i_fu_492">32, 0, 32, 0</column>
<column name="mux_case_51752_i_i_i_fu_556">32, 0, 32, 0</column>
<column name="mux_case_52614_i_i_i_fu_368">32, 0, 32, 0</column>
<column name="mux_case_53690_i_i_i_fu_432">32, 0, 32, 0</column>
<column name="mux_case_54722_i_i_i_fu_496">32, 0, 32, 0</column>
<column name="mux_case_55754_i_i_i_fu_560">32, 0, 32, 0</column>
<column name="mux_case_56616_i_i_i_fu_372">32, 0, 32, 0</column>
<column name="mux_case_5666_i_i_i_fu_384">32, 0, 32, 0</column>
<column name="mux_case_57692_i_i_i_fu_436">32, 0, 32, 0</column>
<column name="mux_case_58724_i_i_i_fu_500">32, 0, 32, 0</column>
<column name="mux_case_59756_i_i_i_fu_564">32, 0, 32, 0</column>
<column name="mux_case_60618_i_i_i_fu_376">32, 0, 32, 0</column>
<column name="mux_case_61694_i_i_i_fu_440">32, 0, 32, 0</column>
<column name="mux_case_62726_i_i_i_fu_504">32, 0, 32, 0</column>
<column name="mux_case_63758_i_i_i_fu_568">32, 0, 32, 0</column>
<column name="mux_case_6698_i_i_i_fu_448">32, 0, 32, 0</column>
<column name="mux_case_7730_i_i_i_fu_512">32, 0, 32, 0</column>
<column name="mux_case_8592_i_i_i_fu_324">32, 0, 32, 0</column>
<column name="mux_case_9668_i_i_i_fu_388">32, 0, 32, 0</column>
<column name="select_ln142_reg_3613">64, 0, 64, 0</column>
<column name="select_ln145_reg_3604">6, 0, 6, 0</column>
<column name="select_ln148_1_reg_3766">32, 0, 32, 0</column>
<column name="select_ln148_reg_3732">32, 0, 32, 0</column>
<column name="sext_ln69_reg_3590">68, 0, 68, 0</column>
<column name="t_fu_308">64, 0, 64, 0</column>
<column name="tmp_19_reg_3790">32, 0, 32, 0</column>
<column name="tmp_20_reg_3796">32, 0, 32, 0</column>
<column name="tmp_reg_3778">32, 0, 32, 0</column>
<column name="tmp_s_reg_3784">32, 0, 32, 0</column>
<column name="v_val_1_reg_3772">32, 0, 32, 0</column>
<column name="v_val_reg_3726">32, 0, 32, 0</column>
<column name="zext_ln148_reg_3630">12, 0, 64, 52</column>
<column name="select_ln145_reg_3604">16, 8, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry_xb_0_wr_proc_Pipeline_TOKEN_STREAM_VALUE_MAC, return value</column>
<column name="tmp_47">in, 37, ap_none, tmp_47, scalar</column>
<column name="att_0_address0">out, 9, ap_memory, att_0, array</column>
<column name="att_0_ce0">out, 1, ap_memory, att_0, array</column>
<column name="att_0_q0">in, 32, ap_memory, att_0, array</column>
<column name="att_1_address0">out, 9, ap_memory, att_1, array</column>
<column name="att_1_ce0">out, 1, ap_memory, att_1, array</column>
<column name="att_1_q0">in, 32, ap_memory, att_1, array</column>
<column name="att_2_address0">out, 9, ap_memory, att_2, array</column>
<column name="att_2_ce0">out, 1, ap_memory, att_2, array</column>
<column name="att_2_q0">in, 32, ap_memory, att_2, array</column>
<column name="att_3_address0">out, 9, ap_memory, att_3, array</column>
<column name="att_3_ce0">out, 1, ap_memory, att_3, array</column>
<column name="att_3_q0">in, 32, ap_memory, att_3, array</column>
<column name="att_4_address0">out, 9, ap_memory, att_4, array</column>
<column name="att_4_ce0">out, 1, ap_memory, att_4, array</column>
<column name="att_4_q0">in, 32, ap_memory, att_4, array</column>
<column name="att_5_address0">out, 9, ap_memory, att_5, array</column>
<column name="att_5_ce0">out, 1, ap_memory, att_5, array</column>
<column name="att_5_q0">in, 32, ap_memory, att_5, array</column>
<column name="att_6_address0">out, 9, ap_memory, att_6, array</column>
<column name="att_6_ce0">out, 1, ap_memory, att_6, array</column>
<column name="att_6_q0">in, 32, ap_memory, att_6, array</column>
<column name="att_7_address0">out, 9, ap_memory, att_7, array</column>
<column name="att_7_ce0">out, 1, ap_memory, att_7, array</column>
<column name="att_7_q0">in, 32, ap_memory, att_7, array</column>
<column name="att_8_address0">out, 9, ap_memory, att_8, array</column>
<column name="att_8_ce0">out, 1, ap_memory, att_8, array</column>
<column name="att_8_q0">in, 32, ap_memory, att_8, array</column>
<column name="att_9_address0">out, 9, ap_memory, att_9, array</column>
<column name="att_9_ce0">out, 1, ap_memory, att_9, array</column>
<column name="att_9_q0">in, 32, ap_memory, att_9, array</column>
<column name="att_10_address0">out, 9, ap_memory, att_10, array</column>
<column name="att_10_ce0">out, 1, ap_memory, att_10, array</column>
<column name="att_10_q0">in, 32, ap_memory, att_10, array</column>
<column name="att_11_address0">out, 9, ap_memory, att_11, array</column>
<column name="att_11_ce0">out, 1, ap_memory, att_11, array</column>
<column name="att_11_q0">in, 32, ap_memory, att_11, array</column>
<column name="h">in, 4, ap_none, h, scalar</column>
<column name="v_cache_local_0_i_i_address0">out, 12, ap_memory, v_cache_local_0_i_i, array</column>
<column name="v_cache_local_0_i_i_ce0">out, 1, ap_memory, v_cache_local_0_i_i, array</column>
<column name="v_cache_local_0_i_i_q0">in, 32, ap_memory, v_cache_local_0_i_i, array</column>
<column name="v_cache_local_4_i_i_address0">out, 12, ap_memory, v_cache_local_4_i_i, array</column>
<column name="v_cache_local_4_i_i_ce0">out, 1, ap_memory, v_cache_local_4_i_i, array</column>
<column name="v_cache_local_4_i_i_q0">in, 32, ap_memory, v_cache_local_4_i_i, array</column>
<column name="v_cache_local_1_i_i_address0">out, 12, ap_memory, v_cache_local_1_i_i, array</column>
<column name="v_cache_local_1_i_i_ce0">out, 1, ap_memory, v_cache_local_1_i_i, array</column>
<column name="v_cache_local_1_i_i_q0">in, 32, ap_memory, v_cache_local_1_i_i, array</column>
<column name="v_cache_local_5_i_i_address0">out, 12, ap_memory, v_cache_local_5_i_i, array</column>
<column name="v_cache_local_5_i_i_ce0">out, 1, ap_memory, v_cache_local_5_i_i, array</column>
<column name="v_cache_local_5_i_i_q0">in, 32, ap_memory, v_cache_local_5_i_i, array</column>
<column name="v_cache_local_2_i_i_address0">out, 12, ap_memory, v_cache_local_2_i_i, array</column>
<column name="v_cache_local_2_i_i_ce0">out, 1, ap_memory, v_cache_local_2_i_i, array</column>
<column name="v_cache_local_2_i_i_q0">in, 32, ap_memory, v_cache_local_2_i_i, array</column>
<column name="v_cache_local_6_i_i_address0">out, 12, ap_memory, v_cache_local_6_i_i, array</column>
<column name="v_cache_local_6_i_i_ce0">out, 1, ap_memory, v_cache_local_6_i_i, array</column>
<column name="v_cache_local_6_i_i_q0">in, 32, ap_memory, v_cache_local_6_i_i, array</column>
<column name="v_cache_local_3_i_i_address0">out, 12, ap_memory, v_cache_local_3_i_i, array</column>
<column name="v_cache_local_3_i_i_ce0">out, 1, ap_memory, v_cache_local_3_i_i, array</column>
<column name="v_cache_local_3_i_i_q0">in, 32, ap_memory, v_cache_local_3_i_i, array</column>
<column name="v_cache_local_7_i_i_address0">out, 12, ap_memory, v_cache_local_7_i_i, array</column>
<column name="v_cache_local_7_i_i_ce0">out, 1, ap_memory, v_cache_local_7_i_i, array</column>
<column name="v_cache_local_7_i_i_q0">in, 32, ap_memory, v_cache_local_7_i_i, array</column>
<column name="mux_case_63758_i_i_i_out">out, 32, ap_vld, mux_case_63758_i_i_i_out, pointer</column>
<column name="mux_case_63758_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_63758_i_i_i_out, pointer</column>
<column name="mux_case_59756_i_i_i_out">out, 32, ap_vld, mux_case_59756_i_i_i_out, pointer</column>
<column name="mux_case_59756_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_59756_i_i_i_out, pointer</column>
<column name="mux_case_55754_i_i_i_out">out, 32, ap_vld, mux_case_55754_i_i_i_out, pointer</column>
<column name="mux_case_55754_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_55754_i_i_i_out, pointer</column>
<column name="mux_case_51752_i_i_i_out">out, 32, ap_vld, mux_case_51752_i_i_i_out, pointer</column>
<column name="mux_case_51752_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_51752_i_i_i_out, pointer</column>
<column name="mux_case_47750_i_i_i_out">out, 32, ap_vld, mux_case_47750_i_i_i_out, pointer</column>
<column name="mux_case_47750_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_47750_i_i_i_out, pointer</column>
<column name="mux_case_43748_i_i_i_out">out, 32, ap_vld, mux_case_43748_i_i_i_out, pointer</column>
<column name="mux_case_43748_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_43748_i_i_i_out, pointer</column>
<column name="mux_case_39746_i_i_i_out">out, 32, ap_vld, mux_case_39746_i_i_i_out, pointer</column>
<column name="mux_case_39746_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_39746_i_i_i_out, pointer</column>
<column name="mux_case_35744_i_i_i_out">out, 32, ap_vld, mux_case_35744_i_i_i_out, pointer</column>
<column name="mux_case_35744_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_35744_i_i_i_out, pointer</column>
<column name="mux_case_31742_i_i_i_out">out, 32, ap_vld, mux_case_31742_i_i_i_out, pointer</column>
<column name="mux_case_31742_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_31742_i_i_i_out, pointer</column>
<column name="mux_case_27740_i_i_i_out">out, 32, ap_vld, mux_case_27740_i_i_i_out, pointer</column>
<column name="mux_case_27740_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_27740_i_i_i_out, pointer</column>
<column name="mux_case_23738_i_i_i_out">out, 32, ap_vld, mux_case_23738_i_i_i_out, pointer</column>
<column name="mux_case_23738_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_23738_i_i_i_out, pointer</column>
<column name="mux_case_19736_i_i_i_out">out, 32, ap_vld, mux_case_19736_i_i_i_out, pointer</column>
<column name="mux_case_19736_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_19736_i_i_i_out, pointer</column>
<column name="mux_case_15734_i_i_i_out">out, 32, ap_vld, mux_case_15734_i_i_i_out, pointer</column>
<column name="mux_case_15734_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_15734_i_i_i_out, pointer</column>
<column name="mux_case_11732_i_i_i_out">out, 32, ap_vld, mux_case_11732_i_i_i_out, pointer</column>
<column name="mux_case_11732_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_11732_i_i_i_out, pointer</column>
<column name="mux_case_7730_i_i_i_out">out, 32, ap_vld, mux_case_7730_i_i_i_out, pointer</column>
<column name="mux_case_7730_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_7730_i_i_i_out, pointer</column>
<column name="mux_case_3728_i_i_i_out">out, 32, ap_vld, mux_case_3728_i_i_i_out, pointer</column>
<column name="mux_case_3728_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_3728_i_i_i_out, pointer</column>
<column name="mux_case_62726_i_i_i_out">out, 32, ap_vld, mux_case_62726_i_i_i_out, pointer</column>
<column name="mux_case_62726_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_62726_i_i_i_out, pointer</column>
<column name="mux_case_58724_i_i_i_out">out, 32, ap_vld, mux_case_58724_i_i_i_out, pointer</column>
<column name="mux_case_58724_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_58724_i_i_i_out, pointer</column>
<column name="mux_case_54722_i_i_i_out">out, 32, ap_vld, mux_case_54722_i_i_i_out, pointer</column>
<column name="mux_case_54722_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_54722_i_i_i_out, pointer</column>
<column name="mux_case_50720_i_i_i_out">out, 32, ap_vld, mux_case_50720_i_i_i_out, pointer</column>
<column name="mux_case_50720_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_50720_i_i_i_out, pointer</column>
<column name="mux_case_46718_i_i_i_out">out, 32, ap_vld, mux_case_46718_i_i_i_out, pointer</column>
<column name="mux_case_46718_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_46718_i_i_i_out, pointer</column>
<column name="mux_case_42716_i_i_i_out">out, 32, ap_vld, mux_case_42716_i_i_i_out, pointer</column>
<column name="mux_case_42716_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_42716_i_i_i_out, pointer</column>
<column name="mux_case_38714_i_i_i_out">out, 32, ap_vld, mux_case_38714_i_i_i_out, pointer</column>
<column name="mux_case_38714_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_38714_i_i_i_out, pointer</column>
<column name="mux_case_34712_i_i_i_out">out, 32, ap_vld, mux_case_34712_i_i_i_out, pointer</column>
<column name="mux_case_34712_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_34712_i_i_i_out, pointer</column>
<column name="mux_case_30710_i_i_i_out">out, 32, ap_vld, mux_case_30710_i_i_i_out, pointer</column>
<column name="mux_case_30710_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_30710_i_i_i_out, pointer</column>
<column name="mux_case_26708_i_i_i_out">out, 32, ap_vld, mux_case_26708_i_i_i_out, pointer</column>
<column name="mux_case_26708_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_26708_i_i_i_out, pointer</column>
<column name="mux_case_22706_i_i_i_out">out, 32, ap_vld, mux_case_22706_i_i_i_out, pointer</column>
<column name="mux_case_22706_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_22706_i_i_i_out, pointer</column>
<column name="mux_case_18704_i_i_i_out">out, 32, ap_vld, mux_case_18704_i_i_i_out, pointer</column>
<column name="mux_case_18704_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_18704_i_i_i_out, pointer</column>
<column name="mux_case_14702_i_i_i_out">out, 32, ap_vld, mux_case_14702_i_i_i_out, pointer</column>
<column name="mux_case_14702_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_14702_i_i_i_out, pointer</column>
<column name="mux_case_10700_i_i_i_out">out, 32, ap_vld, mux_case_10700_i_i_i_out, pointer</column>
<column name="mux_case_10700_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_10700_i_i_i_out, pointer</column>
<column name="mux_case_6698_i_i_i_out">out, 32, ap_vld, mux_case_6698_i_i_i_out, pointer</column>
<column name="mux_case_6698_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_6698_i_i_i_out, pointer</column>
<column name="mux_case_2696_i_i_i_out">out, 32, ap_vld, mux_case_2696_i_i_i_out, pointer</column>
<column name="mux_case_2696_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_2696_i_i_i_out, pointer</column>
<column name="mux_case_61694_i_i_i_out">out, 32, ap_vld, mux_case_61694_i_i_i_out, pointer</column>
<column name="mux_case_61694_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_61694_i_i_i_out, pointer</column>
<column name="mux_case_57692_i_i_i_out">out, 32, ap_vld, mux_case_57692_i_i_i_out, pointer</column>
<column name="mux_case_57692_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_57692_i_i_i_out, pointer</column>
<column name="mux_case_53690_i_i_i_out">out, 32, ap_vld, mux_case_53690_i_i_i_out, pointer</column>
<column name="mux_case_53690_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_53690_i_i_i_out, pointer</column>
<column name="mux_case_49688_i_i_i_out">out, 32, ap_vld, mux_case_49688_i_i_i_out, pointer</column>
<column name="mux_case_49688_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_49688_i_i_i_out, pointer</column>
<column name="mux_case_45686_i_i_i_out">out, 32, ap_vld, mux_case_45686_i_i_i_out, pointer</column>
<column name="mux_case_45686_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_45686_i_i_i_out, pointer</column>
<column name="mux_case_41684_i_i_i_out">out, 32, ap_vld, mux_case_41684_i_i_i_out, pointer</column>
<column name="mux_case_41684_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_41684_i_i_i_out, pointer</column>
<column name="mux_case_37682_i_i_i_out">out, 32, ap_vld, mux_case_37682_i_i_i_out, pointer</column>
<column name="mux_case_37682_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_37682_i_i_i_out, pointer</column>
<column name="mux_case_33680_i_i_i_out">out, 32, ap_vld, mux_case_33680_i_i_i_out, pointer</column>
<column name="mux_case_33680_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_33680_i_i_i_out, pointer</column>
<column name="mux_case_29678_i_i_i_out">out, 32, ap_vld, mux_case_29678_i_i_i_out, pointer</column>
<column name="mux_case_29678_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_29678_i_i_i_out, pointer</column>
<column name="mux_case_25676_i_i_i_out">out, 32, ap_vld, mux_case_25676_i_i_i_out, pointer</column>
<column name="mux_case_25676_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_25676_i_i_i_out, pointer</column>
<column name="mux_case_21674_i_i_i_out">out, 32, ap_vld, mux_case_21674_i_i_i_out, pointer</column>
<column name="mux_case_21674_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_21674_i_i_i_out, pointer</column>
<column name="mux_case_17672_i_i_i_out">out, 32, ap_vld, mux_case_17672_i_i_i_out, pointer</column>
<column name="mux_case_17672_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_17672_i_i_i_out, pointer</column>
<column name="mux_case_13670_i_i_i_out">out, 32, ap_vld, mux_case_13670_i_i_i_out, pointer</column>
<column name="mux_case_13670_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_13670_i_i_i_out, pointer</column>
<column name="mux_case_9668_i_i_i_out">out, 32, ap_vld, mux_case_9668_i_i_i_out, pointer</column>
<column name="mux_case_9668_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_9668_i_i_i_out, pointer</column>
<column name="mux_case_5666_i_i_i_out">out, 32, ap_vld, mux_case_5666_i_i_i_out, pointer</column>
<column name="mux_case_5666_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_5666_i_i_i_out, pointer</column>
<column name="mux_case_1664_i_i_i_out">out, 32, ap_vld, mux_case_1664_i_i_i_out, pointer</column>
<column name="mux_case_1664_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_1664_i_i_i_out, pointer</column>
<column name="mux_case_60618_i_i_i_out">out, 32, ap_vld, mux_case_60618_i_i_i_out, pointer</column>
<column name="mux_case_60618_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_60618_i_i_i_out, pointer</column>
<column name="mux_case_56616_i_i_i_out">out, 32, ap_vld, mux_case_56616_i_i_i_out, pointer</column>
<column name="mux_case_56616_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_56616_i_i_i_out, pointer</column>
<column name="mux_case_52614_i_i_i_out">out, 32, ap_vld, mux_case_52614_i_i_i_out, pointer</column>
<column name="mux_case_52614_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_52614_i_i_i_out, pointer</column>
<column name="mux_case_48612_i_i_i_out">out, 32, ap_vld, mux_case_48612_i_i_i_out, pointer</column>
<column name="mux_case_48612_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_48612_i_i_i_out, pointer</column>
<column name="mux_case_44610_i_i_i_out">out, 32, ap_vld, mux_case_44610_i_i_i_out, pointer</column>
<column name="mux_case_44610_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_44610_i_i_i_out, pointer</column>
<column name="mux_case_40608_i_i_i_out">out, 32, ap_vld, mux_case_40608_i_i_i_out, pointer</column>
<column name="mux_case_40608_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_40608_i_i_i_out, pointer</column>
<column name="mux_case_36606_i_i_i_out">out, 32, ap_vld, mux_case_36606_i_i_i_out, pointer</column>
<column name="mux_case_36606_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_36606_i_i_i_out, pointer</column>
<column name="mux_case_32604_i_i_i_out">out, 32, ap_vld, mux_case_32604_i_i_i_out, pointer</column>
<column name="mux_case_32604_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_32604_i_i_i_out, pointer</column>
<column name="mux_case_28602_i_i_i_out">out, 32, ap_vld, mux_case_28602_i_i_i_out, pointer</column>
<column name="mux_case_28602_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_28602_i_i_i_out, pointer</column>
<column name="mux_case_24600_i_i_i_out">out, 32, ap_vld, mux_case_24600_i_i_i_out, pointer</column>
<column name="mux_case_24600_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_24600_i_i_i_out, pointer</column>
<column name="mux_case_20598_i_i_i_out">out, 32, ap_vld, mux_case_20598_i_i_i_out, pointer</column>
<column name="mux_case_20598_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_20598_i_i_i_out, pointer</column>
<column name="mux_case_16596_i_i_i_out">out, 32, ap_vld, mux_case_16596_i_i_i_out, pointer</column>
<column name="mux_case_16596_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_16596_i_i_i_out, pointer</column>
<column name="mux_case_12594_i_i_i_out">out, 32, ap_vld, mux_case_12594_i_i_i_out, pointer</column>
<column name="mux_case_12594_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_12594_i_i_i_out, pointer</column>
<column name="mux_case_8592_i_i_i_out">out, 32, ap_vld, mux_case_8592_i_i_i_out, pointer</column>
<column name="mux_case_8592_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_8592_i_i_i_out, pointer</column>
<column name="mux_case_4590_i_i_i_out">out, 32, ap_vld, mux_case_4590_i_i_i_out, pointer</column>
<column name="mux_case_4590_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_4590_i_i_i_out, pointer</column>
<column name="mux_case_0588_i_i_i_out">out, 32, ap_vld, mux_case_0588_i_i_i_out, pointer</column>
<column name="mux_case_0588_i_i_i_out_ap_vld">out, 1, ap_vld, mux_case_0588_i_i_i_out, pointer</column>
</table>
</item>
</section>
</profile>
