Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date             : Sun Nov 20 14:12:50 2022
| Host             : osm-hzb running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file Mayo_keygen_no_zynq_wrapper_power_routed.rpt -pb Mayo_keygen_no_zynq_wrapper_power_summary_routed.pb -rpx Mayo_keygen_no_zynq_wrapper_power_routed.rpx
| Design           : Mayo_keygen_no_zynq_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 411.646 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 410.372                           |
| Device Static (W)        | 1.273                             |
| Effective TJA (C/W)      | 11.5                              |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |   164.720 |    42906 |       --- |             --- |
|   LUT as Logic           |   159.198 |    14911 |     53200 |           28.03 |
|   Register               |     2.006 |    20928 |    106400 |           19.67 |
|   CARRY4                 |     1.896 |      619 |     13300 |            4.65 |
|   F7/F8 Muxes            |     1.504 |     2911 |     53200 |            5.47 |
|   LUT as Distributed RAM |     0.104 |      192 |     17400 |            1.10 |
|   BUFG                   |     0.009 |       12 |        32 |           37.50 |
|   LUT as Shift Register  |     0.003 |      133 |     17400 |            0.76 |
|   Others                 |     0.000 |      742 |       --- |             --- |
| Signals                  |   238.400 |    32433 |       --- |             --- |
| Block RAM                |     1.579 |      136 |       140 |           97.14 |
| DSPs                     |     5.608 |        8 |       220 |            3.64 |
| I/O                      |     0.065 |        4 |       200 |            2.00 |
| Static Power             |     1.273 |          |           |                 |
| Total                    |   411.646 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |   410.578 |     410.199 |      0.379 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.105 |       0.005 |      0.100 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.028 |       0.027 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.296 |       0.116 |      0.180 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| Mayo_keygen_no_zynq_wrapper  |   410.372 |
|   Mayo_keygen_no_zynq_i      |   409.729 |
|     BRAM_big                 |    12.544 |
|       BIG_BRAM512K           |     6.566 |
|       arbit_brama1           |     5.978 |
|     BRAM_small               |     7.184 |
|       Small_BRAM8k           |     4.084 |
|       arbit_brama0           |     1.678 |
|       arbit_bramb0           |     1.421 |
|     MAYO_KEYGEN_FSM_0        |     7.601 |
|       U0                     |     7.601 |
|     TRNG                     |     2.031 |
|       TRNG_0                 |     1.668 |
|       mayo_trng_arbiter_0    |     0.363 |
|     hash                     |   339.752 |
|       MAYO_SHAKE_1           |   336.567 |
|       mayo_hash_bram_arbit_0 |     3.184 |
|     mayo_add_vectors_0       |     2.573 |
|       U0                     |     2.573 |
|     mayo_linear_combinat_0   |    31.810 |
|       U0                     |    30.595 |
|     mayo_negate_0            |     2.170 |
|       U0                     |     2.170 |
|     mayo_reduce_0            |     2.131 |
|       U0                     |     2.131 |
|     mayo_sample_oil_space_0  |     1.933 |
|       U0                     |     1.933 |
+------------------------------+-----------+


