$date
	Mon Oct 27 19:13:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_rca $end
$scope begin WIDTH_TEST[0] $end
$var wire 8 ! Sum [7:0] $end
$var wire 1 " Cout $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % Cin $end
$var reg 9 & expected [8:0] $end
$var reg 1 ' expected_cout $end
$var reg 8 ( expected_sum [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
x'
bx &
0%
b0 $
b0 #
0"
b0 !
$end
#5000
b1111 !
b1010 $
b101 #
b0 &
#10000
1"
b0 !
b1 $
b11111111 #
b1111 &
#15000
0"
b10100110 !
1%
b10000001 $
b100100 #
b100000000 &
#20000
b1110001 !
b1101 $
b1100011 #
0'
b10100110 (
b10100110 &
#25000
b1111000 !
b10010 $
b1100101 #
b1110001 (
b1110001 &
#30000
b10000100 !
b1110110 $
b1101 #
b1111000 (
b1111000 &
#35000
1"
b1111010 !
b10001100 $
b11101101 #
b10000100 (
b10000100 &
#40000
b10001011 !
0%
b11000101 $
b11000110 #
1'
b1111010 (
b101111010 &
#45000
1"
b1011100 !
b1110111 $
b11100101 #
b10001011 (
b110001011 &
#50000
b10000001 !
b11110010 $
b10001111 #
b1011100 (
b101011100 &
#55000
b10101101 !
b11000101 $
b11101000 #
b10000001 (
b110000001 &
#60000
0"
b11101011 !
1%
b101101 $
b10111101 #
b10101101 (
b110101101 &
#65000
b1101101 !
0%
b1010 $
b1100011 #
0'
b11101011 (
b11101011 &
#70000
b11001011 !
1%
b10101010 $
b100000 #
b1101101 (
b1101101 &
#75000
b10101010 !
b10011 $
b10010110 #
b11001011 (
b11001011 &
#80000
b10111111 !
b1101011 $
b1010011 #
b10101010 (
b10101010 &
#85000
0"
b10110001 !
b10101110 $
b10 #
b10111111 (
b10111111 &
#90000
b11110010 !
0%
b100011 $
b11001111 #
b10110001 (
b10110001 &
#95000
1"
b110 !
b111100 $
b11001010 #
b11110010 (
b11110010 &
#100000
0"
b11001011 !
b1000001 $
b10001010 #
1'
b110 (
b100000110 &
#105000
1"
b10 !
1%
b10001001 $
b1111000 #
0'
b11001011 (
b11001011 &
#110000
b1111100 !
0%
b11000110 $
b10110110 #
1'
b10 (
b100000010 &
#115000
b1111100 (
b101111100 &
#10000000
