/*
###############################################################
#  Generated by:      Cadence Innovus 21.15-s110_1
#  OS:                Linux x86_64(Host ID eltonsilva)
#  Generated on:      Thu Aug 21 16:13:40 2025
#  Design:            or16
###############################################################
*/
// Generated by Cadence Genus(TM) Synthesis Solution 21.18-s082_1
// Generated on: Aug 21 2025 16:10:41 -03 (Aug 21 2025 19:10:41 UTC)
// Verification Directory fv/or16 
module or16 (
	a, 
	y);
   input [15:0] a;
   output y;

   // Internal wires
   wire n_0;
   wire n_1;
   wire n_2;
   wire n_3;
   wire n_4;
   wire n_5;

   OR2X1 g200__2398 (.Y(y),
	.A(n_2),
	.B(n_5));
   OR4X1 g201__5107 (.Y(n_5),
	.A(a[10]),
	.B(a[13]),
	.C(n_1),
	.D(n_4));
   NAND2XL g202__6260 (.Y(n_4),
	.A(n_0),
	.B(n_3));
   NOR4X1 g204__4319 (.Y(n_3),
	.A(a[4]),
	.B(a[5]),
	.C(a[14]),
	.D(a[15]));
   OR4X1 g203__8428 (.Y(n_2),
	.A(a[8]),
	.B(a[11]),
	.C(a[9]),
	.D(a[12]));
   OR4X1 g205__5526 (.Y(n_1),
	.A(a[2]),
	.B(a[3]),
	.C(a[6]),
	.D(a[7]));
   NOR2XL g206__6783 (.Y(n_0),
	.A(a[0]),
	.B(a[1]));
endmodule

