INFO-FLOW: Workspace /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1 opened at Thu Aug 31 07:34:46 EDT 2023
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 2.4 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.19 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.69 sec.
Execute     create_clock -period 10 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling kernel.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         is_encrypted kernel.cpp 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp
Command         clang done; 1.66 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 4.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp"  -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.91 sec.
INFO-FLOW: Done: GCC PP time: 9.8 seconds per iteration
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.68 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.75 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 4 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 7.65 sec.
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.out.log 2> /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.err.log 
Command           ap_eval done; 2.85 sec.
Command         tidy_31 done; 11.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 19 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.36 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.bc" 
INFO-FLOW: exec /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.bc
Command         clang done; 3.95 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.g.bc -hls-opt -except-internalize Bert_layer -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 3.78 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 289577 ; free virtual = 307624
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1057.715 ; gain = 527.219 ; free physical = 289577 ; free virtual = 307624
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.pp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 1.02 sec.
Execute           llvm-ld /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 3.21 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Bert_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.0.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 110.77 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:39 ; elapsed = 00:02:45 . Memory (MB): peak = 1441.715 ; gain = 911.219 ; free physical = 289059 ; free virtual = 307159
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:358) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:435) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:440) automatically.
Command           transform done; 140.78 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] kernel.cpp:507: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.7 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:04:59 ; elapsed = 00:05:07 . Memory (MB): peak = 1451.953 ; gain = 921.457 ; free physical = 289034 ; free virtual = 307153
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.g.1.bc to /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k5' (kernel.cpp:469) in function 'Linear_layer_ds2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k4' (kernel.cpp:393) in function 'Linear_layer_ds1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k3' (kernel.cpp:262) in function 'Linear_layer_ds0' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k2' (kernel.cpp:171) in function 'Context_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k1' (kernel.cpp:83) in function 'Attention_layer' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'l_k' (kernel.cpp:37) in function 'Linear_layer_qkv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'l_i15' (kernel.cpp:471) in function 'Linear_layer_ds2' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner5' (kernel.cpp:472) in function 'Linear_layer_ds2' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i11' (kernel.cpp:395) in function 'Linear_layer_ds1' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner4' (kernel.cpp:396) in function 'Linear_layer_ds1' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i6' (kernel.cpp:264) in function 'Linear_layer_ds0' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner3' (kernel.cpp:265) in function 'Linear_layer_ds0' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_i_inner1' (kernel.cpp:173) in function 'Context_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner2' (kernel.cpp:174) in function 'Context_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_i_inner' (kernel.cpp:85) in function 'Attention_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner1' (kernel.cpp:86) in function 'Attention_layer' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'l_i1' (kernel.cpp:39) in function 'Linear_layer_qkv' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'l_j_inner' (kernel.cpp:40) in function 'Linear_layer_qkv' completely with a factor of 12.
INFO: [XFORM 203-101] Partitioning array 'v247.V' (kernel.cpp:514) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v248.V' (kernel.cpp:515) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v250.V' (kernel.cpp:517) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v252.V' (kernel.cpp:519) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v254.V' (kernel.cpp:521) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v256.V' (kernel.cpp:523) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v258.V' (kernel.cpp:525) in dimension 1 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v264.V' (kernel.cpp:531) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v274.V' (kernel.cpp:567) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v271.V' (kernel.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v273.V' (kernel.cpp:565) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v272' (kernel.cpp:563) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outp1.V' (kernel.cpp:381) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v269.V' (kernel.cpp:557) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v268.V' (kernel.cpp:555) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v265.V' (kernel.cpp:549) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v266.V' (kernel.cpp:551) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v267.V' (kernel.cpp:553) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v101.V' (kernel.cpp:227) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'V_h.V' (kernel.cpp:213) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'v102'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'v100' (kernel.cpp:225) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'Q_h.V' (kernel.cpp:211) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'K_h.V' (kernel.cpp:212) in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'v274.V' (kernel.cpp:567) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v272' (kernel.cpp:563) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'outp1.V' (kernel.cpp:381) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v269.V' (kernel.cpp:557) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v265.V' (kernel.cpp:549) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v266.V' (kernel.cpp:551) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v267.V' (kernel.cpp:553) in dimension 2 with a cyclic factor 12.
INFO: [XFORM 203-101] Partitioning array 'v102'  in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'v100' (kernel.cpp:225) in dimension 2 with a cyclic factor 4.
INFO: [XFORM 203-602] Inlining function 'std::exp' into 'Softmax_layer' (kernel.cpp:131) automatically.
INFO: [XFORM 203-602] Inlining function 'std::sqrt' into 'Layer_norm' (kernel.cpp:358) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 71, 73>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:225) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 73, 83>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 83, 92>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:229) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 92, 87>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:231) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 87, 82>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:233) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 82, 77>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:235) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::log_range_reduce<ap_fixed<121, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 77, 72>' into 'pow_reduce::pow_traits<double>::log_range_reduction<71>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:334) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:373) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:375) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:412) automatically.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::exp_Z1P_m_1' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:641) automatically.
INFO: [XFORM 203-602] Inlining function 'pow' into 'std::pow<float, double>' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:377) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_fabs<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_fabs.h:13) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_nan<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_nan.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isinf<double>' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:219) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:237) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp_traits<double>::exp_Z1P_m_1' into 'exp_reduce_::exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:322) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_fabs<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:62) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_nan<float>' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::expm1' into 'explog_based::generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'tanhf' into 'std::tanh' (/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:448) automatically.
INFO: [XFORM 203-602] Inlining function 'std::pow<float, double>' into 'Gelu_layer' (kernel.cpp:435) automatically.
INFO: [XFORM 203-602] Inlining function 'std::tanh' into 'Gelu_layer' (kernel.cpp:440) automatically.
Command           transform done; 155.99 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:407:5) in function 'pow_reduce::pow_generic<double>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:488:26) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:657:25) in function 'pow_reduce::pow_generic<double>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:108:8) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:114:3) in function 'explog_based::generic_tanh<float>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:83:10) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:9:10) in function 'explog_based::generic_tanh<float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185:19) to (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:368:3) in function 'exp_reduce_::exp_generic<double>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:140:44) to (kernel.cpp:146:7) in function 'Softmax_layer'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:500:49) to (kernel.cpp:500:41) in function 'Res_layer1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:293:45) to (kernel.cpp:293:38) in function 'Res_layer0'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:412:46) to (kernel.cpp:416:7) in function 'Linear_layer_ds1'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:349:45) to (kernel.cpp:363:7) in function 'Layer_norm'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:431:50) to (kernel.cpp:443:7) in function 'Gelu_layer'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel.cpp:104:44) to (kernel.cpp:109:7) in function 'Attention_layer'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'pow_reduce::pow_traits<double>::log_range_reduction<71>' into 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:548) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'pow_reduce::pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)...7 expression(s) balanced.
Command           transform done; 12.13 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:46 ; elapsed = 00:07:55 . Memory (MB): peak = 1611.727 ; gain = 1081.230 ; free physical = 288690 ; free virtual = 306839
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.2.bc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'l_exp_sum_i3' (kernel.cpp:127:50) in function 'Softmax_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_update_i4' (kernel.cpp:139:49) in function 'Softmax_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_separate_i_s' (kernel.cpp:214:60) in function 'Self_attention'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mh_merge_i_m' (kernel.cpp:231:57) in function 'Self_attention'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'l_S_h_0_h' (kernel.cpp:210:43) in function 'Self_attention' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i16' (kernel.cpp:499:53) in function 'Res_layer1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i7' (kernel.cpp:292:49) in function 'Res_layer0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i' (kernel.cpp:29:42) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer' (kernel.cpp:36:67) in function 'Linear_layer_qkv'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i14' (kernel.cpp:461:50) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer5' (kernel.cpp:468:71) in function 'Linear_layer_ds2'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i10' (kernel.cpp:385:50) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer4' (kernel.cpp:392:72) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_to_float_i12' (kernel.cpp:411:55) in function 'Linear_layer_ds1'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_bias_i5' (kernel.cpp:254:46) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_j_outer3' (kernel.cpp:261:71) in function 'Linear_layer_ds0'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_mean_var_i8' (kernel.cpp:323:51) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i9' (kernel.cpp:348:47) in function 'Layer_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_i_j_0_i13' (kernel.cpp:430:53) in function 'Gelu_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_j_outer2' (kernel.cpp:170:68) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer1' (kernel.cpp:169:70) in function 'Context_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_j_outer1' (kernel.cpp:82:67) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_gemm_i_outer' (kernel.cpp:81:66) in function 'Attention_layer'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_norm_i2' (kernel.cpp:103:47) in function 'Attention_layer'.
WARNING: [XFORM 203-631] Renaming function 'pow_reduce::pow_generic<double>' to 'pow_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:320)
WARNING: [XFORM 203-631] Renaming function 'explog_based::generic_tanh<float>' to 'generic_tanh<float>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_tanh.h:57)
WARNING: [XFORM 203-631] Renaming function 'exp_reduce_::exp_generic<double>' to 'exp_generic<double>' (/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:185)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:125:5)
INFO: [HLS 200-472] Inferring partial write operation for 'inp_sumRow' (kernel.cpp:136:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v50[0].V' (kernel.cpp:146:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v49[0][0]' (kernel.cpp:132:7)
INFO: [HLS 200-472] Inferring partial write operation for 'V_h[0].V' (kernel.cpp:222:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Q_h[0].V' (kernel.cpp:218:9)
INFO: [HLS 200-472] Inferring partial write operation for 'K_h[0].V' (kernel.cpp:220:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v90[0].V' (kernel.cpp:235:9)
INFO: [HLS 200-472] Inferring partial write operation for 'v238' (kernel.cpp:508:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v128' (kernel.cpp:301:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v3[0][0].V' (kernel.cpp:50:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v3[0][0].V' (kernel.cpp:33:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v219[0][0].V' (kernel.cpp:482:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v219[0][0].V' (kernel.cpp:465:7)
INFO: [HLS 200-472] Inferring partial write operation for 'outp1[0][0].V' (kernel.cpp:406:11)
INFO: [HLS 200-472] Inferring partial write operation for 'outp1[0][0].V' (kernel.cpp:389:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v180[0][0]' (kernel.cpp:416:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v109[0][0].V' (kernel.cpp:275:11)
INFO: [HLS 200-472] Inferring partial write operation for 'v109[0][0].V' (kernel.cpp:258:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:316:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:320:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:338:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:341:5)
INFO: [HLS 200-472] Inferring partial write operation for 'var' (kernel.cpp:346:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mean' (kernel.cpp:329:7)
INFO: [HLS 200-472] Inferring partial write operation for 'mean2' (kernel.cpp:334:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v203[0].V' (kernel.cpp:443:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v68[0][0].V' (kernel.cpp:185:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v68[0][0].V' (kernel.cpp:166:7)
INFO: [HLS 200-472] Inferring partial write operation for 'outp.V' (kernel.cpp:73:7)
INFO: [HLS 200-472] Inferring partial write operation for 'outp.V' (kernel.cpp:97:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v22[0][0]' (kernel.cpp:109:7)
INFO: [HLS 200-472] Inferring partial write operation for 'v22[0][0]' (kernel.cpp:78:7)
Command           transform done; 68.37 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:54 ; elapsed = 00:09:03 . Memory (MB): peak = 1865.719 ; gain = 1335.223 ; free physical = 288311 ; free virtual = 306470
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 493.09 sec.
Command       elaborate done; 540.11 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Bert_layer' ...
Execute         ap_set_top_model Bert_layer 
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<double>' to 'pow_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'exp_generic<double>' to 'exp_generic_double_s'.
WARNING: [SYN 201-103] Legalizing function name 'generic_tanh<float>' to 'generic_tanh_float_s'.
Execute         get_model_list Bert_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model Bert_layer 
Execute         preproc_iomode -model Res_layer1 
Execute         preproc_iomode -model Linear_layer_ds2 
Execute         preproc_iomode -model Gelu_layer 
Execute         preproc_iomode -model generic_tanh<float> 
Execute         preproc_iomode -model exp_generic<double> 
Execute         preproc_iomode -model pow_generic<double> 
Execute         preproc_iomode -model Linear_layer_ds1 
Execute         preproc_iomode -model Layer_norm 
Execute         preproc_iomode -model Res_layer0 
Execute         preproc_iomode -model Linear_layer_ds0 
Execute         preproc_iomode -model Self_attention 
Execute         preproc_iomode -model Context_layer 
Execute         preproc_iomode -model Softmax_layer 
Execute         preproc_iomode -model Attention_layer 
Execute         preproc_iomode -model Linear_layer_qkv 
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer
INFO-FLOW: Configuring Module : Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         apply_spec_resource_limit Linear_layer_qkv 
INFO-FLOW: Configuring Module : Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         apply_spec_resource_limit Attention_layer 
INFO-FLOW: Configuring Module : Softmax_layer ...
Execute         set_default_model Softmax_layer 
Execute         apply_spec_resource_limit Softmax_layer 
INFO-FLOW: Configuring Module : Context_layer ...
Execute         set_default_model Context_layer 
Execute         apply_spec_resource_limit Context_layer 
INFO-FLOW: Configuring Module : Self_attention ...
Execute         set_default_model Self_attention 
Execute         apply_spec_resource_limit Self_attention 
INFO-FLOW: Configuring Module : Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         apply_spec_resource_limit Linear_layer_ds0 
INFO-FLOW: Configuring Module : Res_layer0 ...
Execute         set_default_model Res_layer0 
Execute         apply_spec_resource_limit Res_layer0 
INFO-FLOW: Configuring Module : Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         apply_spec_resource_limit Layer_norm 
INFO-FLOW: Configuring Module : Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         apply_spec_resource_limit Linear_layer_ds1 
INFO-FLOW: Configuring Module : pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         apply_spec_resource_limit pow_generic<double> 
INFO-FLOW: Configuring Module : exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         apply_spec_resource_limit exp_generic<double> 
INFO-FLOW: Configuring Module : generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         apply_spec_resource_limit generic_tanh<float> 
INFO-FLOW: Configuring Module : Gelu_layer ...
Execute         set_default_model Gelu_layer 
Execute         apply_spec_resource_limit Gelu_layer 
INFO-FLOW: Configuring Module : Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         apply_spec_resource_limit Linear_layer_ds2 
INFO-FLOW: Configuring Module : Res_layer1 ...
Execute         set_default_model Res_layer1 
Execute         apply_spec_resource_limit Res_layer1 
INFO-FLOW: Configuring Module : Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         apply_spec_resource_limit Bert_layer 
INFO-FLOW: Model list for preprocess: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer
INFO-FLOW: Preprocessing Module: Linear_layer_qkv ...
Execute         set_default_model Linear_layer_qkv 
Execute         cdfg_preprocess -model Linear_layer_qkv 
Execute         rtl_gen_preprocess Linear_layer_qkv 
INFO-FLOW: Preprocessing Module: Attention_layer ...
Execute         set_default_model Attention_layer 
Execute         cdfg_preprocess -model Attention_layer 
Execute         rtl_gen_preprocess Attention_layer 
INFO-FLOW: Preprocessing Module: Softmax_layer ...
Execute         set_default_model Softmax_layer 
Execute         cdfg_preprocess -model Softmax_layer 
Execute         rtl_gen_preprocess Softmax_layer 
INFO-FLOW: Preprocessing Module: Context_layer ...
Execute         set_default_model Context_layer 
Execute         cdfg_preprocess -model Context_layer 
Execute         rtl_gen_preprocess Context_layer 
INFO-FLOW: Preprocessing Module: Self_attention ...
Execute         set_default_model Self_attention 
Execute         cdfg_preprocess -model Self_attention 
Execute         rtl_gen_preprocess Self_attention 
INFO-FLOW: Preprocessing Module: Linear_layer_ds0 ...
Execute         set_default_model Linear_layer_ds0 
Execute         cdfg_preprocess -model Linear_layer_ds0 
Execute         rtl_gen_preprocess Linear_layer_ds0 
INFO-FLOW: Preprocessing Module: Res_layer0 ...
Execute         set_default_model Res_layer0 
Execute         cdfg_preprocess -model Res_layer0 
Execute         rtl_gen_preprocess Res_layer0 
INFO-FLOW: Preprocessing Module: Layer_norm ...
Execute         set_default_model Layer_norm 
Execute         cdfg_preprocess -model Layer_norm 
Execute         rtl_gen_preprocess Layer_norm 
INFO-FLOW: Preprocessing Module: Linear_layer_ds1 ...
Execute         set_default_model Linear_layer_ds1 
Execute         cdfg_preprocess -model Linear_layer_ds1 
Execute         rtl_gen_preprocess Linear_layer_ds1 
INFO-FLOW: Preprocessing Module: pow_generic<double> ...
Execute         set_default_model pow_generic<double> 
Execute         cdfg_preprocess -model pow_generic<double> 
Execute         rtl_gen_preprocess pow_generic<double> 
INFO-FLOW: Preprocessing Module: exp_generic<double> ...
Execute         set_default_model exp_generic<double> 
Execute         cdfg_preprocess -model exp_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
INFO-FLOW: Preprocessing Module: generic_tanh<float> ...
Execute         set_default_model generic_tanh<float> 
Execute         cdfg_preprocess -model generic_tanh<float> 
Execute         rtl_gen_preprocess generic_tanh<float> 
INFO-FLOW: Preprocessing Module: Gelu_layer ...
Execute         set_default_model Gelu_layer 
Execute         cdfg_preprocess -model Gelu_layer 
Execute         rtl_gen_preprocess Gelu_layer 
INFO-FLOW: Preprocessing Module: Linear_layer_ds2 ...
Execute         set_default_model Linear_layer_ds2 
Execute         cdfg_preprocess -model Linear_layer_ds2 
Execute         rtl_gen_preprocess Linear_layer_ds2 
INFO-FLOW: Preprocessing Module: Res_layer1 ...
Execute         set_default_model Res_layer1 
Execute         cdfg_preprocess -model Res_layer1 
Execute         rtl_gen_preprocess Res_layer1 
INFO-FLOW: Preprocessing Module: Bert_layer ...
Execute         set_default_model Bert_layer 
Execute         cdfg_preprocess -model Bert_layer 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for synthesis: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_qkv 
Execute         schedule -model Linear_layer_qkv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i_l_j'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer_l_k'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_qkv' (Loop: l_gemm_j_outer_l_k): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v3_0_0_V_addr_1_write_ln50', kernel.cpp:50) of variable 'add_ln703', kernel.cpp:49 on array 'v3_0_0_V' and 'load' operation ('v3_0_0_V_load', kernel.cpp:47) on array 'v3_0_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.8225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_qkv' consists of the following:
	'load' operation ('v3_0_0_V_load', kernel.cpp:47) on array 'v3_0_0_V' [876]  (3.25 ns)
	'add' operation ('add_ln703', kernel.cpp:49) [878]  (2.31 ns)
	'store' operation ('v3_0_0_V_addr_1_write_ln50', kernel.cpp:50) of variable 'add_ln703', kernel.cpp:49 on array 'v3_0_0_V' [879]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2 sec.
INFO: [HLS 200-111]  Elapsed time: 545.82 seconds; current allocated memory: 960.308 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.sched.rpt 
Command         syn_report done; 1.66 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.sched.adb -f 
Command         db_write done; 1.17 sec.
INFO-FLOW: Finish scheduling Linear_layer_qkv.
Execute         set_default_model Linear_layer_qkv 
Execute         bind -model Linear_layer_qkv 
BIND OPTION: model=Linear_layer_qkv
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 966.350 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.bind.rpt 
Command         syn_report done; 2.28 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.bind.adb -f 
Command         db_write done; 1.17 sec.
INFO-FLOW: Finish binding Linear_layer_qkv.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Attention_layer 
Execute         schedule -model Attention_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i_outer_l_j_outer1_l_k1'.
WARNING: [SCHED 204-68] The II Violation in module 'Attention_layer' (Loop: l_gemm_i_outer_l_j_outer1_l_k1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outp_V_addr_2_write_ln97', kernel.cpp:97) of variable 'add_ln703', kernel.cpp:96 on array 'outp.V', kernel.cpp:70 and 'load' operation ('outp_V_load', kernel.cpp:94) on array 'outp.V', kernel.cpp:70.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('outp_V_load_4', kernel.cpp:94) on array 'outp.V', kernel.cpp:70 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'outp_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i2_l_j1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (8.80075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Attention_layer' consists of the following:
	'phi' operation ('indvar_flatten', kernel.cpp:82) with incoming values : ('select_ln82_6', kernel.cpp:82) [173]  (0 ns)
	'icmp' operation ('icmp_ln82', kernel.cpp:82) [187]  (1.66 ns)
	'xor' operation ('xor_ln81', kernel.cpp:81) [218]  (0 ns)
	'and' operation ('and_ln81', kernel.cpp:81) [220]  (0.978 ns)
	'or' operation ('or_ln82', kernel.cpp:82) [223]  (0 ns)
	'select' operation ('select_ln82', kernel.cpp:82) [224]  (0.993 ns)
	'add' operation ('add_ln89', kernel.cpp:89) [298]  (1.92 ns)
	'getelementptr' operation ('v20_0_V_addr', kernel.cpp:89) [300]  (0 ns)
	'load' operation ('v20_0_V_load', kernel.cpp:89) on array 'v20_0_V' [310]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 968.249 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.sched.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.sched.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish scheduling Attention_layer.
Execute         set_default_model Attention_layer 
Execute         bind -model Attention_layer 
BIND OPTION: model=Attention_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 970.252 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.bind.rpt 
Command         syn_report done; 0.64 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.bind.adb -f 
Command         db_write done; 0.38 sec.
INFO-FLOW: Finish binding Attention_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Softmax_layer 
Execute         schedule -model Softmax_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_exp_sum_i3_l_j2'.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_2_write_ln136', kernel.cpp:136) of variable 'v59', kernel.cpp:135 on array 'inp_sumRow', kernel.cpp:123 and 'load' operation ('v58', kernel.cpp:134) on array 'inp_sumRow', kernel.cpp:123.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_2_write_ln136', kernel.cpp:136) of variable 'v59', kernel.cpp:135 on array 'inp_sumRow', kernel.cpp:123 and 'load' operation ('v58', kernel.cpp:134) on array 'inp_sumRow', kernel.cpp:123.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_2_write_ln136', kernel.cpp:136) of variable 'v59', kernel.cpp:135 on array 'inp_sumRow', kernel.cpp:123 and 'load' operation ('v58', kernel.cpp:134) on array 'inp_sumRow', kernel.cpp:123.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('inp_sumRow_addr_2_write_ln136', kernel.cpp:136) of variable 'v59', kernel.cpp:135 on array 'inp_sumRow', kernel.cpp:123 and 'load' operation ('v58', kernel.cpp:134) on array 'inp_sumRow', kernel.cpp:123.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('v49_0_0_addr_write_ln132', kernel.cpp:132) of variable 'v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131 on array 'v49_0_0' and 'load' operation ('v49_0_0_load', kernel.cpp:130) on array 'v49_0_0'.
WARNING: [SCHED 204-68] The II Violation in module 'Softmax_layer' (Loop: l_exp_sum_i3_l_j2): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'store' operation ('v49_0_0_addr_write_ln132', kernel.cpp:132) of variable 'v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131 on array 'v49_0_0' and 'load' operation ('v49_0_0_load', kernel.cpp:130) on array 'v49_0_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_update_i4_l_j3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
WARNING: [SCHED 204-21] Estimated clock period (13.058ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Softmax_layer' consists of the following:
	'load' operation ('v49_0_0_load', kernel.cpp:130) on array 'v49_0_0' [83]  (2.32 ns)
	'mux' operation ('v55', kernel.cpp:130) [99]  (2.06 ns)
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 971.254 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.sched.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling Softmax_layer.
Execute         set_default_model Softmax_layer 
Execute         bind -model Softmax_layer 
BIND OPTION: model=Softmax_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 972.393 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.bind.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding Softmax_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Context_layer 
Execute         schedule -model Context_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_i_outer1_l_j_outer2_l_k2'.
WARNING: [SCHED 204-68] The II Violation in module 'Context_layer' (Loop: l_gemm_i_outer1_l_j_outer2_l_k2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v68_0_0_V_addr_1_write_ln185', kernel.cpp:185) of variable 'add_ln703', kernel.cpp:184 on array 'v68_0_0_V' and 'load' operation ('v68_0_0_V_load', kernel.cpp:182) on array 'v68_0_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.8225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Context_layer' consists of the following:
	'load' operation ('v68_0_0_V_load', kernel.cpp:182) on array 'v68_0_0_V' [211]  (3.25 ns)
	'add' operation ('add_ln703', kernel.cpp:184) [213]  (2.31 ns)
	'store' operation ('v68_0_0_V_addr_1_write_ln185', kernel.cpp:185) of variable 'add_ln703', kernel.cpp:184 on array 'v68_0_0_V' [214]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 973.226 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.sched.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling Context_layer.
Execute         set_default_model Context_layer 
Execute         bind -model Context_layer 
BIND OPTION: model=Context_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 974.222 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.bind.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding Context_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Self_attention 
Execute         schedule -model Self_attention 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mh_separate_i_s_l_j_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-61] Pipelining loop 'l_mh_merge_i_m_l_j_m'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.84 sec.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 978.215 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.sched.rpt 
Command         syn_report done; 1.75 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.sched.adb -f 
Command         db_write done; 1.07 sec.
INFO-FLOW: Finish scheduling Self_attention.
Execute         set_default_model Self_attention 
Execute         bind -model Self_attention 
BIND OPTION: model=Self_attention
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1 sec.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 984.986 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.bind.rpt 
Command         syn_report done; 2.33 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.bind.adb -f 
Command         db_write done; 1.08 sec.
INFO-FLOW: Finish binding Self_attention.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds0 
Execute         schedule -model Linear_layer_ds0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i5_l_j4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer3_l_k3'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds0' (Loop: l_gemm_j_outer3_l_k3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v109_0_0_V_addr_1_write_ln275', kernel.cpp:275) of variable 'add_ln703', kernel.cpp:274 on array 'v109_0_0_V' and 'load' operation ('v109_0_0_V_load', kernel.cpp:272) on array 'v109_0_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.8225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds0' consists of the following:
	'load' operation ('v109_0_0_V_load', kernel.cpp:272) on array 'v109_0_0_V' [876]  (3.25 ns)
	'add' operation ('add_ln703', kernel.cpp:274) [878]  (2.31 ns)
	'store' operation ('v109_0_0_V_addr_1_write_ln275', kernel.cpp:275) of variable 'add_ln703', kernel.cpp:274 on array 'v109_0_0_V' [879]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.91 sec.
INFO: [HLS 200-111]  Elapsed time: 5.35 seconds; current allocated memory: 990.009 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.sched.rpt 
Command         syn_report done; 1.61 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.sched.adb -f 
Command         db_write done; 1.18 sec.
INFO-FLOW: Finish scheduling Linear_layer_ds0.
Execute         set_default_model Linear_layer_ds0 
Execute         bind -model Linear_layer_ds0 
BIND OPTION: model=Linear_layer_ds0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 996.031 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.bind.rpt 
Command         syn_report done; 2.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.bind.adb -f 
Command         db_write done; 1.13 sec.
INFO-FLOW: Finish binding Linear_layer_ds0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Res_layer0 
Execute         schedule -model Res_layer0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i7_l_j5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 997.926 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.verbose.sched.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.sched.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling Res_layer0.
Execute         set_default_model Res_layer0 
Execute         bind -model Res_layer0 
BIND OPTION: model=Res_layer0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 1000.239 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.verbose.bind.rpt 
Command         syn_report done; 0.75 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.bind.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish binding Res_layer0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Layer_norm 
Execute         schedule -model Layer_norm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_mean_var_i8_l_j6'.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln329', kernel.cpp:329) of variable 'v150', kernel.cpp:328 on array 'mean', kernel.cpp:314 and 'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln329', kernel.cpp:329) of variable 'v150', kernel.cpp:328 on array 'mean', kernel.cpp:314 and 'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln329', kernel.cpp:329) of variable 'v150', kernel.cpp:328 on array 'mean', kernel.cpp:314 and 'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln329', kernel.cpp:329) of variable 'v150', kernel.cpp:328 on array 'mean', kernel.cpp:314 and 'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314.
WARNING: [SCHED 204-68] The II Violation in module 'Layer_norm' (Loop: l_mean_var_i8_l_j6): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between 'store' operation ('mean_addr_1_write_ln329', kernel.cpp:329) of variable 'v150', kernel.cpp:328 on array 'mean', kernel.cpp:314 and 'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 33.
INFO: [SCHED 204-61] Pipelining loop 'l_norm_i9_l_j7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 47.
WARNING: [SCHED 204-21] Estimated clock period (9.578ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Layer_norm' consists of the following:
	'load' operation ('v149', kernel.cpp:327) on array 'mean', kernel.cpp:314 [75]  (2.32 ns)
	'fadd' operation ('v150', kernel.cpp:328) [76]  (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 1001.105 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.sched.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish scheduling Layer_norm.
Execute         set_default_model Layer_norm 
Execute         bind -model Layer_norm 
BIND OPTION: model=Layer_norm
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 1002.270 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.bind.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding Layer_norm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds1 
Execute         schedule -model Linear_layer_ds1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i10_l_j8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer4_l_k4'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds1' (Loop: l_gemm_j_outer4_l_k4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outp1_0_0_V_addr_1_write_ln406', kernel.cpp:406) of variable 'add_ln703', kernel.cpp:405 on array 'outp1[0][0].V', kernel.cpp:381 and 'load' operation ('outp1_0_0_V_load', kernel.cpp:403) on array 'outp1[0][0].V', kernel.cpp:381.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'l_to_float_i12_l_j9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
WARNING: [SCHED 204-21] Estimated clock period (8.8225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds1' consists of the following:
	'load' operation ('outp1_0_0_V_load', kernel.cpp:403) on array 'outp1[0][0].V', kernel.cpp:381 [1020]  (3.25 ns)
	'add' operation ('add_ln703', kernel.cpp:405) [1022]  (2.31 ns)
	'store' operation ('outp1_0_0_V_addr_1_write_ln406', kernel.cpp:406) of variable 'add_ln703', kernel.cpp:405 on array 'outp1[0][0].V', kernel.cpp:381 [1023]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.28 sec.
INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 1010.063 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.sched.rpt 
Command         syn_report done; 2.88 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.sched.adb -f 
Command         db_write done; 1.97 sec.
INFO-FLOW: Finish scheduling Linear_layer_ds1.
Execute         set_default_model Linear_layer_ds1 
Execute         bind -model Linear_layer_ds1 
BIND OPTION: model=Linear_layer_ds1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.99 sec.
INFO: [HLS 200-111]  Elapsed time: 5.84 seconds; current allocated memory: 1023.968 MB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.bind.rpt 
Command         syn_report done; 3.65 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.bind.adb -f 
Command         db_write done; 2.03 sec.
INFO-FLOW: Finish binding Linear_layer_ds1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<double> 
Execute         schedule -model pow_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pow_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'pow_generic_double_s' consists of the following:
	'mul' operation of DSP[262] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [259]  (3.36 ns)
	'add' operation of DSP[262] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [262]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [266]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [268]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_pow.h:592) [269]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.6 sec.
INFO: [HLS 200-111]  Elapsed time: 6.31 seconds; current allocated memory: 1.002 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.sched.rpt 
Command         syn_report done; 0.34 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.sched.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish scheduling pow_generic<double>.
Execute         set_default_model pow_generic<double> 
Execute         bind -model pow_generic<double> 
BIND OPTION: model=pow_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 1.004 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.bind.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish binding pow_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model exp_generic<double> 
Execute         schedule -model exp_generic<double> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp_generic<double>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 20.
WARNING: [SCHED 204-21] Estimated clock period (9.514ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'exp_generic_double_s' consists of the following:
	'mul' operation of DSP[53] ('r.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [50]  (3.36 ns)
	'add' operation of DSP[53] ('ret.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [53]  (3.02 ns)
	'icmp' operation ('icmp_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [57]  (2.43 ns)
	'select' operation ('select_ln805', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [59]  (0 ns)
	'select' operation ('r_exp.V', /wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_exp_.h:272) [60]  (0.7 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling exp_generic<double>.
Execute         set_default_model exp_generic<double> 
Execute         bind -model exp_generic<double> 
BIND OPTION: model=exp_generic<double>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.005 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding exp_generic<double>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model generic_tanh<float> 
Execute         schedule -model generic_tanh<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generic_tanh<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 61.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_tanh<float>.
Execute         set_default_model generic_tanh<float> 
Execute         bind -model generic_tanh<float> 
BIND OPTION: model=generic_tanh<float>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 1.006 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding generic_tanh<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gelu_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Gelu_layer 
Execute         schedule -model Gelu_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i13_l_j10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 192.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1.008 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.verbose.sched.rpt 
Command         syn_report done; 0.87 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.sched.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling Gelu_layer.
Execute         set_default_model Gelu_layer 
Execute         bind -model Gelu_layer 
BIND OPTION: model=Gelu_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 2.13 seconds; current allocated memory: 1.011 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.verbose.bind.rpt 
Command         syn_report done; 1.17 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.bind.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish binding Gelu_layer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Linear_layer_ds2 
Execute         schedule -model Linear_layer_ds2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_bias_i14_l_j11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
INFO: [SCHED 204-61] Pipelining loop 'l_gemm_j_outer5_l_k5'.
WARNING: [SCHED 204-68] The II Violation in module 'Linear_layer_ds2' (Loop: l_gemm_j_outer5_l_k5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('v219_0_0_V_addr_1_write_ln482', kernel.cpp:482) of variable 'add_ln703', kernel.cpp:481 on array 'v219_0_0_V' and 'load' operation ('v219_0_0_V_load', kernel.cpp:479) on array 'v219_0_0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (8.8225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Linear_layer_ds2' consists of the following:
	'load' operation ('v219_0_0_V_load', kernel.cpp:479) on array 'v219_0_0_V' [876]  (3.25 ns)
	'add' operation ('add_ln703', kernel.cpp:481) [878]  (2.31 ns)
	'store' operation ('v219_0_0_V_addr_1_write_ln482', kernel.cpp:482) of variable 'add_ln703', kernel.cpp:481 on array 'v219_0_0_V' [879]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.89 sec.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 1.016 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.sched.rpt 
Command         syn_report done; 1.67 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.sched.adb -f 
Command         db_write done; 1.18 sec.
INFO-FLOW: Finish scheduling Linear_layer_ds2.
Execute         set_default_model Linear_layer_ds2 
Execute         bind -model Linear_layer_ds2 
BIND OPTION: model=Linear_layer_ds2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 1.022 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.bind.rpt 
Command         syn_report done; 2.2 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.bind.adb -f 
Command         db_write done; 1.19 sec.
INFO-FLOW: Finish binding Linear_layer_ds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Res_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Res_layer1 
Execute         schedule -model Res_layer1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'l_S_i_j_0_i16_l_j12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 19.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 1.024 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.verbose.sched.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.sched.adb -f 
Command         db_write done; 0.41 sec.
INFO-FLOW: Finish scheduling Res_layer1.
Execute         set_default_model Res_layer1 
Execute         bind -model Res_layer1 
BIND OPTION: model=Res_layer1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 1.026 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.verbose.bind.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.bind.adb -f 
Command         db_write done; 0.43 sec.
INFO-FLOW: Finish binding Res_layer1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Bert_layer 
Execute         schedule -model Bert_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 1.028 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.sched.rpt 
Command         syn_report done; 0.69 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.sched.adb -f 
Command         db_write done; 0.71 sec.
INFO-FLOW: Finish scheduling Bert_layer.
Execute         set_default_model Bert_layer 
Execute         bind -model Bert_layer 
BIND OPTION: model=Bert_layer
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.16 sec.
INFO: [HLS 200-111]  Elapsed time: 13.58 seconds; current allocated memory: 1.037 GB.
Execute         syn_report -verbosereport -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.bind.rpt 
Command         syn_report done; 6.03 sec.
Execute         db_write -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.bind.adb -f 
Command         db_write done; 0.73 sec.
INFO-FLOW: Finish binding Bert_layer.
Execute         get_model_list Bert_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Linear_layer_qkv 
Execute         rtl_gen_preprocess Attention_layer 
Execute         rtl_gen_preprocess Softmax_layer 
Execute         rtl_gen_preprocess Context_layer 
Execute         rtl_gen_preprocess Self_attention 
Execute         rtl_gen_preprocess Linear_layer_ds0 
Execute         rtl_gen_preprocess Res_layer0 
Execute         rtl_gen_preprocess Layer_norm 
Execute         rtl_gen_preprocess Linear_layer_ds1 
Execute         rtl_gen_preprocess pow_generic<double> 
Execute         rtl_gen_preprocess exp_generic<double> 
Execute         rtl_gen_preprocess generic_tanh<float> 
Execute         rtl_gen_preprocess Gelu_layer 
Execute         rtl_gen_preprocess Linear_layer_ds2 
Execute         rtl_gen_preprocess Res_layer1 
Execute         rtl_gen_preprocess Bert_layer 
INFO-FLOW: Model list for RTL generation: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_qkv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_qkv -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_10ns_5ns_5_14_1' to 'Bert_layer_urem_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_mul_12ns_10ns_22_1_1' to 'Bert_layer_mul_mucud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_qkv' is 8352 from HDL expression: ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_qkv'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 7.14 seconds; current allocated memory: 1.046 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_qkv -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Linear_layer_qkv -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Linear_layer_qkv 
Execute         gen_rtl Linear_layer_qkv -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Linear_layer_qkv 
Execute         syn_report -csynth -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.rpt 
Command         syn_report done; 0.44 sec.
Execute         syn_report -rtlxml -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_qkv_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model Linear_layer_qkv -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.verbose.rpt 
Command         syn_report done; 2.43 sec.
Execute         db_write -model Linear_layer_qkv -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.adb 
Command         db_write done; 1.54 sec.
Execute         gen_tb_info Linear_layer_qkv -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Attention_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Attention_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Attention_layer_outp_V' to 'Attention_layer_odEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1' to 'Bert_layer_fmul_3eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Attention_layer'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 5.15 seconds; current allocated memory: 1.073 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Attention_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Attention_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Attention_layer 
Execute         gen_rtl Attention_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Attention_layer 
Execute         syn_report -csynth -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Attention_layer_csynth.xml 
Execute         syn_report -verbosereport -model Attention_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.verbose.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -model Attention_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.adb 
Command         db_write done; 0.61 sec.
Execute         gen_tb_info Attention_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Softmax_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Softmax_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Softmax_layer_inp_sumRow' to 'Softmax_layer_inpfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fadd_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fadd_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fdiv_32ns_32ns_32_16_1' to 'Bert_layer_fdiv_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fpext_32ns_64_2_1' to 'Bert_layer_fpext_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fexp_32ns_32ns_32_8_med_dsp_1' to 'Bert_layer_fexp_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_165_32_1_1' to 'Bert_layer_mux_16kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fexp_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_16kbM': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Softmax_layer'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 1.082 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Softmax_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Softmax_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Softmax_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Softmax_layer 
Execute         gen_rtl Softmax_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Softmax_layer 
Execute         syn_report -csynth -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Softmax_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Softmax_layer_csynth.xml 
Execute         syn_report -verbosereport -model Softmax_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.verbose.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -model Softmax_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.adb 
Command         db_write done; 0.4 sec.
Execute         gen_tb_info Softmax_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Context_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Context_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Context_layer'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 1.087 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Context_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Context_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Context_layer 
Execute         gen_rtl Context_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Context_layer 
Execute         syn_report -csynth -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Context_layer_csynth.xml 
Execute         syn_report -verbosereport -model Context_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model Context_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.adb 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info Context_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Self_attention' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Self_attention -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Self_attention_Q_h_0_V' to 'Self_attention_Q_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_Q_h_1_V' to 'Self_attention_Q_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_Q_h_2_V' to 'Self_attention_Q_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_Q_h_3_V' to 'Self_attention_Q_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_K_h_0_V' to 'Self_attention_K_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_K_h_1_V' to 'Self_attention_K_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_K_h_2_V' to 'Self_attention_K_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_K_h_3_V' to 'Self_attention_K_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_V_h_0_V' to 'Self_attention_V_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_V_h_1_V' to 'Self_attention_V_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_V_h_2_V' to 'Self_attention_V_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_V_h_3_V' to 'Self_attention_V_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_0_0' to 'Self_attention_v1xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_0_1' to 'Self_attention_v1yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_0_2' to 'Self_attention_v1zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_0_3' to 'Self_attention_v1Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_1_0' to 'Self_attention_v1Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_1_1' to 'Self_attention_v1CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_1_2' to 'Self_attention_v1DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_1_3' to 'Self_attention_v1Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_2_0' to 'Self_attention_v1Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_2_1' to 'Self_attention_v1Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_2_2' to 'Self_attention_v1Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_2_3' to 'Self_attention_v1IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_3_0' to 'Self_attention_v1JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_3_1' to 'Self_attention_v1KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_3_2' to 'Self_attention_v1Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v100_3_3' to 'Self_attention_v1Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v101_0_V' to 'Self_attention_v1Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v101_1_V' to 'Self_attention_v1OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v101_2_V' to 'Self_attention_v1PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v101_3_V' to 'Self_attention_v1QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_0_0' to 'Self_attention_v1Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_0_1' to 'Self_attention_v1Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_0_2' to 'Self_attention_v1Thq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_0_3' to 'Self_attention_v1UhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_1_0' to 'Self_attention_v1VhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_1_1' to 'Self_attention_v1WhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_1_2' to 'Self_attention_v1Xh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_1_3' to 'Self_attention_v1Yie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_2_0' to 'Self_attention_v1Zio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_2_1' to 'Self_attention_v10iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_2_2' to 'Self_attention_v11iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_2_3' to 'Self_attention_v12iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_3_0' to 'Self_attention_v13i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_3_1' to 'Self_attention_v14jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_3_2' to 'Self_attention_v15jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Self_attention_v102_3_3' to 'Self_attention_v16jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_10ns_5ns_8_14_1' to 'Bert_layer_urem_17jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_1448_24_1_1' to 'Bert_layer_mux_148jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_165_24_1_1' to 'Bert_layer_mux_169j0' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Self_attention' is 6920 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln214_reg_8836_pp0_iter12_reg == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_148jQ': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_169j0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_17jG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Self_attention'.
Command         create_rtl_model done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.102 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Self_attention -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Self_attention -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Self_attention -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Self_attention 
Execute         gen_rtl Self_attention -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Self_attention 
Execute         syn_report -csynth -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_csynth.rpt 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Self_attention_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model Self_attention -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.verbose.rpt 
Command         syn_report done; 2.47 sec.
Execute         db_write -model Self_attention -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.adb 
Command         db_write done; 1.38 sec.
Execute         gen_tb_info Self_attention -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds0 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds0' is 8352 from HDL expression: ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds0'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 1.130 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Linear_layer_ds0 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds0 
Execute         gen_rtl Linear_layer_ds0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Linear_layer_ds0 
Execute         syn_report -csynth -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.rpt 
Command         syn_report done; 0.42 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds0_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model Linear_layer_ds0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.verbose.rpt 
Command         syn_report done; 2.41 sec.
Execute         db_write -model Linear_layer_ds0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.adb 
Command         db_write done; 1.64 sec.
Execute         gen_tb_info Linear_layer_ds0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Res_layer0 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_124_24_1_1' to 'Bert_layer_mux_12bak' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_12bak': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_148jQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_17jG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer0'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 5.17 seconds; current allocated memory: 1.157 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Res_layer0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Res_layer0 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Res_layer0 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Res_layer0 
Execute         gen_rtl Res_layer0 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Res_layer0 
Execute         syn_report -csynth -model Res_layer0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Res_layer0_csynth.rpt 
Execute         syn_report -rtlxml -model Res_layer0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Res_layer0_csynth.xml 
Execute         syn_report -verbosereport -model Res_layer0 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.verbose.rpt 
Command         syn_report done; 0.83 sec.
Execute         db_write -model Res_layer0 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.adb 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info Res_layer0 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Layer_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Layer_norm -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_faddfsbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fptrunc_64ns_32_2_1' to 'Bert_layer_fptrunbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsqrt_32ns_32ns_32_12_1' to 'Bert_layer_fsqrt_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dadd_64ns_64ns_64_5_full_dsp_1' to 'Bert_layer_dadd_6bek' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6bek': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_faddfsbbk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsqrt_bdk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Layer_norm'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 1.167 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Layer_norm -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Layer_norm -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Layer_norm 
Execute         gen_rtl Layer_norm -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Layer_norm 
Execute         syn_report -csynth -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_csynth.rpt 
Execute         syn_report -rtlxml -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Layer_norm_csynth.xml 
Execute         syn_report -verbosereport -model Layer_norm -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.verbose.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -model Layer_norm -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.adb 
Command         db_write done; 0.53 sec.
Execute         gen_tb_info Layer_norm -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds1 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_0_V' to 'Linear_layer_ds1_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_1_V' to 'Linear_layer_ds1_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_2_V' to 'Linear_layer_ds1_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_3_V' to 'Linear_layer_ds1_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_4_V' to 'Linear_layer_ds1_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_5_V' to 'Linear_layer_ds1_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_6_V' to 'Linear_layer_ds1_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_7_V' to 'Linear_layer_ds1_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_8_V' to 'Linear_layer_ds1_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_9_V' to 'Linear_layer_ds1_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_10_V' to 'Linear_layer_ds1_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_0_11_V' to 'Linear_layer_ds1_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_0_V' to 'Linear_layer_ds1_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_1_V' to 'Linear_layer_ds1_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_2_V' to 'Linear_layer_ds1_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_3_V' to 'Linear_layer_ds1_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_4_V' to 'Linear_layer_ds1_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_5_V' to 'Linear_layer_ds1_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_6_V' to 'Linear_layer_ds1_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_7_V' to 'Linear_layer_ds1_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_8_V' to 'Linear_layer_ds1_bzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_9_V' to 'Linear_layer_ds1_bAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_10_V' to 'Linear_layer_ds1_bBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_1_11_V' to 'Linear_layer_ds1_bCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_0_V' to 'Linear_layer_ds1_bDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_1_V' to 'Linear_layer_ds1_bEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_2_V' to 'Linear_layer_ds1_bFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_3_V' to 'Linear_layer_ds1_bGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_4_V' to 'Linear_layer_ds1_bHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_5_V' to 'Linear_layer_ds1_bIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_6_V' to 'Linear_layer_ds1_bJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_7_V' to 'Linear_layer_ds1_bKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_8_V' to 'Linear_layer_ds1_bLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_9_V' to 'Linear_layer_ds1_bMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_10_V' to 'Linear_layer_ds1_bNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_2_11_V' to 'Linear_layer_ds1_bOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_0_V' to 'Linear_layer_ds1_bPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_1_V' to 'Linear_layer_ds1_bQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_2_V' to 'Linear_layer_ds1_bRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_3_V' to 'Linear_layer_ds1_bSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_4_V' to 'Linear_layer_ds1_bTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_5_V' to 'Linear_layer_ds1_bUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_6_V' to 'Linear_layer_ds1_bVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_7_V' to 'Linear_layer_ds1_bWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_8_V' to 'Linear_layer_ds1_bXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_9_V' to 'Linear_layer_ds1_bYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_10_V' to 'Linear_layer_ds1_bZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_3_11_V' to 'Linear_layer_ds1_b0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_0_V' to 'Linear_layer_ds1_b1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_1_V' to 'Linear_layer_ds1_b2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_2_V' to 'Linear_layer_ds1_b3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_3_V' to 'Linear_layer_ds1_b4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_4_V' to 'Linear_layer_ds1_b5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_5_V' to 'Linear_layer_ds1_b6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_6_V' to 'Linear_layer_ds1_b7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_7_V' to 'Linear_layer_ds1_b8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_8_V' to 'Linear_layer_ds1_b9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_9_V' to 'Linear_layer_ds1_cau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_10_V' to 'Linear_layer_ds1_cbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_4_11_V' to 'Linear_layer_ds1_ccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_0_V' to 'Linear_layer_ds1_cdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_1_V' to 'Linear_layer_ds1_ceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_2_V' to 'Linear_layer_ds1_cfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_3_V' to 'Linear_layer_ds1_cgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_4_V' to 'Linear_layer_ds1_chv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_5_V' to 'Linear_layer_ds1_civ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_6_V' to 'Linear_layer_ds1_cjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_7_V' to 'Linear_layer_ds1_ckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_8_V' to 'Linear_layer_ds1_clv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_9_V' to 'Linear_layer_ds1_cmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_10_V' to 'Linear_layer_ds1_cnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_5_11_V' to 'Linear_layer_ds1_cow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_0_V' to 'Linear_layer_ds1_cpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_1_V' to 'Linear_layer_ds1_cqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_2_V' to 'Linear_layer_ds1_crw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_3_V' to 'Linear_layer_ds1_csw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_4_V' to 'Linear_layer_ds1_ctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_5_V' to 'Linear_layer_ds1_cux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_6_V' to 'Linear_layer_ds1_cvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_7_V' to 'Linear_layer_ds1_cwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_8_V' to 'Linear_layer_ds1_cxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_9_V' to 'Linear_layer_ds1_cyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_10_V' to 'Linear_layer_ds1_czy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_6_11_V' to 'Linear_layer_ds1_cAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_0_V' to 'Linear_layer_ds1_cBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_1_V' to 'Linear_layer_ds1_cCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_2_V' to 'Linear_layer_ds1_cDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_3_V' to 'Linear_layer_ds1_cEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_4_V' to 'Linear_layer_ds1_cFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_5_V' to 'Linear_layer_ds1_cGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_6_V' to 'Linear_layer_ds1_cHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_7_V' to 'Linear_layer_ds1_cIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_8_V' to 'Linear_layer_ds1_cJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_9_V' to 'Linear_layer_ds1_cKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_10_V' to 'Linear_layer_ds1_cLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_7_11_V' to 'Linear_layer_ds1_cMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_0_V' to 'Linear_layer_ds1_cNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_1_V' to 'Linear_layer_ds1_cOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_2_V' to 'Linear_layer_ds1_cPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_3_V' to 'Linear_layer_ds1_cQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_4_V' to 'Linear_layer_ds1_cRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_5_V' to 'Linear_layer_ds1_cSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_6_V' to 'Linear_layer_ds1_cTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_7_V' to 'Linear_layer_ds1_cUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_8_V' to 'Linear_layer_ds1_cVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_9_V' to 'Linear_layer_ds1_cWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_10_V' to 'Linear_layer_ds1_cXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_8_11_V' to 'Linear_layer_ds1_cYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_0_V' to 'Linear_layer_ds1_cZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_1_V' to 'Linear_layer_ds1_c0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_2_V' to 'Linear_layer_ds1_c1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_3_V' to 'Linear_layer_ds1_c2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_4_V' to 'Linear_layer_ds1_c3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_5_V' to 'Linear_layer_ds1_c4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_6_V' to 'Linear_layer_ds1_c5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_7_V' to 'Linear_layer_ds1_c6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_8_V' to 'Linear_layer_ds1_c7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_9_V' to 'Linear_layer_ds1_c8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_10_V' to 'Linear_layer_ds1_c9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_9_11_V' to 'Linear_layer_ds1_daE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_0_V' to 'Linear_layer_ds1_dbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_1_V' to 'Linear_layer_ds1_dcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_2_V' to 'Linear_layer_ds1_ddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_3_V' to 'Linear_layer_ds1_deE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_4_V' to 'Linear_layer_ds1_dfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_5_V' to 'Linear_layer_ds1_dgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_6_V' to 'Linear_layer_ds1_dhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_7_V' to 'Linear_layer_ds1_diF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_8_V' to 'Linear_layer_ds1_djF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_9_V' to 'Linear_layer_ds1_dkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_10_V' to 'Linear_layer_ds1_dlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_10_11_V' to 'Linear_layer_ds1_dmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_0_V' to 'Linear_layer_ds1_dnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_1_V' to 'Linear_layer_ds1_doG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_2_V' to 'Linear_layer_ds1_dpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_3_V' to 'Linear_layer_ds1_dqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_4_V' to 'Linear_layer_ds1_drG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_5_V' to 'Linear_layer_ds1_dsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_6_V' to 'Linear_layer_ds1_dtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_7_V' to 'Linear_layer_ds1_duH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_8_V' to 'Linear_layer_ds1_dvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_9_V' to 'Linear_layer_ds1_dwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_10_V' to 'Linear_layer_ds1_dxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Linear_layer_ds1_outp1_11_11_V' to 'Linear_layer_ds1_dyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_12ns_5ns_5_16_1' to 'Bert_layer_urem_1dzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_urem_12ns_5ns_8_16_1' to 'Bert_layer_urem_1dAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_mul_14ns_12ns_26_1_1' to 'Bert_layer_mul_mudBI' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds1' is 8640 from HDL expression: ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mudBI': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_148jQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1dAI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1dzI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds1'.
Command         create_rtl_model done; 2.22 sec.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 1.184 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Linear_layer_ds1 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds1 
Execute         gen_rtl Linear_layer_ds1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Linear_layer_ds1 
Execute         syn_report -csynth -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.rpt 
Command         syn_report done; 0.76 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds1_csynth.xml 
Command         syn_report done; 0.42 sec.
Execute         syn_report -verbosereport -model Linear_layer_ds1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.verbose.rpt 
Command         syn_report done; 4.09 sec.
Execute         db_write -model Linear_layer_ds1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.adb 
Command         db_write done; 2.87 sec.
Execute         gen_tb_info Linear_layer_ds1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pow_generic<double> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_20' to 'pow_generic_doubldCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_19' to 'pow_generic_doubldDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_16' to 'pow_generic_doubldEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_17' to 'pow_generic_doubldFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_9' to 'pow_generic_doubldGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_12' to 'pow_generic_doubldHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_13' to 'pow_generic_doubldIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_14' to 'pow_generic_doubldJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_15' to 'pow_generic_doubldKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_18' to 'pow_generic_doubldLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo' to 'pow_generic_doubldMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'pow_generic_double_s_pow_reduce_anonymo_21' to 'pow_generic_doubldNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54s_6ns_54_2_1' to 'Bert_layer_mul_54dOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_71ns_4ns_75_5_1' to 'Bert_layer_mul_71dPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_73ns_6ns_79_5_1' to 'Bert_layer_mul_73dQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_83ns_6ns_89_5_1' to 'Bert_layer_mul_83dRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_92ns_6ns_98_5_1' to 'Bert_layer_mul_92dSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_87ns_6ns_93_5_1' to 'Bert_layer_mul_87dTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_82ns_6ns_88_5_1' to 'Bert_layer_mul_82dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_77ns_6ns_83_5_1' to 'Bert_layer_mul_77dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_80ns_12s_90_5_1' to 'Bert_layer_mul_80dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_54ns_78s_131_5_1' to 'Bert_layer_mul_54dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_55ns_78s_130_5_1' to 'Bert_layer_mul_55dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_83_5_1' to 'Bert_layer_mul_72dZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_43ns_36ns_79_2_1' to 'Bert_layer_mul_43d0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_49ns_44ns_93_2_1' to 'Bert_layer_mul_49d1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_50ns_50ns_100_2_1' to 'Bert_layer_mul_50d2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mac_muladd_16ns_16s_19s_31_1_1' to 'Bert_layer_mac_mud3M' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'pow_generic_double_s' is 11389 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mud3M': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_43d0M': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_49d1M': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50d2M': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54dOK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_54dXL': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_55dYM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_71dPK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72dZM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_73dQK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_77dVL': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_80dWL': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_82dUL': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_83dRK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_87dTL': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_92dSL': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_double_s'.
Command         create_rtl_model done; 1.42 sec.
INFO: [HLS 200-111]  Elapsed time: 10.13 seconds; current allocated memory: 1.226 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/pow_generic_double_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/pow_generic_double_s 
Execute         gen_rtl pow_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/pow_generic_double_s 
Execute         syn_report -csynth -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/pow_generic_double_s_csynth.xml 
Execute         syn_report -verbosereport -model pow_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model pow_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info pow_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_generic_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model exp_generic<double> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_exp_Z1_array_s' to 'exp_generic_doubld4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z3_array_V' to 'exp_generic_doubld5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_generic_double_s_table_f_Z2_array_V' to 'exp_generic_doubld6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_72ns_13s_84_5_1' to 'Bert_layer_mul_72d7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_36ns_43ns_79_2_1' to 'Bert_layer_mul_36d8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mul_44ns_49ns_93_2_1' to 'Bert_layer_mul_44d9N' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mac_mud3M': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_36d8N': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_44d9N': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_50d2M': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_72d7N': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_generic_double_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 1.233 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl exp_generic<double> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/exp_generic_double_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/exp_generic_double_s 
Execute         gen_rtl exp_generic<double> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/exp_generic_double_s 
Execute         syn_report -csynth -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.rpt 
Execute         syn_report -rtlxml -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/exp_generic_double_s_csynth.xml 
Execute         syn_report -verbosereport -model exp_generic<double> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model exp_generic<double> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.adb 
Command         db_write done; 0.63 sec.
Execute         gen_tb_info exp_generic<double> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_tanh_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model generic_tanh<float> -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fsub_32ns_32ns_32_5_full_dsp_1' to 'Bert_layer_fsub_3eaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_fcmp_32ns_32ns_1_2_1' to 'Bert_layer_fcmp_3ebO' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dadd_6bek': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fcmp_3ebO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fdiv_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunbck': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fsub_3eaO': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_tanh_float_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 1.238 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl generic_tanh<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/generic_tanh_float_s -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/generic_tanh_float_s 
Execute         gen_rtl generic_tanh<float> -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/generic_tanh_float_s 
Execute         syn_report -csynth -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.rpt 
Execute         syn_report -rtlxml -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/generic_tanh_float_s_csynth.xml 
Execute         syn_report -verbosereport -model generic_tanh<float> -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model generic_tanh<float> -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.adb 
Command         db_write done; 0.64 sec.
Execute         gen_tb_info generic_tanh<float> -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gelu_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Gelu_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Bert_layer_dmul_64ns_64ns_64_6_max_dsp_1' to 'Bert_layer_dmul_6ecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_mux_1448_32_1_1' to 'Bert_layer_mux_14edO' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Gelu_layer' is 8685 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_dmul_6ecO': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fadd_3g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fmul_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fpext_ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_fptrunbck': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mudBI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_14edO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1dAI': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gelu_layer'.
Command         create_rtl_model done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 1.246 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Gelu_layer -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Gelu_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Gelu_layer -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Gelu_layer 
Execute         gen_rtl Gelu_layer -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Gelu_layer 
Execute         syn_report -csynth -model Gelu_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Gelu_layer_csynth.rpt 
Execute         syn_report -rtlxml -model Gelu_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Gelu_layer_csynth.xml 
Execute         syn_report -verbosereport -model Gelu_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.verbose.rpt 
Command         syn_report done; 1.19 sec.
Execute         db_write -model Gelu_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.adb 
Command         db_write done; 1.03 sec.
Execute         gen_tb_info Gelu_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Linear_layer_ds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Linear_layer_ds2 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'Linear_layer_ds2' is 8352 from HDL expression: ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Linear_layer_ds2'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 1.262 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Linear_layer_ds2 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Linear_layer_ds2 
Execute         gen_rtl Linear_layer_ds2 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Linear_layer_ds2 
Execute         syn_report -csynth -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.rpt 
Command         syn_report done; 0.47 sec.
Execute         syn_report -rtlxml -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Linear_layer_ds2_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model Linear_layer_ds2 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.verbose.rpt 
Command         syn_report done; 2.41 sec.
Execute         db_write -model Linear_layer_ds2 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.adb 
Command         db_write done; 2.02 sec.
Execute         gen_tb_info Linear_layer_ds2 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Res_layer1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Res_layer1 -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mul_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_12bak': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_mux_148jQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'Bert_layer_urem_17jG': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Res_layer1'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 5.68 seconds; current allocated memory: 1.289 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Res_layer1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Res_layer1 -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Res_layer1 -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Res_layer1 
Execute         gen_rtl Res_layer1 -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Res_layer1 
Execute         syn_report -csynth -model Res_layer1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Res_layer1_csynth.rpt 
Execute         syn_report -rtlxml -model Res_layer1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Res_layer1_csynth.xml 
Execute         syn_report -verbosereport -model Res_layer1 -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.verbose.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -model Res_layer1 -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.adb 
Command         db_write done; 1.02 sec.
Execute         gen_tb_info Res_layer1 -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bert_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Bert_layer -vendor xilinx -mg_file /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v247_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v248_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v249_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v250_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v251_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v252_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v253_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v254_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v255_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v256_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v257_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v258_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v259_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v260' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v261' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v262' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v263' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_10_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Bert_layer/v264_11_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Bert_layer' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_0_V' to 'Bert_layer_v265_0eeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_1_V' to 'Bert_layer_v265_0efO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_2_V' to 'Bert_layer_v265_0egO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_3_V' to 'Bert_layer_v265_0ehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_4_V' to 'Bert_layer_v265_0eiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_5_V' to 'Bert_layer_v265_0ejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_6_V' to 'Bert_layer_v265_0ekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_7_V' to 'Bert_layer_v265_0elP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_8_V' to 'Bert_layer_v265_0emP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_9_V' to 'Bert_layer_v265_0enQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_10_V' to 'Bert_layer_v265_0eoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_0_11_V' to 'Bert_layer_v265_0epQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_0_V' to 'Bert_layer_v265_1eqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_1_V' to 'Bert_layer_v265_1erQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_2_V' to 'Bert_layer_v265_1esQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_3_V' to 'Bert_layer_v265_1etR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_4_V' to 'Bert_layer_v265_1euR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_5_V' to 'Bert_layer_v265_1evR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_6_V' to 'Bert_layer_v265_1ewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_7_V' to 'Bert_layer_v265_1exR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_8_V' to 'Bert_layer_v265_1eyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_9_V' to 'Bert_layer_v265_1ezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_10_V' to 'Bert_layer_v265_1eAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_1_11_V' to 'Bert_layer_v265_1eBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_0_V' to 'Bert_layer_v265_2eCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_1_V' to 'Bert_layer_v265_2eDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_2_V' to 'Bert_layer_v265_2eES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_3_V' to 'Bert_layer_v265_2eFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_4_V' to 'Bert_layer_v265_2eGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_5_V' to 'Bert_layer_v265_2eHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_6_V' to 'Bert_layer_v265_2eIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_7_V' to 'Bert_layer_v265_2eJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_8_V' to 'Bert_layer_v265_2eKT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_9_V' to 'Bert_layer_v265_2eLT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_10_V' to 'Bert_layer_v265_2eMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_2_11_V' to 'Bert_layer_v265_2eNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_0_V' to 'Bert_layer_v265_3eOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_1_V' to 'Bert_layer_v265_3ePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_2_V' to 'Bert_layer_v265_3eQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_3_V' to 'Bert_layer_v265_3eRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_4_V' to 'Bert_layer_v265_3eSV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_5_V' to 'Bert_layer_v265_3eTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_6_V' to 'Bert_layer_v265_3eUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_7_V' to 'Bert_layer_v265_3eVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_8_V' to 'Bert_layer_v265_3eWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_9_V' to 'Bert_layer_v265_3eXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_10_V' to 'Bert_layer_v265_3eYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_3_11_V' to 'Bert_layer_v265_3eZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_0_V' to 'Bert_layer_v265_4e0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_1_V' to 'Bert_layer_v265_4e1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_2_V' to 'Bert_layer_v265_4e2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_3_V' to 'Bert_layer_v265_4e3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_4_V' to 'Bert_layer_v265_4e4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_5_V' to 'Bert_layer_v265_4e5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_6_V' to 'Bert_layer_v265_4e6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_7_V' to 'Bert_layer_v265_4e7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_8_V' to 'Bert_layer_v265_4e8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_9_V' to 'Bert_layer_v265_4e9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_10_V' to 'Bert_layer_v265_4faY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_4_11_V' to 'Bert_layer_v265_4fbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_0_V' to 'Bert_layer_v265_5fcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_1_V' to 'Bert_layer_v265_5fdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_2_V' to 'Bert_layer_v265_5feY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_3_V' to 'Bert_layer_v265_5ffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_4_V' to 'Bert_layer_v265_5fgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_5_V' to 'Bert_layer_v265_5fhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_6_V' to 'Bert_layer_v265_5fiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_7_V' to 'Bert_layer_v265_5fjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_8_V' to 'Bert_layer_v265_5fkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_9_V' to 'Bert_layer_v265_5flZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_10_V' to 'Bert_layer_v265_5fmZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_5_11_V' to 'Bert_layer_v265_5fn0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_0_V' to 'Bert_layer_v265_6fo0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_1_V' to 'Bert_layer_v265_6fp0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_2_V' to 'Bert_layer_v265_6fq0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_3_V' to 'Bert_layer_v265_6fr0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_4_V' to 'Bert_layer_v265_6fs0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_5_V' to 'Bert_layer_v265_6ft1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_6_V' to 'Bert_layer_v265_6fu1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_7_V' to 'Bert_layer_v265_6fv1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_8_V' to 'Bert_layer_v265_6fw1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_9_V' to 'Bert_layer_v265_6fx1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_10_V' to 'Bert_layer_v265_6fy1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_6_11_V' to 'Bert_layer_v265_6fz2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_0_V' to 'Bert_layer_v265_7fA2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_1_V' to 'Bert_layer_v265_7fB2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_2_V' to 'Bert_layer_v265_7fC2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_3_V' to 'Bert_layer_v265_7fD2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_4_V' to 'Bert_layer_v265_7fE2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_5_V' to 'Bert_layer_v265_7fF3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_6_V' to 'Bert_layer_v265_7fG3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_7_V' to 'Bert_layer_v265_7fH3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_8_V' to 'Bert_layer_v265_7fI3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_9_V' to 'Bert_layer_v265_7fJ3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_10_V' to 'Bert_layer_v265_7fK3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_7_11_V' to 'Bert_layer_v265_7fL3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_0_V' to 'Bert_layer_v265_8fM4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_1_V' to 'Bert_layer_v265_8fN4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_2_V' to 'Bert_layer_v265_8fO4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_3_V' to 'Bert_layer_v265_8fP4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_4_V' to 'Bert_layer_v265_8fQ4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_5_V' to 'Bert_layer_v265_8fR4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_6_V' to 'Bert_layer_v265_8fS5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_7_V' to 'Bert_layer_v265_8fT5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_8_V' to 'Bert_layer_v265_8fU5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_9_V' to 'Bert_layer_v265_8fV5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_10_V' to 'Bert_layer_v265_8fW5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_8_11_V' to 'Bert_layer_v265_8fX5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_0_V' to 'Bert_layer_v265_9fY6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_1_V' to 'Bert_layer_v265_9fZ6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_2_V' to 'Bert_layer_v265_9f06' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_3_V' to 'Bert_layer_v265_9f16' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_4_V' to 'Bert_layer_v265_9f26' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_5_V' to 'Bert_layer_v265_9f36' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_6_V' to 'Bert_layer_v265_9f47' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_7_V' to 'Bert_layer_v265_9f57' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_8_V' to 'Bert_layer_v265_9f67' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_9_V' to 'Bert_layer_v265_9f77' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_10_V' to 'Bert_layer_v265_9f87' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_9_11_V' to 'Bert_layer_v265_9f97' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_0_V' to 'Bert_layer_v265_1ga8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_1_V' to 'Bert_layer_v265_1gb8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_2_V' to 'Bert_layer_v265_1gc8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_3_V' to 'Bert_layer_v265_1gd8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_4_V' to 'Bert_layer_v265_1ge8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_5_V' to 'Bert_layer_v265_1gf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_6_V' to 'Bert_layer_v265_1gg8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_7_V' to 'Bert_layer_v265_1gh9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_8_V' to 'Bert_layer_v265_1gi9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_9_V' to 'Bert_layer_v265_1gj9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_10_V' to 'Bert_layer_v265_1gk9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_10_11_V' to 'Bert_layer_v265_1gl9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_0_V' to 'Bert_layer_v265_1gm9' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_1_V' to 'Bert_layer_v265_1gnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_2_V' to 'Bert_layer_v265_1gob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_3_V' to 'Bert_layer_v265_1gpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_4_V' to 'Bert_layer_v265_1gqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_5_V' to 'Bert_layer_v265_1grb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_6_V' to 'Bert_layer_v265_1gsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_7_V' to 'Bert_layer_v265_1gtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_8_V' to 'Bert_layer_v265_1gub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_9_V' to 'Bert_layer_v265_1gvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_10_V' to 'Bert_layer_v265_1gwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v265_11_11_V' to 'Bert_layer_v265_1gxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_0_V' to 'Bert_layer_v266_0gyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_1_V' to 'Bert_layer_v266_0gzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_2_V' to 'Bert_layer_v266_0gAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_3_V' to 'Bert_layer_v266_0gBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_4_V' to 'Bert_layer_v266_0gCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_5_V' to 'Bert_layer_v266_0gDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_6_V' to 'Bert_layer_v266_0gEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_7_V' to 'Bert_layer_v266_0gFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_8_V' to 'Bert_layer_v266_0gGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_9_V' to 'Bert_layer_v266_0gHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_10_V' to 'Bert_layer_v266_0gIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_0_11_V' to 'Bert_layer_v266_0gJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_0_V' to 'Bert_layer_v266_1gKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_1_V' to 'Bert_layer_v266_1gLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_2_V' to 'Bert_layer_v266_1gMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_3_V' to 'Bert_layer_v266_1gNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_4_V' to 'Bert_layer_v266_1gOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_5_V' to 'Bert_layer_v266_1gPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_6_V' to 'Bert_layer_v266_1gQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_7_V' to 'Bert_layer_v266_1gRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_8_V' to 'Bert_layer_v266_1gSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_9_V' to 'Bert_layer_v266_1gTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_10_V' to 'Bert_layer_v266_1gUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_1_11_V' to 'Bert_layer_v266_1gVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_0_V' to 'Bert_layer_v266_2gWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_1_V' to 'Bert_layer_v266_2gXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_2_V' to 'Bert_layer_v266_2gYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_3_V' to 'Bert_layer_v266_2gZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_4_V' to 'Bert_layer_v266_2g0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_5_V' to 'Bert_layer_v266_2g1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_6_V' to 'Bert_layer_v266_2g2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_7_V' to 'Bert_layer_v266_2g3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_8_V' to 'Bert_layer_v266_2g4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_9_V' to 'Bert_layer_v266_2g5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_10_V' to 'Bert_layer_v266_2g6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_2_11_V' to 'Bert_layer_v266_2g7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_0_V' to 'Bert_layer_v266_3g8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_1_V' to 'Bert_layer_v266_3g9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_2_V' to 'Bert_layer_v266_3hab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_3_V' to 'Bert_layer_v266_3hbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_4_V' to 'Bert_layer_v266_3hcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_5_V' to 'Bert_layer_v266_3hdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_6_V' to 'Bert_layer_v266_3heb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_7_V' to 'Bert_layer_v266_3hfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_8_V' to 'Bert_layer_v266_3hgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_9_V' to 'Bert_layer_v266_3hhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_10_V' to 'Bert_layer_v266_3hib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_3_11_V' to 'Bert_layer_v266_3hjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_0_V' to 'Bert_layer_v266_4hkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_1_V' to 'Bert_layer_v266_4hlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_2_V' to 'Bert_layer_v266_4hmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_3_V' to 'Bert_layer_v266_4hnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_4_V' to 'Bert_layer_v266_4hob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_5_V' to 'Bert_layer_v266_4hpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_6_V' to 'Bert_layer_v266_4hqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_7_V' to 'Bert_layer_v266_4hrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_8_V' to 'Bert_layer_v266_4hsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_9_V' to 'Bert_layer_v266_4htb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_10_V' to 'Bert_layer_v266_4hub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_4_11_V' to 'Bert_layer_v266_4hvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_0_V' to 'Bert_layer_v266_5hwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_1_V' to 'Bert_layer_v266_5hxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_2_V' to 'Bert_layer_v266_5hyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_3_V' to 'Bert_layer_v266_5hzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_4_V' to 'Bert_layer_v266_5hAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_5_V' to 'Bert_layer_v266_5hBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_6_V' to 'Bert_layer_v266_5hCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_7_V' to 'Bert_layer_v266_5hDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_8_V' to 'Bert_layer_v266_5hEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_9_V' to 'Bert_layer_v266_5hFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_10_V' to 'Bert_layer_v266_5hGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_5_11_V' to 'Bert_layer_v266_5hHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_0_V' to 'Bert_layer_v266_6hIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_1_V' to 'Bert_layer_v266_6hJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_2_V' to 'Bert_layer_v266_6hKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_3_V' to 'Bert_layer_v266_6hLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_4_V' to 'Bert_layer_v266_6hMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_5_V' to 'Bert_layer_v266_6hNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_6_V' to 'Bert_layer_v266_6hOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_7_V' to 'Bert_layer_v266_6hPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_8_V' to 'Bert_layer_v266_6hQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_9_V' to 'Bert_layer_v266_6hRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_10_V' to 'Bert_layer_v266_6hSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_6_11_V' to 'Bert_layer_v266_6hTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_0_V' to 'Bert_layer_v266_7hUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_1_V' to 'Bert_layer_v266_7hVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_2_V' to 'Bert_layer_v266_7hWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_3_V' to 'Bert_layer_v266_7hXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_4_V' to 'Bert_layer_v266_7hYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_5_V' to 'Bert_layer_v266_7hZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_6_V' to 'Bert_layer_v266_7h0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_7_V' to 'Bert_layer_v266_7h1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_8_V' to 'Bert_layer_v266_7h2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_9_V' to 'Bert_layer_v266_7h3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_10_V' to 'Bert_layer_v266_7h4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_7_11_V' to 'Bert_layer_v266_7h5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_0_V' to 'Bert_layer_v266_8h6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_1_V' to 'Bert_layer_v266_8h7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_2_V' to 'Bert_layer_v266_8h8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_3_V' to 'Bert_layer_v266_8h9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_4_V' to 'Bert_layer_v266_8iab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_5_V' to 'Bert_layer_v266_8ibb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_6_V' to 'Bert_layer_v266_8icb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_7_V' to 'Bert_layer_v266_8idb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_8_V' to 'Bert_layer_v266_8ieb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_9_V' to 'Bert_layer_v266_8ifb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_10_V' to 'Bert_layer_v266_8igb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_8_11_V' to 'Bert_layer_v266_8ihb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_0_V' to 'Bert_layer_v266_9iib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_1_V' to 'Bert_layer_v266_9ijb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_2_V' to 'Bert_layer_v266_9ikb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_3_V' to 'Bert_layer_v266_9ilb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_4_V' to 'Bert_layer_v266_9imb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_5_V' to 'Bert_layer_v266_9inb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_6_V' to 'Bert_layer_v266_9iob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_7_V' to 'Bert_layer_v266_9ipb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_8_V' to 'Bert_layer_v266_9iqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_9_V' to 'Bert_layer_v266_9irb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_10_V' to 'Bert_layer_v266_9isb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_9_11_V' to 'Bert_layer_v266_9itb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_0_V' to 'Bert_layer_v266_1iub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_1_V' to 'Bert_layer_v266_1ivb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_2_V' to 'Bert_layer_v266_1iwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_3_V' to 'Bert_layer_v266_1ixb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_4_V' to 'Bert_layer_v266_1iyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_5_V' to 'Bert_layer_v266_1izb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_6_V' to 'Bert_layer_v266_1iAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_7_V' to 'Bert_layer_v266_1iBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_8_V' to 'Bert_layer_v266_1iCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_9_V' to 'Bert_layer_v266_1iDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_10_V' to 'Bert_layer_v266_1iEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_10_11_V' to 'Bert_layer_v266_1iFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_0_V' to 'Bert_layer_v266_1iGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_1_V' to 'Bert_layer_v266_1iHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_2_V' to 'Bert_layer_v266_1iIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_3_V' to 'Bert_layer_v266_1iJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_4_V' to 'Bert_layer_v266_1iKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_5_V' to 'Bert_layer_v266_1iLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_6_V' to 'Bert_layer_v266_1iMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_7_V' to 'Bert_layer_v266_1iNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_8_V' to 'Bert_layer_v266_1iOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_9_V' to 'Bert_layer_v266_1iPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_10_V' to 'Bert_layer_v266_1iQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v266_11_11_V' to 'Bert_layer_v266_1iRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_0_V' to 'Bert_layer_v267_0iSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_1_V' to 'Bert_layer_v267_0iTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_2_V' to 'Bert_layer_v267_0iUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_3_V' to 'Bert_layer_v267_0iVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_4_V' to 'Bert_layer_v267_0iWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_5_V' to 'Bert_layer_v267_0iXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_6_V' to 'Bert_layer_v267_0iYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_7_V' to 'Bert_layer_v267_0iZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_8_V' to 'Bert_layer_v267_0i0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_9_V' to 'Bert_layer_v267_0i1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_10_V' to 'Bert_layer_v267_0i2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_0_11_V' to 'Bert_layer_v267_0i3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_0_V' to 'Bert_layer_v267_1i4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_1_V' to 'Bert_layer_v267_1i5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_2_V' to 'Bert_layer_v267_1i6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_3_V' to 'Bert_layer_v267_1i7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_4_V' to 'Bert_layer_v267_1i8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_5_V' to 'Bert_layer_v267_1i9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_6_V' to 'Bert_layer_v267_1jab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_7_V' to 'Bert_layer_v267_1jbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_8_V' to 'Bert_layer_v267_1jcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_9_V' to 'Bert_layer_v267_1jdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_10_V' to 'Bert_layer_v267_1jeb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_1_11_V' to 'Bert_layer_v267_1jfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_0_V' to 'Bert_layer_v267_2jgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_1_V' to 'Bert_layer_v267_2jhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_2_V' to 'Bert_layer_v267_2jib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_3_V' to 'Bert_layer_v267_2jjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_4_V' to 'Bert_layer_v267_2jkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_5_V' to 'Bert_layer_v267_2jlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_6_V' to 'Bert_layer_v267_2jmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_7_V' to 'Bert_layer_v267_2jnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_8_V' to 'Bert_layer_v267_2job' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_9_V' to 'Bert_layer_v267_2jpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_10_V' to 'Bert_layer_v267_2jqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_2_11_V' to 'Bert_layer_v267_2jrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_0_V' to 'Bert_layer_v267_3jsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_1_V' to 'Bert_layer_v267_3jtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_2_V' to 'Bert_layer_v267_3jub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_3_V' to 'Bert_layer_v267_3jvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_4_V' to 'Bert_layer_v267_3jwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_5_V' to 'Bert_layer_v267_3jxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_6_V' to 'Bert_layer_v267_3jyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_7_V' to 'Bert_layer_v267_3jzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_8_V' to 'Bert_layer_v267_3jAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_9_V' to 'Bert_layer_v267_3jBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_10_V' to 'Bert_layer_v267_3jCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_3_11_V' to 'Bert_layer_v267_3jDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_0_V' to 'Bert_layer_v267_4jEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_1_V' to 'Bert_layer_v267_4jFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_2_V' to 'Bert_layer_v267_4jGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_3_V' to 'Bert_layer_v267_4jHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_4_V' to 'Bert_layer_v267_4jIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_5_V' to 'Bert_layer_v267_4jJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_6_V' to 'Bert_layer_v267_4jKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_7_V' to 'Bert_layer_v267_4jLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_8_V' to 'Bert_layer_v267_4jMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_9_V' to 'Bert_layer_v267_4jNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_10_V' to 'Bert_layer_v267_4jOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_4_11_V' to 'Bert_layer_v267_4jPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_0_V' to 'Bert_layer_v267_5jQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_1_V' to 'Bert_layer_v267_5jRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_2_V' to 'Bert_layer_v267_5jSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_3_V' to 'Bert_layer_v267_5jTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_4_V' to 'Bert_layer_v267_5jUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_5_V' to 'Bert_layer_v267_5jVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_6_V' to 'Bert_layer_v267_5jWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_7_V' to 'Bert_layer_v267_5jXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_8_V' to 'Bert_layer_v267_5jYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_9_V' to 'Bert_layer_v267_5jZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_10_V' to 'Bert_layer_v267_5j0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_5_11_V' to 'Bert_layer_v267_5j1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_0_V' to 'Bert_layer_v267_6j2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_1_V' to 'Bert_layer_v267_6j3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_2_V' to 'Bert_layer_v267_6j4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_3_V' to 'Bert_layer_v267_6j5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_4_V' to 'Bert_layer_v267_6j6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_5_V' to 'Bert_layer_v267_6j7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_6_V' to 'Bert_layer_v267_6j8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_7_V' to 'Bert_layer_v267_6j9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_8_V' to 'Bert_layer_v267_6kab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_9_V' to 'Bert_layer_v267_6kbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_10_V' to 'Bert_layer_v267_6kcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_6_11_V' to 'Bert_layer_v267_6kdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_0_V' to 'Bert_layer_v267_7keb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_1_V' to 'Bert_layer_v267_7kfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_2_V' to 'Bert_layer_v267_7kgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_3_V' to 'Bert_layer_v267_7khb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_4_V' to 'Bert_layer_v267_7kib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_5_V' to 'Bert_layer_v267_7kjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_6_V' to 'Bert_layer_v267_7kkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_7_V' to 'Bert_layer_v267_7klb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_8_V' to 'Bert_layer_v267_7kmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_9_V' to 'Bert_layer_v267_7knb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_10_V' to 'Bert_layer_v267_7kob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_7_11_V' to 'Bert_layer_v267_7kpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_0_V' to 'Bert_layer_v267_8kqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_1_V' to 'Bert_layer_v267_8krb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_2_V' to 'Bert_layer_v267_8ksb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_3_V' to 'Bert_layer_v267_8ktb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_4_V' to 'Bert_layer_v267_8kub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_5_V' to 'Bert_layer_v267_8kvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_6_V' to 'Bert_layer_v267_8kwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_7_V' to 'Bert_layer_v267_8kxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_8_V' to 'Bert_layer_v267_8kyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_9_V' to 'Bert_layer_v267_8kzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_10_V' to 'Bert_layer_v267_8kAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_8_11_V' to 'Bert_layer_v267_8kBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_0_V' to 'Bert_layer_v267_9kCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_1_V' to 'Bert_layer_v267_9kDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_2_V' to 'Bert_layer_v267_9kEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_3_V' to 'Bert_layer_v267_9kFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_4_V' to 'Bert_layer_v267_9kGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_5_V' to 'Bert_layer_v267_9kHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_6_V' to 'Bert_layer_v267_9kIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_7_V' to 'Bert_layer_v267_9kJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_8_V' to 'Bert_layer_v267_9kKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_9_V' to 'Bert_layer_v267_9kLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_10_V' to 'Bert_layer_v267_9kMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_9_11_V' to 'Bert_layer_v267_9kNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_0_V' to 'Bert_layer_v267_1kOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_1_V' to 'Bert_layer_v267_1kPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_2_V' to 'Bert_layer_v267_1kQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_3_V' to 'Bert_layer_v267_1kRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_4_V' to 'Bert_layer_v267_1kSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_5_V' to 'Bert_layer_v267_1kTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_6_V' to 'Bert_layer_v267_1kUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_7_V' to 'Bert_layer_v267_1kVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_8_V' to 'Bert_layer_v267_1kWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_9_V' to 'Bert_layer_v267_1kXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_10_V' to 'Bert_layer_v267_1kYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_10_11_V' to 'Bert_layer_v267_1kZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_0_V' to 'Bert_layer_v267_1k0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_1_V' to 'Bert_layer_v267_1k1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_2_V' to 'Bert_layer_v267_1k2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_3_V' to 'Bert_layer_v267_1k3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_4_V' to 'Bert_layer_v267_1k4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_5_V' to 'Bert_layer_v267_1k5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_6_V' to 'Bert_layer_v267_1k6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_7_V' to 'Bert_layer_v267_1k7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_8_V' to 'Bert_layer_v267_1k8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_9_V' to 'Bert_layer_v267_1k9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_10_V' to 'Bert_layer_v267_1lab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v267_11_11_V' to 'Bert_layer_v267_1lbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v268_10_V' to 'Bert_layer_v268_1lcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v268_11_V' to 'Bert_layer_v268_1ldb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_0_V' to 'Bert_layer_v269_0leb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_1_V' to 'Bert_layer_v269_0lfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_2_V' to 'Bert_layer_v269_0lgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_3_V' to 'Bert_layer_v269_0lhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_4_V' to 'Bert_layer_v269_0lib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_5_V' to 'Bert_layer_v269_0ljb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_6_V' to 'Bert_layer_v269_0lkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_7_V' to 'Bert_layer_v269_0llb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_8_V' to 'Bert_layer_v269_0lmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_9_V' to 'Bert_layer_v269_0lnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_10_V' to 'Bert_layer_v269_0lob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_0_11_V' to 'Bert_layer_v269_0lpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_0_V' to 'Bert_layer_v269_1lqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_1_V' to 'Bert_layer_v269_1lrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_2_V' to 'Bert_layer_v269_1lsb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_3_V' to 'Bert_layer_v269_1ltb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_4_V' to 'Bert_layer_v269_1lub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_5_V' to 'Bert_layer_v269_1lvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_6_V' to 'Bert_layer_v269_1lwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_7_V' to 'Bert_layer_v269_1lxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_8_V' to 'Bert_layer_v269_1lyb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_9_V' to 'Bert_layer_v269_1lzb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_10_V' to 'Bert_layer_v269_1lAb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_1_11_V' to 'Bert_layer_v269_1lBb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_0_V' to 'Bert_layer_v269_2lCb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_1_V' to 'Bert_layer_v269_2lDb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_2_V' to 'Bert_layer_v269_2lEb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_3_V' to 'Bert_layer_v269_2lFb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_4_V' to 'Bert_layer_v269_2lGb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_5_V' to 'Bert_layer_v269_2lHb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_6_V' to 'Bert_layer_v269_2lIb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_7_V' to 'Bert_layer_v269_2lJb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_8_V' to 'Bert_layer_v269_2lKb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_9_V' to 'Bert_layer_v269_2lLb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_10_V' to 'Bert_layer_v269_2lMb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_2_11_V' to 'Bert_layer_v269_2lNb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_0_V' to 'Bert_layer_v269_3lOb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_1_V' to 'Bert_layer_v269_3lPb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_2_V' to 'Bert_layer_v269_3lQb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_3_V' to 'Bert_layer_v269_3lRb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_4_V' to 'Bert_layer_v269_3lSb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_5_V' to 'Bert_layer_v269_3lTb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_6_V' to 'Bert_layer_v269_3lUb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_7_V' to 'Bert_layer_v269_3lVb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_8_V' to 'Bert_layer_v269_3lWb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_9_V' to 'Bert_layer_v269_3lXb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_10_V' to 'Bert_layer_v269_3lYb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_3_11_V' to 'Bert_layer_v269_3lZb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_0_V' to 'Bert_layer_v269_4l0b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_1_V' to 'Bert_layer_v269_4l1b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_2_V' to 'Bert_layer_v269_4l2b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_3_V' to 'Bert_layer_v269_4l3b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_4_V' to 'Bert_layer_v269_4l4b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_5_V' to 'Bert_layer_v269_4l5b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_6_V' to 'Bert_layer_v269_4l6b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_7_V' to 'Bert_layer_v269_4l7b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_8_V' to 'Bert_layer_v269_4l8b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_9_V' to 'Bert_layer_v269_4l9b' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_10_V' to 'Bert_layer_v269_4mab' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_4_11_V' to 'Bert_layer_v269_4mbb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_0_V' to 'Bert_layer_v269_5mcb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_1_V' to 'Bert_layer_v269_5mdb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_2_V' to 'Bert_layer_v269_5meb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_3_V' to 'Bert_layer_v269_5mfb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_4_V' to 'Bert_layer_v269_5mgb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_5_V' to 'Bert_layer_v269_5mhb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_6_V' to 'Bert_layer_v269_5mib' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_7_V' to 'Bert_layer_v269_5mjb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_8_V' to 'Bert_layer_v269_5mkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_9_V' to 'Bert_layer_v269_5mlb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_10_V' to 'Bert_layer_v269_5mmb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_5_11_V' to 'Bert_layer_v269_5mnb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_0_V' to 'Bert_layer_v269_6mob' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_1_V' to 'Bert_layer_v269_6mpb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_2_V' to 'Bert_layer_v269_6mqb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_3_V' to 'Bert_layer_v269_6mrb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_4_V' to 'Bert_layer_v269_6msb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_5_V' to 'Bert_layer_v269_6mtb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_6_V' to 'Bert_layer_v269_6mub' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_7_V' to 'Bert_layer_v269_6mvb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_8_V' to 'Bert_layer_v269_6mwb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_9_V' to 'Bert_layer_v269_6mxb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_10_V' to 'Bert_layer_v269_6myb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_6_11_V' to 'Bert_layer_v269_6mzc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_0_V' to 'Bert_layer_v269_7mAc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_1_V' to 'Bert_layer_v269_7mBc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_2_V' to 'Bert_layer_v269_7mCc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_3_V' to 'Bert_layer_v269_7mDc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_4_V' to 'Bert_layer_v269_7mEc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_5_V' to 'Bert_layer_v269_7mFc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_6_V' to 'Bert_layer_v269_7mGc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_7_V' to 'Bert_layer_v269_7mHc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_8_V' to 'Bert_layer_v269_7mIc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_9_V' to 'Bert_layer_v269_7mJc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_10_V' to 'Bert_layer_v269_7mKc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_7_11_V' to 'Bert_layer_v269_7mLc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_0_V' to 'Bert_layer_v269_8mMc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_1_V' to 'Bert_layer_v269_8mNc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_2_V' to 'Bert_layer_v269_8mOc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_3_V' to 'Bert_layer_v269_8mPc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_4_V' to 'Bert_layer_v269_8mQc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_5_V' to 'Bert_layer_v269_8mRc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_6_V' to 'Bert_layer_v269_8mSc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_7_V' to 'Bert_layer_v269_8mTc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_8_V' to 'Bert_layer_v269_8mUc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_9_V' to 'Bert_layer_v269_8mVc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_10_V' to 'Bert_layer_v269_8mWc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_8_11_V' to 'Bert_layer_v269_8mXc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_0_V' to 'Bert_layer_v269_9mYc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_1_V' to 'Bert_layer_v269_9mZc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_2_V' to 'Bert_layer_v269_9m0c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_3_V' to 'Bert_layer_v269_9m1c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_4_V' to 'Bert_layer_v269_9m2c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_5_V' to 'Bert_layer_v269_9m3c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_6_V' to 'Bert_layer_v269_9m4c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_7_V' to 'Bert_layer_v269_9m5c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_8_V' to 'Bert_layer_v269_9m6c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_9_V' to 'Bert_layer_v269_9m7c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_10_V' to 'Bert_layer_v269_9m8c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_9_11_V' to 'Bert_layer_v269_9m9c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_0_V' to 'Bert_layer_v269_1nac' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_1_V' to 'Bert_layer_v269_1nbc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_2_V' to 'Bert_layer_v269_1ncc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_3_V' to 'Bert_layer_v269_1ndc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_4_V' to 'Bert_layer_v269_1nec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_5_V' to 'Bert_layer_v269_1nfc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_6_V' to 'Bert_layer_v269_1ngc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_7_V' to 'Bert_layer_v269_1nhc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_8_V' to 'Bert_layer_v269_1nic' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_9_V' to 'Bert_layer_v269_1njc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_10_V' to 'Bert_layer_v269_1nkc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_10_11_V' to 'Bert_layer_v269_1nlc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_0_V' to 'Bert_layer_v269_1nmc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_1_V' to 'Bert_layer_v269_1nnc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_2_V' to 'Bert_layer_v269_1noc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_3_V' to 'Bert_layer_v269_1npc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_4_V' to 'Bert_layer_v269_1nqc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_5_V' to 'Bert_layer_v269_1nrc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_6_V' to 'Bert_layer_v269_1nsc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_7_V' to 'Bert_layer_v269_1ntc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_8_V' to 'Bert_layer_v269_1nuc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_9_V' to 'Bert_layer_v269_1nvc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_10_V' to 'Bert_layer_v269_1nwc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v269_11_11_V' to 'Bert_layer_v269_1nxc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v271_10_V' to 'Bert_layer_v271_1nyc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v271_11_V' to 'Bert_layer_v271_1nzc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_0_10' to 'Bert_layer_v272_0nAc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_0_11' to 'Bert_layer_v272_0nBc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_1_10' to 'Bert_layer_v272_1nCc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_1_11' to 'Bert_layer_v272_1nDc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_2_10' to 'Bert_layer_v272_2nEc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_2_11' to 'Bert_layer_v272_2nFc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_3_10' to 'Bert_layer_v272_3nGc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_3_11' to 'Bert_layer_v272_3nHc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_4_10' to 'Bert_layer_v272_4nIc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_4_11' to 'Bert_layer_v272_4nJc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_5_10' to 'Bert_layer_v272_5nKc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_5_11' to 'Bert_layer_v272_5nLc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_6_10' to 'Bert_layer_v272_6nMc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_6_11' to 'Bert_layer_v272_6nNc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_7_10' to 'Bert_layer_v272_7nOc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_7_11' to 'Bert_layer_v272_7nPc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_8_10' to 'Bert_layer_v272_8nQc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_8_11' to 'Bert_layer_v272_8nRc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_9_10' to 'Bert_layer_v272_9nSc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_9_11' to 'Bert_layer_v272_9nTc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_0' to 'Bert_layer_v272_1nUc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_1' to 'Bert_layer_v272_1nVc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_2' to 'Bert_layer_v272_1nWc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_3' to 'Bert_layer_v272_1nXc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_4' to 'Bert_layer_v272_1nYc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_5' to 'Bert_layer_v272_1nZc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_6' to 'Bert_layer_v272_1n0c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_7' to 'Bert_layer_v272_1n1c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_8' to 'Bert_layer_v272_1n2c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_9' to 'Bert_layer_v272_1n3c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_10' to 'Bert_layer_v272_1n4c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_10_11' to 'Bert_layer_v272_1n5c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_0' to 'Bert_layer_v272_1n6c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_1' to 'Bert_layer_v272_1n7c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_2' to 'Bert_layer_v272_1n8c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_3' to 'Bert_layer_v272_1n9c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_4' to 'Bert_layer_v272_1oac' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_5' to 'Bert_layer_v272_1obc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_6' to 'Bert_layer_v272_1occ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_7' to 'Bert_layer_v272_1odc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_8' to 'Bert_layer_v272_1oec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_9' to 'Bert_layer_v272_1ofc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_10' to 'Bert_layer_v272_1ogc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v272_11_11' to 'Bert_layer_v272_1ohc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v273_10_V' to 'Bert_layer_v273_1oic' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v273_11_V' to 'Bert_layer_v273_1ojc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_0_V' to 'Bert_layer_v274_0okc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_1_V' to 'Bert_layer_v274_0olc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_2_V' to 'Bert_layer_v274_0omc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_3_V' to 'Bert_layer_v274_0onc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_4_V' to 'Bert_layer_v274_0ooc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_5_V' to 'Bert_layer_v274_0opc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_6_V' to 'Bert_layer_v274_0oqc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_7_V' to 'Bert_layer_v274_0orc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_8_V' to 'Bert_layer_v274_0osc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_9_V' to 'Bert_layer_v274_0otc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_10_V' to 'Bert_layer_v274_0ouc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_0_11_V' to 'Bert_layer_v274_0ovc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_0_V' to 'Bert_layer_v274_1owc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_1_V' to 'Bert_layer_v274_1oxc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_2_V' to 'Bert_layer_v274_1oyc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_3_V' to 'Bert_layer_v274_1ozc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_4_V' to 'Bert_layer_v274_1oAc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_5_V' to 'Bert_layer_v274_1oBc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_6_V' to 'Bert_layer_v274_1oCc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_7_V' to 'Bert_layer_v274_1oDc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_8_V' to 'Bert_layer_v274_1oEc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_9_V' to 'Bert_layer_v274_1oFc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_10_V' to 'Bert_layer_v274_1oGc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_1_11_V' to 'Bert_layer_v274_1oHc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_0_V' to 'Bert_layer_v274_2oIc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_1_V' to 'Bert_layer_v274_2oJc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_2_V' to 'Bert_layer_v274_2oKc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_3_V' to 'Bert_layer_v274_2oLc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_4_V' to 'Bert_layer_v274_2oMc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_5_V' to 'Bert_layer_v274_2oNc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_6_V' to 'Bert_layer_v274_2oOc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_7_V' to 'Bert_layer_v274_2oPc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_8_V' to 'Bert_layer_v274_2oQc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_9_V' to 'Bert_layer_v274_2oRc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_10_V' to 'Bert_layer_v274_2oSc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_2_11_V' to 'Bert_layer_v274_2oTc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_0_V' to 'Bert_layer_v274_3oUc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_1_V' to 'Bert_layer_v274_3oVc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_2_V' to 'Bert_layer_v274_3oWc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_3_V' to 'Bert_layer_v274_3oXc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_4_V' to 'Bert_layer_v274_3oYc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_5_V' to 'Bert_layer_v274_3oZc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_6_V' to 'Bert_layer_v274_3o0c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_7_V' to 'Bert_layer_v274_3o1c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_8_V' to 'Bert_layer_v274_3o2c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_9_V' to 'Bert_layer_v274_3o3c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_10_V' to 'Bert_layer_v274_3o4c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_3_11_V' to 'Bert_layer_v274_3o5c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_0_V' to 'Bert_layer_v274_4o6c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_1_V' to 'Bert_layer_v274_4o7c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_2_V' to 'Bert_layer_v274_4o8c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_3_V' to 'Bert_layer_v274_4o9c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_4_V' to 'Bert_layer_v274_4pac' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_5_V' to 'Bert_layer_v274_4pbc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_6_V' to 'Bert_layer_v274_4pcc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_7_V' to 'Bert_layer_v274_4pdc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_8_V' to 'Bert_layer_v274_4pec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_9_V' to 'Bert_layer_v274_4pfc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_10_V' to 'Bert_layer_v274_4pgc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_4_11_V' to 'Bert_layer_v274_4phc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_0_V' to 'Bert_layer_v274_5pic' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_1_V' to 'Bert_layer_v274_5pjc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_2_V' to 'Bert_layer_v274_5pkc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_3_V' to 'Bert_layer_v274_5plc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_4_V' to 'Bert_layer_v274_5pmc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_5_V' to 'Bert_layer_v274_5pnc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_6_V' to 'Bert_layer_v274_5poc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_7_V' to 'Bert_layer_v274_5ppc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_8_V' to 'Bert_layer_v274_5pqc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_9_V' to 'Bert_layer_v274_5prc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_10_V' to 'Bert_layer_v274_5psc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_5_11_V' to 'Bert_layer_v274_5ptc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_0_V' to 'Bert_layer_v274_6puc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_1_V' to 'Bert_layer_v274_6pvc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_2_V' to 'Bert_layer_v274_6pwc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_3_V' to 'Bert_layer_v274_6pxc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_4_V' to 'Bert_layer_v274_6pyc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_5_V' to 'Bert_layer_v274_6pzc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_6_V' to 'Bert_layer_v274_6pAc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_7_V' to 'Bert_layer_v274_6pBc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_8_V' to 'Bert_layer_v274_6pCc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_9_V' to 'Bert_layer_v274_6pDc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_10_V' to 'Bert_layer_v274_6pEc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_6_11_V' to 'Bert_layer_v274_6pFc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_0_V' to 'Bert_layer_v274_7pGc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_1_V' to 'Bert_layer_v274_7pHc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_2_V' to 'Bert_layer_v274_7pIc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_3_V' to 'Bert_layer_v274_7pJc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_4_V' to 'Bert_layer_v274_7pKc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_5_V' to 'Bert_layer_v274_7pLc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_6_V' to 'Bert_layer_v274_7pMc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_7_V' to 'Bert_layer_v274_7pNc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_8_V' to 'Bert_layer_v274_7pOc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_9_V' to 'Bert_layer_v274_7pPc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_10_V' to 'Bert_layer_v274_7pQc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_7_11_V' to 'Bert_layer_v274_7pRc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_0_V' to 'Bert_layer_v274_8pSc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_1_V' to 'Bert_layer_v274_8pTc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_2_V' to 'Bert_layer_v274_8pUc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_3_V' to 'Bert_layer_v274_8pVc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_4_V' to 'Bert_layer_v274_8pWc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_5_V' to 'Bert_layer_v274_8pXc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_6_V' to 'Bert_layer_v274_8pYc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_7_V' to 'Bert_layer_v274_8pZc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_8_V' to 'Bert_layer_v274_8p0c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_9_V' to 'Bert_layer_v274_8p1c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_10_V' to 'Bert_layer_v274_8p2c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_8_11_V' to 'Bert_layer_v274_8p3c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_0_V' to 'Bert_layer_v274_9p4c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_1_V' to 'Bert_layer_v274_9p5c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_2_V' to 'Bert_layer_v274_9p6c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_3_V' to 'Bert_layer_v274_9p7c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_4_V' to 'Bert_layer_v274_9p8c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_5_V' to 'Bert_layer_v274_9p9c' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_6_V' to 'Bert_layer_v274_9qac' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_7_V' to 'Bert_layer_v274_9qbc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_8_V' to 'Bert_layer_v274_9qcc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_9_V' to 'Bert_layer_v274_9qdc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_10_V' to 'Bert_layer_v274_9qec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_9_11_V' to 'Bert_layer_v274_9qfc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_0_V' to 'Bert_layer_v274_1qgc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_1_V' to 'Bert_layer_v274_1qhc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_2_V' to 'Bert_layer_v274_1qic' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_3_V' to 'Bert_layer_v274_1qjc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_4_V' to 'Bert_layer_v274_1qkc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_5_V' to 'Bert_layer_v274_1qlc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_6_V' to 'Bert_layer_v274_1qmc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_7_V' to 'Bert_layer_v274_1qnc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_8_V' to 'Bert_layer_v274_1qoc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_9_V' to 'Bert_layer_v274_1qpc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_10_V' to 'Bert_layer_v274_1qqc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_10_11_V' to 'Bert_layer_v274_1qrc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_0_V' to 'Bert_layer_v274_1qsc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_1_V' to 'Bert_layer_v274_1qtc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_2_V' to 'Bert_layer_v274_1quc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_3_V' to 'Bert_layer_v274_1qvc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_4_V' to 'Bert_layer_v274_1qwc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_5_V' to 'Bert_layer_v274_1qxc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_6_V' to 'Bert_layer_v274_1qyc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_7_V' to 'Bert_layer_v274_1qzc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_8_V' to 'Bert_layer_v274_1qAc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_9_V' to 'Bert_layer_v274_1qBc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_10_V' to 'Bert_layer_v274_1qCc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Bert_layer_v274_11_11_V' to 'Bert_layer_v274_1qDc' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Bert_layer' is 5135, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state2), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bert_layer'.
Command         create_rtl_model done; 27.55 sec.
INFO: [HLS 200-111]  Elapsed time: 29.88 seconds; current allocated memory: 1.337 GB.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Bert_layer -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/systemc/Bert_layer -synmodules Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer 
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vhdl -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/vhdl/Bert_layer 
Command         gen_rtl done; 3.07 sec.
Execute         gen_rtl Bert_layer -istop -style xilinx -f -lang vlog -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/verilog/Bert_layer 
Command         gen_rtl done; 1.55 sec.
Execute         syn_report -csynth -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_csynth.rpt 
Command         syn_report done; 1.52 sec.
Execute         syn_report -rtlxml -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/syn/report/Bert_layer_csynth.xml 
Command         syn_report done; 1.52 sec.
Execute         syn_report -verbosereport -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.verbose.rpt 
Command         syn_report done; 7.66 sec.
Execute         db_write -model Bert_layer -f -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.adb 
Command         db_write done; 3.03 sec.
Execute         gen_tb_info Bert_layer -p /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer 
Execute         export_constraint_db -f -tool general -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         syn_report -designview -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.design.xml 
Command         syn_report done; 6.23 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model Bert_layer -o /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks Bert_layer 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain Bert_layer 
INFO-FLOW: Model list for RTL component generation: Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic<double> exp_generic<double> generic_tanh<float> Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer
INFO-FLOW: Handling components in module [Linear_layer_qkv] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_1bkb.
INFO-FLOW: Append model Bert_layer_urem_1bkb
INFO-FLOW: Found component Bert_layer_mul_mucud.
INFO-FLOW: Append model Bert_layer_mul_mucud
INFO-FLOW: Handling components in module [Attention_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fmul_3eOg.
INFO-FLOW: Append model Bert_layer_fmul_3eOg
INFO-FLOW: Found component Attention_layer_odEe.
INFO-FLOW: Append model Attention_layer_odEe
INFO-FLOW: Handling components in module [Softmax_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fadd_3g8j.
INFO-FLOW: Append model Bert_layer_fadd_3g8j
INFO-FLOW: Found component Bert_layer_fdiv_3hbi.
INFO-FLOW: Append model Bert_layer_fdiv_3hbi
INFO-FLOW: Found component Bert_layer_fpext_ibs.
INFO-FLOW: Append model Bert_layer_fpext_ibs
INFO-FLOW: Found component Bert_layer_fexp_3jbC.
INFO-FLOW: Append model Bert_layer_fexp_3jbC
INFO-FLOW: Found component Bert_layer_mux_16kbM.
INFO-FLOW: Append model Bert_layer_mux_16kbM
INFO-FLOW: Found component Softmax_layer_inpfYi.
INFO-FLOW: Append model Softmax_layer_inpfYi
INFO-FLOW: Handling components in module [Context_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
INFO-FLOW: Handling components in module [Self_attention] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_17jG.
INFO-FLOW: Append model Bert_layer_urem_17jG
INFO-FLOW: Found component Bert_layer_mux_148jQ.
INFO-FLOW: Append model Bert_layer_mux_148jQ
INFO-FLOW: Found component Bert_layer_mux_169j0.
INFO-FLOW: Append model Bert_layer_mux_169j0
INFO-FLOW: Found component Self_attention_Q_lbW.
INFO-FLOW: Append model Self_attention_Q_lbW
INFO-FLOW: Found component Self_attention_v1xdS.
INFO-FLOW: Append model Self_attention_v1xdS
INFO-FLOW: Found component Self_attention_v1Ngs.
INFO-FLOW: Append model Self_attention_v1Ngs
INFO-FLOW: Found component Self_attention_v1Rg6.
INFO-FLOW: Append model Self_attention_v1Rg6
INFO-FLOW: Handling components in module [Linear_layer_ds0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
INFO-FLOW: Handling components in module [Res_layer0] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mux_12bak.
INFO-FLOW: Append model Bert_layer_mux_12bak
INFO-FLOW: Handling components in module [Layer_norm] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
INFO-FLOW: Found component Bert_layer_faddfsbbk.
INFO-FLOW: Append model Bert_layer_faddfsbbk
INFO-FLOW: Found component Bert_layer_fptrunbck.
INFO-FLOW: Append model Bert_layer_fptrunbck
INFO-FLOW: Found component Bert_layer_fsqrt_bdk.
INFO-FLOW: Append model Bert_layer_fsqrt_bdk
INFO-FLOW: Found component Bert_layer_dadd_6bek.
INFO-FLOW: Append model Bert_layer_dadd_6bek
INFO-FLOW: Handling components in module [Linear_layer_ds1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
INFO-FLOW: Found component Bert_layer_urem_1dzI.
INFO-FLOW: Append model Bert_layer_urem_1dzI
INFO-FLOW: Found component Bert_layer_urem_1dAI.
INFO-FLOW: Append model Bert_layer_urem_1dAI
INFO-FLOW: Found component Bert_layer_mul_mudBI.
INFO-FLOW: Append model Bert_layer_mul_mudBI
INFO-FLOW: Found component Linear_layer_ds1_bfk.
INFO-FLOW: Append model Linear_layer_ds1_bfk
INFO-FLOW: Handling components in module [pow_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_54dOK.
INFO-FLOW: Append model Bert_layer_mul_54dOK
INFO-FLOW: Found component Bert_layer_mul_71dPK.
INFO-FLOW: Append model Bert_layer_mul_71dPK
INFO-FLOW: Found component Bert_layer_mul_73dQK.
INFO-FLOW: Append model Bert_layer_mul_73dQK
INFO-FLOW: Found component Bert_layer_mul_83dRK.
INFO-FLOW: Append model Bert_layer_mul_83dRK
INFO-FLOW: Found component Bert_layer_mul_92dSL.
INFO-FLOW: Append model Bert_layer_mul_92dSL
INFO-FLOW: Found component Bert_layer_mul_87dTL.
INFO-FLOW: Append model Bert_layer_mul_87dTL
INFO-FLOW: Found component Bert_layer_mul_82dUL.
INFO-FLOW: Append model Bert_layer_mul_82dUL
INFO-FLOW: Found component Bert_layer_mul_77dVL.
INFO-FLOW: Append model Bert_layer_mul_77dVL
INFO-FLOW: Found component Bert_layer_mul_80dWL.
INFO-FLOW: Append model Bert_layer_mul_80dWL
INFO-FLOW: Found component Bert_layer_mul_54dXL.
INFO-FLOW: Append model Bert_layer_mul_54dXL
INFO-FLOW: Found component Bert_layer_mul_55dYM.
INFO-FLOW: Append model Bert_layer_mul_55dYM
INFO-FLOW: Found component Bert_layer_mul_72dZM.
INFO-FLOW: Append model Bert_layer_mul_72dZM
INFO-FLOW: Found component Bert_layer_mul_43d0M.
INFO-FLOW: Append model Bert_layer_mul_43d0M
INFO-FLOW: Found component Bert_layer_mul_49d1M.
INFO-FLOW: Append model Bert_layer_mul_49d1M
INFO-FLOW: Found component Bert_layer_mul_50d2M.
INFO-FLOW: Append model Bert_layer_mul_50d2M
INFO-FLOW: Found component Bert_layer_mac_mud3M.
INFO-FLOW: Append model Bert_layer_mac_mud3M
INFO-FLOW: Found component pow_generic_doubldCI.
INFO-FLOW: Append model pow_generic_doubldCI
INFO-FLOW: Found component pow_generic_doubldDI.
INFO-FLOW: Append model pow_generic_doubldDI
INFO-FLOW: Found component pow_generic_doubldEI.
INFO-FLOW: Append model pow_generic_doubldEI
INFO-FLOW: Found component pow_generic_doubldFJ.
INFO-FLOW: Append model pow_generic_doubldFJ
INFO-FLOW: Found component pow_generic_doubldGJ.
INFO-FLOW: Append model pow_generic_doubldGJ
INFO-FLOW: Found component pow_generic_doubldHJ.
INFO-FLOW: Append model pow_generic_doubldHJ
INFO-FLOW: Found component pow_generic_doubldIJ.
INFO-FLOW: Append model pow_generic_doubldIJ
INFO-FLOW: Found component pow_generic_doubldJJ.
INFO-FLOW: Append model pow_generic_doubldJJ
INFO-FLOW: Found component pow_generic_doubldKJ.
INFO-FLOW: Append model pow_generic_doubldKJ
INFO-FLOW: Found component pow_generic_doubldLJ.
INFO-FLOW: Append model pow_generic_doubldLJ
INFO-FLOW: Found component pow_generic_doubldMK.
INFO-FLOW: Append model pow_generic_doubldMK
INFO-FLOW: Found component pow_generic_doubldNK.
INFO-FLOW: Append model pow_generic_doubldNK
INFO-FLOW: Handling components in module [exp_generic_double_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_mul_72d7N.
INFO-FLOW: Append model Bert_layer_mul_72d7N
INFO-FLOW: Found component Bert_layer_mul_36d8N.
INFO-FLOW: Append model Bert_layer_mul_36d8N
INFO-FLOW: Found component Bert_layer_mul_44d9N.
INFO-FLOW: Append model Bert_layer_mul_44d9N
INFO-FLOW: Handling components in module [generic_tanh_float_s] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
INFO-FLOW: Found component Bert_layer_fsub_3eaO.
INFO-FLOW: Append model Bert_layer_fsub_3eaO
INFO-FLOW: Found component Bert_layer_fcmp_3ebO.
INFO-FLOW: Append model Bert_layer_fcmp_3ebO
INFO-FLOW: Handling components in module [Gelu_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_dmul_6ecO.
INFO-FLOW: Append model Bert_layer_dmul_6ecO
INFO-FLOW: Found component Bert_layer_mux_14edO.
INFO-FLOW: Append model Bert_layer_mux_14edO
INFO-FLOW: Handling components in module [Linear_layer_ds2] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
INFO-FLOW: Handling components in module [Res_layer1] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.compgen.tcl 
INFO-FLOW: Handling components in module [Bert_layer] ... 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: Found component Bert_layer_v265_0eeO.
INFO-FLOW: Append model Bert_layer_v265_0eeO
INFO-FLOW: Found component Bert_layer_v268_0_V.
INFO-FLOW: Append model Bert_layer_v268_0_V
INFO-FLOW: Found component Bert_layer_v270.
INFO-FLOW: Append model Bert_layer_v270
INFO-FLOW: Found component Bert_layer_v272_0_0.
INFO-FLOW: Append model Bert_layer_v272_0_0
INFO-FLOW: Found component Bert_layer_v273_0_V.
INFO-FLOW: Append model Bert_layer_v273_0_V
INFO-FLOW: Append model Linear_layer_qkv
INFO-FLOW: Append model Attention_layer
INFO-FLOW: Append model Softmax_layer
INFO-FLOW: Append model Context_layer
INFO-FLOW: Append model Self_attention
INFO-FLOW: Append model Linear_layer_ds0
INFO-FLOW: Append model Res_layer0
INFO-FLOW: Append model Layer_norm
INFO-FLOW: Append model Linear_layer_ds1
INFO-FLOW: Append model pow_generic_double_s
INFO-FLOW: Append model exp_generic_double_s
INFO-FLOW: Append model generic_tanh_float_s
INFO-FLOW: Append model Gelu_layer
INFO-FLOW: Append model Linear_layer_ds2
INFO-FLOW: Append model Res_layer1
INFO-FLOW: Append model Bert_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Bert_layer_urem_1bkb Bert_layer_mul_mucud Bert_layer_fmul_3eOg Attention_layer_odEe Bert_layer_fadd_3g8j Bert_layer_fdiv_3hbi Bert_layer_fpext_ibs Bert_layer_fexp_3jbC Bert_layer_mux_16kbM Softmax_layer_inpfYi Bert_layer_urem_17jG Bert_layer_mux_148jQ Bert_layer_mux_169j0 Self_attention_Q_lbW Self_attention_v1xdS Self_attention_v1Ngs Self_attention_v1Rg6 Bert_layer_mux_12bak Bert_layer_faddfsbbk Bert_layer_fptrunbck Bert_layer_fsqrt_bdk Bert_layer_dadd_6bek Bert_layer_urem_1dzI Bert_layer_urem_1dAI Bert_layer_mul_mudBI Linear_layer_ds1_bfk Bert_layer_mul_54dOK Bert_layer_mul_71dPK Bert_layer_mul_73dQK Bert_layer_mul_83dRK Bert_layer_mul_92dSL Bert_layer_mul_87dTL Bert_layer_mul_82dUL Bert_layer_mul_77dVL Bert_layer_mul_80dWL Bert_layer_mul_54dXL Bert_layer_mul_55dYM Bert_layer_mul_72dZM Bert_layer_mul_43d0M Bert_layer_mul_49d1M Bert_layer_mul_50d2M Bert_layer_mac_mud3M pow_generic_doubldCI pow_generic_doubldDI pow_generic_doubldEI pow_generic_doubldFJ pow_generic_doubldGJ pow_generic_doubldHJ pow_generic_doubldIJ pow_generic_doubldJJ pow_generic_doubldKJ pow_generic_doubldLJ pow_generic_doubldMK pow_generic_doubldNK Bert_layer_mul_72d7N Bert_layer_mul_36d8N Bert_layer_mul_44d9N Bert_layer_fsub_3eaO Bert_layer_fcmp_3ebO Bert_layer_dmul_6ecO Bert_layer_mux_14edO Bert_layer_v265_0eeO Bert_layer_v268_0_V Bert_layer_v270 Bert_layer_v272_0_0 Bert_layer_v273_0_V Linear_layer_qkv Attention_layer Softmax_layer Context_layer Self_attention Linear_layer_ds0 Res_layer0 Layer_norm Linear_layer_ds1 pow_generic_double_s exp_generic_double_s generic_tanh_float_s Gelu_layer Linear_layer_ds2 Res_layer1 Bert_layer
INFO-FLOW: To file: write model Bert_layer_urem_1bkb
INFO-FLOW: To file: write model Bert_layer_mul_mucud
INFO-FLOW: To file: write model Bert_layer_fmul_3eOg
INFO-FLOW: To file: write model Attention_layer_odEe
INFO-FLOW: To file: write model Bert_layer_fadd_3g8j
INFO-FLOW: To file: write model Bert_layer_fdiv_3hbi
INFO-FLOW: To file: write model Bert_layer_fpext_ibs
INFO-FLOW: To file: write model Bert_layer_fexp_3jbC
INFO-FLOW: To file: write model Bert_layer_mux_16kbM
INFO-FLOW: To file: write model Softmax_layer_inpfYi
INFO-FLOW: To file: write model Bert_layer_urem_17jG
INFO-FLOW: To file: write model Bert_layer_mux_148jQ
INFO-FLOW: To file: write model Bert_layer_mux_169j0
INFO-FLOW: To file: write model Self_attention_Q_lbW
INFO-FLOW: To file: write model Self_attention_v1xdS
INFO-FLOW: To file: write model Self_attention_v1Ngs
INFO-FLOW: To file: write model Self_attention_v1Rg6
INFO-FLOW: To file: write model Bert_layer_mux_12bak
INFO-FLOW: To file: write model Bert_layer_faddfsbbk
INFO-FLOW: To file: write model Bert_layer_fptrunbck
INFO-FLOW: To file: write model Bert_layer_fsqrt_bdk
INFO-FLOW: To file: write model Bert_layer_dadd_6bek
INFO-FLOW: To file: write model Bert_layer_urem_1dzI
INFO-FLOW: To file: write model Bert_layer_urem_1dAI
INFO-FLOW: To file: write model Bert_layer_mul_mudBI
INFO-FLOW: To file: write model Linear_layer_ds1_bfk
INFO-FLOW: To file: write model Bert_layer_mul_54dOK
INFO-FLOW: To file: write model Bert_layer_mul_71dPK
INFO-FLOW: To file: write model Bert_layer_mul_73dQK
INFO-FLOW: To file: write model Bert_layer_mul_83dRK
INFO-FLOW: To file: write model Bert_layer_mul_92dSL
INFO-FLOW: To file: write model Bert_layer_mul_87dTL
INFO-FLOW: To file: write model Bert_layer_mul_82dUL
INFO-FLOW: To file: write model Bert_layer_mul_77dVL
INFO-FLOW: To file: write model Bert_layer_mul_80dWL
INFO-FLOW: To file: write model Bert_layer_mul_54dXL
INFO-FLOW: To file: write model Bert_layer_mul_55dYM
INFO-FLOW: To file: write model Bert_layer_mul_72dZM
INFO-FLOW: To file: write model Bert_layer_mul_43d0M
INFO-FLOW: To file: write model Bert_layer_mul_49d1M
INFO-FLOW: To file: write model Bert_layer_mul_50d2M
INFO-FLOW: To file: write model Bert_layer_mac_mud3M
INFO-FLOW: To file: write model pow_generic_doubldCI
INFO-FLOW: To file: write model pow_generic_doubldDI
INFO-FLOW: To file: write model pow_generic_doubldEI
INFO-FLOW: To file: write model pow_generic_doubldFJ
INFO-FLOW: To file: write model pow_generic_doubldGJ
INFO-FLOW: To file: write model pow_generic_doubldHJ
INFO-FLOW: To file: write model pow_generic_doubldIJ
INFO-FLOW: To file: write model pow_generic_doubldJJ
INFO-FLOW: To file: write model pow_generic_doubldKJ
INFO-FLOW: To file: write model pow_generic_doubldLJ
INFO-FLOW: To file: write model pow_generic_doubldMK
INFO-FLOW: To file: write model pow_generic_doubldNK
INFO-FLOW: To file: write model Bert_layer_mul_72d7N
INFO-FLOW: To file: write model Bert_layer_mul_36d8N
INFO-FLOW: To file: write model Bert_layer_mul_44d9N
INFO-FLOW: To file: write model Bert_layer_fsub_3eaO
INFO-FLOW: To file: write model Bert_layer_fcmp_3ebO
INFO-FLOW: To file: write model Bert_layer_dmul_6ecO
INFO-FLOW: To file: write model Bert_layer_mux_14edO
INFO-FLOW: To file: write model Bert_layer_v265_0eeO
INFO-FLOW: To file: write model Bert_layer_v268_0_V
INFO-FLOW: To file: write model Bert_layer_v270
INFO-FLOW: To file: write model Bert_layer_v272_0_0
INFO-FLOW: To file: write model Bert_layer_v273_0_V
INFO-FLOW: To file: write model Linear_layer_qkv
INFO-FLOW: To file: write model Attention_layer
INFO-FLOW: To file: write model Softmax_layer
INFO-FLOW: To file: write model Context_layer
INFO-FLOW: To file: write model Self_attention
INFO-FLOW: To file: write model Linear_layer_ds0
INFO-FLOW: To file: write model Res_layer0
INFO-FLOW: To file: write model Layer_norm
INFO-FLOW: To file: write model Linear_layer_ds1
INFO-FLOW: To file: write model pow_generic_double_s
INFO-FLOW: To file: write model exp_generic_double_s
INFO-FLOW: To file: write model generic_tanh_float_s
INFO-FLOW: To file: write model Gelu_layer
INFO-FLOW: To file: write model Linear_layer_ds2
INFO-FLOW: To file: write model Res_layer1
INFO-FLOW: To file: write model Bert_layer
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model Bert_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 76.58 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_1bkb_div'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Attention_layer_odEe_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Softmax_layer_inpfYi_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_17jG_div'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_Q_lbW_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v1xdS_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v1Ngs_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Self_attention_v1Rg6_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.27 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_1dzI_div'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_urem_1dAI_div'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Linear_layer_ds1_bfk_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54dOK_MulnS_0'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_71dPK_MulnS_1'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_73dQK_MulnS_2'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_83dRK_MulnS_3'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_92dSL_MulnS_4'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_87dTL_MulnS_5'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_82dUL_MulnS_6'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_77dVL_MulnS_7'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_80dWL_MulnS_8'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_54dXL_MulnS_9'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_55dYM_MulnS_10'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72dZM_MulnS_11'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_43d0M_MulnS_12'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_49d1M_MulnS_13'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_50d2M_MulnS_14'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldCI_rom' using distributed ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldDI_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldEI_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldFJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldGJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldHJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldIJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldJJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldKJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldLJ_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldMK_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'pow_generic_doubldNK_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 2.18 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_72d7N_MulnS_15'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_36d8N_MulnS_16'
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'Bert_layer_mul_44d9N_MulnS_17'
Command         ap_source done; 0.21 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v265_0eeO_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v268_0_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v270_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v272_0_0_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Bert_layer_v273_0_V_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.23 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=Bert_layer xml_exists=0
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command         ap_source done; 2.35 sec.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.compgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=214
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=106
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=82 #gSsdmPorts=214
Execute         source /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.rtl_wrap.cfg.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.compgen.dataonly.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.constraint.tcl 
Execute         sc_get_clocks Bert_layer 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dadd_3_full_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_dmul_4_max_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fadd_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fexp_6_med_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/impl/misc/Bert_layer_ap_fsub_3_full_dsp_32_ip.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_qkv.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Attention_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Softmax_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Context_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Self_attention.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer0.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Layer_norm.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/pow_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/exp_generic_double_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/generic_tanh_float_s.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Gelu_layer.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Linear_layer_ds2.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Res_layer1.tbgen.tcl 
Execute         source /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/Bert_layer.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jz2292/project/transformer/heterocl_file/bert_layer_dcct_fake_sa_HLS.prj/out.prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:30 ; elapsed = 00:12:42 . Memory (MB): peak = 2389.734 ; gain = 1859.238 ; free physical = 287584 ; free virtual = 305973
INFO: [VHDL 208-304] Generating VHDL RTL for Bert_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for Bert_layer.
Command       autosyn done; 218.58 sec.
Command     csynth_design done; 758.7 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.5 sec.
