

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I_KERN_J'
================================================================
* Date:           Sat Mar 25 11:23:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      151|      151|  1.510 us|  1.510 us|  151|  151|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I_KERN_J  |      149|      149|         4|          1|          1|   147|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.06>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 7 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 11 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln44_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln44_2"   --->   Operation 13 'read' 'select_ln44_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 14 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln41_3_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln41_3"   --->   Operation 15 'read' 'select_ln41_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 16 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten20"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %lhs"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body24"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_2 = load i3 %i" [conv_7x7.cpp:55]   --->   Operation 24 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i8 %indvar_flatten20" [conv_7x7.cpp:52]   --->   Operation 25 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i3 %i_2" [conv_7x7.cpp:55]   --->   Operation 26 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln55, i6 %select_ln41_3_read" [conv_7x7.cpp:55]   --->   Operation 27 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.55ns)   --->   "%icmp_ln52 = icmp_eq  i8 %indvar_flatten20_load, i8 147" [conv_7x7.cpp:52]   --->   Operation 29 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln52_7 = add i8 %indvar_flatten20_load, i8 1" [conv_7x7.cpp:52]   --->   Operation 30 'add' 'add_ln52_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc50, void %for.end52.exitStub" [conv_7x7.cpp:52]   --->   Operation 31 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [conv_7x7.cpp:59]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [conv_7x7.cpp:55]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%chan_load = load i2 %chan" [conv_7x7.cpp:52]   --->   Operation 34 'load' 'chan_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.56ns)   --->   "%add_ln52 = add i2 %chan_load, i2 1" [conv_7x7.cpp:52]   --->   Operation 35 'add' 'add_ln52' <Predicate = (!icmp_ln52)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %indvar_flatten_load, i6 49" [conv_7x7.cpp:55]   --->   Operation 36 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.98ns)   --->   "%select_ln52 = select i1 %icmp_ln55, i3 0, i3 %i_2" [conv_7x7.cpp:52]   --->   Operation 37 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%select_ln52_1 = select i1 %icmp_ln55, i2 %add_ln52, i2 %chan_load" [conv_7x7.cpp:52]   --->   Operation 38 'select' 'select_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i2 %select_ln52_1"   --->   Operation 39 'zext' 'zext_ln1317' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i2 %select_ln52_1"   --->   Operation 40 'zext' 'zext_ln1317_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (3.74ns)   --->   "%mul_ln1317 = mul i8 %zext_ln1317_1, i8 52"   --->   Operation 41 'mul' 'mul_ln1317' <Predicate = (!icmp_ln52)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1317"   --->   Operation 42 'add' 'add_ln1319' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln55_1)   --->   "%select_ln52_2 = select i1 %icmp_ln55, i6 %select_ln41_3_read, i6 %empty" [conv_7x7.cpp:52]   --->   Operation 43 'select' 'select_ln52_2' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln52)   --->   "%xor_ln52 = xor i1 %icmp_ln55, i1 1" [conv_7x7.cpp:52]   --->   Operation 44 'xor' 'xor_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln59 = icmp_eq  i3 %j_load, i3 7" [conv_7x7.cpp:59]   --->   Operation 45 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52 = and i1 %icmp_ln59, i1 %xor_ln52" [conv_7x7.cpp:52]   --->   Operation 46 'and' 'and_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln55 = add i3 %select_ln52, i3 1" [conv_7x7.cpp:55]   --->   Operation 47 'add' 'add_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln55)   --->   "%or_ln55 = or i1 %and_ln52, i1 %icmp_ln55" [conv_7x7.cpp:55]   --->   Operation 48 'or' 'or_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln55 = select i1 %or_ln55, i3 0, i3 %j_load" [conv_7x7.cpp:55]   --->   Operation 49 'select' 'select_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i3 %add_ln55" [conv_7x7.cpp:55]   --->   Operation 50 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.82ns)   --->   "%p_mid1 = add i6 %zext_ln55_1, i6 %select_ln41_3_read" [conv_7x7.cpp:55]   --->   Operation 51 'add' 'p_mid1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln55_1 = select i1 %and_ln52, i6 %p_mid1, i6 %select_ln52_2" [conv_7x7.cpp:55]   --->   Operation 52 'select' 'select_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.98ns)   --->   "%select_ln55_2 = select i1 %and_ln52, i3 %add_ln55, i3 %select_ln52" [conv_7x7.cpp:55]   --->   Operation 53 'select' 'select_ln55_2' <Predicate = (!icmp_ln52)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %select_ln55" [conv_7x7.cpp:55]   --->   Operation 54 'zext' 'j_cast' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.82ns)   --->   "%add_ln61 = add i6 %j_cast, i6 %select_ln44_2_read" [conv_7x7.cpp:61]   --->   Operation 55 'add' 'add_ln61' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.65ns)   --->   "%add_ln59 = add i3 %select_ln55, i3 1" [conv_7x7.cpp:59]   --->   Operation 56 'add' 'add_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i6 %indvar_flatten_load, i6 1" [conv_7x7.cpp:55]   --->   Operation 57 'add' 'add_ln55_1' <Predicate = (!icmp_ln52)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.18ns)   --->   "%select_ln55_3 = select i1 %icmp_ln55, i6 1, i6 %add_ln55_1" [conv_7x7.cpp:55]   --->   Operation 58 'select' 'select_ln55_3' <Predicate = (!icmp_ln52)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln59 = store i8 %add_ln52_7, i8 %indvar_flatten20" [conv_7x7.cpp:59]   --->   Operation 59 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln59 = store i2 %select_ln52_1, i2 %chan" [conv_7x7.cpp:59]   --->   Operation 60 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln59 = store i6 %select_ln55_3, i6 %indvar_flatten" [conv_7x7.cpp:59]   --->   Operation 61 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln59 = store i3 %select_ln55_2, i3 %i" [conv_7x7.cpp:59]   --->   Operation 62 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln59 = store i3 %add_ln59, i3 %j" [conv_7x7.cpp:59]   --->   Operation 63 'store' 'store_ln59' <Predicate = (!icmp_ln52)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.63>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1319 = shl i7 %add_ln1319, i7 3"   --->   Operation 64 'shl' 'shl_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319"   --->   Operation 65 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1317_2 = zext i6 %select_ln55_1"   --->   Operation 66 'zext' 'zext_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into DSP with root node add_ln1317_1)   --->   "%add_ln1317 = add i8 %mul_ln1317, i8 %zext_ln1317_2"   --->   Operation 67 'add' 'add_ln1317' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into DSP with root node add_ln1317_1)   --->   "%add_ln1317_cast = zext i8 %add_ln1317"   --->   Operation 68 'zext' 'add_ln1317_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (3.36ns) (grouped into DSP with root node add_ln1317_1)   --->   "%mul_ln1317_1 = mul i13 %add_ln1317_cast, i13 46"   --->   Operation 69 'mul' 'mul_ln1317_1' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln55"   --->   Operation 70 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1319_1 = add i7 %sub_ln1319_1, i7 %zext_ln1319"   --->   Operation 71 'add' 'add_ln1319_1' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i7 %add_ln1319_1"   --->   Operation 72 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%W_buf_0_addr = getelementptr i16 %W_buf_0, i64 0, i64 %zext_ln1319_1"   --->   Operation 73 'getelementptr' 'W_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%W_buf_1_addr = getelementptr i16 %W_buf_1, i64 0, i64 %zext_ln1319_1"   --->   Operation 74 'getelementptr' 'W_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_2_addr = getelementptr i16 %W_buf_2, i64 0, i64 %zext_ln1319_1"   --->   Operation 75 'getelementptr' 'W_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%W_buf_3_addr = getelementptr i16 %W_buf_3, i64 0, i64 %zext_ln1319_1"   --->   Operation 76 'getelementptr' 'W_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%W_buf_4_addr = getelementptr i16 %W_buf_4, i64 0, i64 %zext_ln1319_1"   --->   Operation 77 'getelementptr' 'W_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%W_buf_5_addr = getelementptr i16 %W_buf_5, i64 0, i64 %zext_ln1319_1"   --->   Operation 78 'getelementptr' 'W_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_1"   --->   Operation 79 'getelementptr' 'W_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1317_3 = zext i6 %add_ln61"   --->   Operation 80 'zext' 'zext_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1317_1 = add i13 %mul_ln1317_1, i13 %zext_ln1317_3"   --->   Operation 81 'add' 'add_ln1317_1' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln1317_4 = zext i13 %add_ln1317_1"   --->   Operation 82 'zext' 'zext_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i16 %X_buf, i64 0, i64 %zext_ln1317_4"   --->   Operation 83 'getelementptr' 'X_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%r_V = load i13 %X_buf_addr"   --->   Operation 84 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr"   --->   Operation 85 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr"   --->   Operation 86 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 87 [2/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr"   --->   Operation 87 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr"   --->   Operation 88 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 89 [2/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr"   --->   Operation 89 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr"   --->   Operation 90 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 91 [2/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 91 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%r_V = load i13 %X_buf_addr"   --->   Operation 92 'load' 'r_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%W_buf_0_load = load i7 %W_buf_0_addr"   --->   Operation 93 'load' 'W_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%W_buf_1_load = load i7 %W_buf_1_addr"   --->   Operation 94 'load' 'W_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%W_buf_2_load = load i7 %W_buf_2_addr"   --->   Operation 95 'load' 'W_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%W_buf_3_load = load i7 %W_buf_3_addr"   --->   Operation 96 'load' 'W_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%W_buf_4_load = load i7 %W_buf_4_addr"   --->   Operation 97 'load' 'W_buf_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%W_buf_5_load = load i7 %W_buf_5_addr"   --->   Operation 98 'load' 'W_buf_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 99 'load' 'W_buf_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 100 [1/1] (2.18ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.7i16.i3, i16 %W_buf_0_load, i16 %W_buf_1_load, i16 %W_buf_2_load, i16 %W_buf_3_load, i16 %W_buf_4_load, i16 %W_buf_5_load, i16 %W_buf_6_load, i3 %select_ln55_2"   --->   Operation 100 'mux' 'tmp_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%lhs_load = load i16 %lhs"   --->   Operation 116 'load' 'lhs_load' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %lhs_out, i16 %lhs_load"   --->   Operation 117 'write' 'write_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.94>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_load_1 = load i16 %lhs"   --->   Operation 101 'load' 'lhs_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_KERN_J_str"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 147, i64 147, i64 147"   --->   Operation 103 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 104 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KERN_I_KERN_J_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 106 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [conv_7x7.cpp:59]   --->   Operation 107 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i16 %r_V"   --->   Operation 108 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i16 %tmp_5"   --->   Operation 109 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1393 = mul i29 %sext_ln1393_1, i29 %sext_ln1393"   --->   Operation 110 'mul' 'mul_ln1393' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i16.i13, i16 %lhs_load_1, i13 0"   --->   Operation 111 'bitconcatenate' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns) (root node of the DSP)   --->   "%ret_V = add i29 %lhs_1, i29 %mul_ln1393"   --->   Operation 112 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %ret_V, i32 13, i32 28"   --->   Operation 113 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln59 = store i16 %trunc_ln4, i16 %lhs" [conv_7x7.cpp:59]   --->   Operation 114 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body24" [conv_7x7.cpp:59]   --->   Operation 115 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.07ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [16]  (0 ns)
	'load' operation ('indvar_flatten_load', conv_7x7.cpp:55) on local variable 'indvar_flatten' [42]  (0 ns)
	'icmp' operation ('icmp_ln55', conv_7x7.cpp:55) [47]  (1.43 ns)
	'select' operation ('select_ln52', conv_7x7.cpp:52) [48]  (0.98 ns)
	'add' operation ('add_ln55', conv_7x7.cpp:55) [61]  (1.65 ns)
	'add' operation ('p_mid1', conv_7x7.cpp:55) [66]  (1.83 ns)
	'select' operation ('select_ln55_1', conv_7x7.cpp:55) [67]  (1.19 ns)

 <State 2>: 9.63ns
The critical path consists of the following:
	'add' operation of DSP[88] ('add_ln1317') [69]  (0 ns)
	'mul' operation of DSP[88] ('mul_ln1317_1') [71]  (3.36 ns)
	'add' operation of DSP[88] ('add_ln1317_1') [88]  (3.02 ns)
	'getelementptr' operation ('X_buf_addr') [90]  (0 ns)
	'load' operation ('r.V') on array 'X_buf' [91]  (3.25 ns)

 <State 3>: 5.44ns
The critical path consists of the following:
	'load' operation ('W_buf_0_load') on array 'W_buf_0' [93]  (3.25 ns)
	'mux' operation ('tmp_5') [100]  (2.18 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('mul_ln1393') [102]  (3.36 ns)
	'add' operation of DSP[104] ('ret.V') [104]  (0 ns)
	'store' operation ('store_ln59', conv_7x7.cpp:59) of variable 'trunc_ln4' on local variable 'lhs' [114]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
