
---------- Begin Simulation Statistics ----------
final_tick                                 3093346500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138717                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868152                       # Number of bytes of host memory used
host_op_rate                                   236496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.40                       # Real time elapsed on the host
host_tick_rate                              271282073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1581726                       # Number of instructions simulated
sim_ops                                       2696682                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003093                       # Number of seconds simulated
sim_ticks                                  3093346500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                58                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               122                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              34                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               34                       # Number of indirect misses.
system.cpu.branchPred.lookups                     122                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1581726                       # Number of instructions committed
system.cpu.committedOps                       2696682                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.911356                       # CPI: cycles per instruction
system.cpu.discardedOps                        443947                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                      390656                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1417                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      147337                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            68                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              10032                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1313648                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.255666                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      618451                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           269                       # TLB misses on write requests
system.cpu.numCycles                          6186693                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               17151      0.64%      0.64% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2103574     78.01%     78.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1913      0.07%     78.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                   24008      0.89%     79.60% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  6618      0.25%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     79.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                  1232      0.05%     79.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                 4000      0.15%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     16      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     80.04% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                   4186      0.16%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    174      0.01%     80.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                  4165      0.15%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                   24      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     80.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              6000      0.22%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     80.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt              4000      0.15%     80.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              2000      0.07%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     80.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             4000      0.15%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     80.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 352140     13.06%     94.01% # Class of committed instruction
system.cpu.op_class_0::MemWrite                132380      4.91%     98.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             16636      0.62%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            12465      0.46%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2696682                       # Class of committed instruction
system.cpu.tickCycles                         4873045                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9215                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        23323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7701                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1514                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1514                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        18430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18430                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       589760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       589760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  589760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9215                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11308000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           49279250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10547                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1369                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1882                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8666                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       208000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       816384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1024384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12430                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020053                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12425     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12430                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           15238500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15822000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2821500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3012                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3215                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 203                       # number of overall hits
system.l2.overall_hits::.cpu.data                3012                       # number of overall hits
system.l2.overall_hits::total                    3215                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7536                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9215                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1679                       # number of overall misses
system.l2.overall_misses::.cpu.data              7536                       # number of overall misses
system.l2.overall_misses::total                  9215                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    127255500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    600753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        728009000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    127255500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    600753500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       728009000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12430                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12430                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.892136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.714448                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741352                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.892136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.714448                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741352                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75792.435974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79717.821125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79002.604449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75792.435974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79717.821125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79002.604449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1679                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9215                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1679                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9215                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    110465500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    525393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    635859000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    110465500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    525393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    635859000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.892136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.714448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.892136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.714448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741352                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65792.435974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69717.821125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69002.604449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65792.435974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69717.821125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69002.604449                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2208                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2208                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1368                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1368                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1368                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1368                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               368                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   368                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1514                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    116878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     116878500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.804463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.804463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77198.480845                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77198.480845                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1514                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    101738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101738500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.804463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.804463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67198.480845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67198.480845                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                203                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127255500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127255500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.892136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75792.435974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75792.435974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1679                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    110465500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110465500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.892136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.892136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65792.435974                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65792.435974                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    483875000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    483875000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.694900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.694900                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80351.212222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80351.212222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6022                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    423655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    423655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.694900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.694900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70351.212222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70351.212222                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5373.688854                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       881.120718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4492.568136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.163992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6235                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281219                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    195759                       # Number of tag accesses
system.l2.tags.data_accesses                   195759                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         107456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         482304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             589760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9215                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          34737783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         155916578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             190654361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     34737783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34737783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         34737783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        155916578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190654361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19215                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9215                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9215                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     84506750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   46075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               257288000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9170.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27920.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6088                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9215                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.602494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.294502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   230.406335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1569     50.18%     50.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          892     28.53%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          274      8.76%     87.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          117      3.74%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           63      2.01%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      0.93%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      0.80%     94.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.70%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136      4.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3127                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 589760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  589760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       190.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    190.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3089957500                       # Total gap between requests
system.mem_ctrls.avgGap                     335318.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       482304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 34737783.174306534231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 155916577.725773692131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7536                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41717000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    215571000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24846.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28605.49                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    66.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12152280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6459090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            33843600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     244012080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1202159070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        175500960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1674127080                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.202571                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445136250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    103220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2544990250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10174500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5407875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            31951500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     244012080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1108351890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        254496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1654394325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        534.823475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    651332000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    103220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2338794500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       616491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           616491                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       616491                       # number of overall hits
system.cpu.icache.overall_hits::total          616491                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1882                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1882                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1882                       # number of overall misses
system.cpu.icache.overall_misses::total          1882                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    134095500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134095500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    134095500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134095500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       618373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       618373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       618373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       618373                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003043                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71251.594049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71251.594049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71251.594049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71251.594049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1369                       # number of writebacks
system.cpu.icache.writebacks::total              1369                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1882                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1882                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1882                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1882                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132214500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132214500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132214500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132214500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003043                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70252.125399                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70252.125399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70252.125399                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70252.125399                       # average overall mshr miss latency
system.cpu.icache.replacements                   1369                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       616491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          616491                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1882                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1882                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    134095500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134095500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       618373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       618373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71251.594049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71251.594049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1882                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132214500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132214500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70252.125399                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70252.125399                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           474.868943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              216027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            157.799123                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   474.868943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.927478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.927478                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1238627                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1238627                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       519037                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           519037                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       519037                       # number of overall hits
system.cpu.dcache.overall_hits::total          519037                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11273                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11273                       # number of overall misses
system.cpu.dcache.overall_misses::total         11273                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    705008500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    705008500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    705008500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    705008500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       530310                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       530310                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       530310                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       530310                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021257                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021257                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021257                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021257                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62539.563559                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62539.563559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62539.563559                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62539.563559                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2208                       # number of writebacks
system.cpu.dcache.writebacks::total              2208                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          725                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          725                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          725                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        10548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10548                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    648253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    648253000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    648253000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    648253000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019890                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019890                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61457.432689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61457.432689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61457.432689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61457.432689                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9524                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       376815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          376815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8669                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    533462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533462000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       385484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       385484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022489                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61536.740108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61536.740108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8666                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524682500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022481                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60544.945765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60544.945765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142222                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    171546500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    171546500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017980                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65878.072197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65878.072197                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    123570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    123570500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012995                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65659.139214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65659.139214                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           973.754298                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              434683                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9524                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.640802                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   973.754298                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.950932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.950932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          935                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1071168                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1071168                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3093346500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3093346500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3107870000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               22306325                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868680                       # Number of bytes of host memory used
host_op_rate                                 37986910                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                              203547656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1588734                       # Number of instructions simulated
sim_ops                                       2709698                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    14523500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.144834                       # CPI: cycles per instruction
system.cpu.discardedOps                          4002                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  4                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                              13                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.241264                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4003                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.numCycles                            29047                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    7011     53.86%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.87% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1001      7.69%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.56% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      7.68%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult             1000      7.68%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                      1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     1      0.01%     76.94% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2001     15.37%     92.32% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1000      7.68%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    13016                       # Class of committed instruction
system.cpu.tickCycles                           29034                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            3                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 0                       # Request fanout histogram
system.membus.snoop_fanout::mean                  nan                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0                       # Request fanout histogram
system.membus.snoop_fanout::0                       0                       # Request fanout histogram
system.membus.snoop_fanout::1                       0                       # Request fanout histogram
system.membus.snoop_fanout::overflows               0                       # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   0                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               3500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         9215                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst             1679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7536                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.051239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.229980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.281219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2924                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6255                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.281219                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        24                       # Number of tag accesses
system.l2.tags.data_accesses                       24                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   4                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5387520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            6841380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        471.055875                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14003500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5387520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            6841380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        471.055875                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     14003500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         4002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4002                       # number of overall hits
system.cpu.icache.overall_hits::total            4002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        26000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst        26000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        26000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        26000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        26000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.icache.writebacks::total                 2                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        24000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst        24000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        24000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        24000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        24000                       # average overall mshr miss latency
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        26000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        26000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        24000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        24000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        24000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   3                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          470                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         3003                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3003                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3003                       # number of overall hits
system.cpu.dcache.overall_hits::total            3003                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data         3003                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3003                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3003                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2002                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data         1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          949                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6006                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6006                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     14523500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14523500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3204130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5895783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879776                       # Number of bytes of host memory used
host_op_rate                                 10071736                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.27                       # Real time elapsed on the host
host_tick_rate                              351152805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1615371                       # Number of instructions simulated
sim_ops                                       2760744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000096                       # Number of seconds simulated
sim_ticks                                    96260500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 5                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                12                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.lookups                      12                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       26637                       # Number of instructions committed
system.cpu.committedOps                         51046                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.227578                       # CPI: cycles per instruction
system.cpu.discardedOps                         10926                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                        8542                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3879                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                  1                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           86474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.138359                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       11887                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.numCycles                           192521                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                 242      0.47%      0.47% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   37290     73.05%     73.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.02%     73.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                     299      0.59%     74.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   129      0.25%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                   240      0.47%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      2      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.86% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     11      0.02%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                     48      0.09%     74.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    69      0.14%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     75.11% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    3      0.01%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     75.12% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd              1000      1.96%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     77.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                   6349     12.44%     89.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  3289      6.44%     95.96% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1563      3.06%     99.02% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              501      0.98%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    51046                       # Class of committed instruction
system.cpu.tickCycles                          106047                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           589                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1098                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2187                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                563                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1178                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        37696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        37696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   37696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               589                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     589    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 589                       # Request fanout histogram
system.membus.reqLayer2.occupancy              680000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3131500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               43                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              43                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           717                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 125312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1094                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004570                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1089     99.54%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1094                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1958500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            565500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1074000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  307                       # number of demand (read+write) hits
system.l2.demand_hits::total                      504                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 197                       # number of overall hits
system.l2.overall_hits::.cpu.data                 307                       # number of overall hits
system.l2.overall_hits::total                     504                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 70                       # number of demand (read+write) misses
system.l2.demand_misses::total                    590                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data                70                       # number of overall misses
system.l2.overall_misses::total                   590                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5822500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         44798500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38976000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5822500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        44798500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1094                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1094                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.725244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.539305                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.725244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.539305                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74953.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83178.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75929.661017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74953.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83178.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75929.661017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               590                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              590                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33786000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      5122500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     38908500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33786000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      5122500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     38908500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.725244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185676                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.539305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.725244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185676                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.539305                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64973.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73178.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65946.610169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64973.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73178.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65946.610169                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          149                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              149                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          149                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          149                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              716                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          716                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      1909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.604651                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73423.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73423.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1649000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1649000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.604651                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63423.076923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63423.076923                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                197                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            717                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.725244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.725244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74953.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74953.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33786000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33786000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.725244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.725244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64973.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64973.076923                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3913500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3913500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88943.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88943.181818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           44                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78943.181818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78943.181818                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9480.857406                       # Cycle average of tags in use
system.l2.tags.total_refs                       25507                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9804                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.601693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1905.604586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7575.252819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.058154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.289333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6385                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.299194                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     18085                       # Number of tag accesses
system.l2.tags.data_accesses                    18085                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33216                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 589                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         345063655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          46540377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             391604033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    345063655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        345063655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        345063655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         46540377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            391604033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000561500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3728500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2945000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                14772250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6330.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25080.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      462                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.466667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   202.487353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.491277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           35     29.17%     29.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           25     20.83%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     15.83%     65.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15     12.50%     78.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      9.17%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.33%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.67%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.83%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            8      6.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          120                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  37696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   37696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       391.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    391.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     114094500                       # Total gap between requests
system.mem_ctrls.avgGap                     193708.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 345063655.393437623978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 46540377.413373090327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12534000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2238250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24150.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31975.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1806420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         29495790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         12125760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           51542535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.448445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     31243750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     61896750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2399040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         32961960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          9206880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           52566855                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.089569                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     23599500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     69541000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        11138                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            11138                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        11138                       # number of overall hits
system.cpu.icache.overall_hits::total           11138                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          717                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            717                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          717                       # number of overall misses
system.cpu.icache.overall_misses::total           717                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42855000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42855000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42855000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42855000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        11855                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        11855                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        11855                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        11855                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.060481                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.060481                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.060481                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.060481                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59769.874477                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59769.874477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59769.874477                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59769.874477                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          716                       # number of writebacks
system.cpu.icache.writebacks::total               716                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          717                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          717                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          717                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          717                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     42139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     42139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     42139000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     42139000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.060481                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.060481                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.060481                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.060481                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58771.269177                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58771.269177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58771.269177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58771.269177                       # average overall mshr miss latency
system.cpu.icache.replacements                    716                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        11138                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           11138                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          717                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           717                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42855000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        11855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        11855                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.060481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.060481                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59769.874477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59769.874477                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          717                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          717                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     42139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     42139000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.060481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.060481                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58771.269177                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58771.269177                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              418200                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1228                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            340.553746                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             24426                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            24426                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11875                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11875                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11875                       # number of overall hits
system.cpu.dcache.overall_hits::total           11875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          401                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          401                       # number of overall misses
system.cpu.dcache.overall_misses::total           401                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     11035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     11035500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     11035500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     11035500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12276                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12276                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032665                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032665                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27519.950125                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27519.950125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27519.950125                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27519.950125                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          149                       # number of writebacks
system.cpu.dcache.writebacks::total               149                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           24                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          377                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9617000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9617000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9617000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030710                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25509.283820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25509.283820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25509.283820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25509.283820                       # average overall mshr miss latency
system.cpu.dcache.replacements                    377                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          334                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           334                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7799000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8484                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039368                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23350.299401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23350.299401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          334                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.039368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039368                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22350.299401                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22350.299401                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3236500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3236500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.017669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017669                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48305.970149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48305.970149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2152000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50046.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50046.511628                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              110157                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1401                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.627409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          694                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             24929                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            24929                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     96260500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     96260500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
