Library ieee;
use ieee.std_logic_1164.all;

Entity ROMSequencingCircuit is

Port(
PLAInput: in std_logic_vector(7 downto 0);
ROMout: in std_logic_vector(29 downto 0);

Addressout: out std_logic_vector(7 downto 0);

Clk:in std_logic
);
end Entity;

Architecture ROMSequencingCircuitArch of ROMSequencingCircuit is
begin


end ROMSequencingCircuitArch;