From 26bd36e131eb4d10b0914674fb86b12fb3ebcbf2 Mon Sep 17 00:00:00 2001
From: Alex Dorchak <halfdome@fluke.com>
Date: Thu, 20 Oct 2016 09:42:59 -0700
Subject: [PATCH 2/2] Driver support for Fluke GPIO devices

---
 drivers/gpio/Kconfig      |   5 +
 drivers/gpio/Makefile     |   1 +
 drivers/gpio/gpio-fluke.c | 478 ++++++++++++++++++++++++++++++++++++++++++++++
 drivers/gpio/gpio-fluke.h |  60 ++++++
 include/linux/fgpio-dev.h |  20 ++
 5 files changed, 564 insertions(+)
 create mode 100644 drivers/gpio/gpio-fluke.c
 create mode 100644 drivers/gpio/gpio-fluke.h
 create mode 100644 include/linux/fgpio-dev.h

diff --git a/drivers/gpio/Kconfig b/drivers/gpio/Kconfig
index c7f30ba..3c3714d 100644
--- a/drivers/gpio/Kconfig
+++ b/drivers/gpio/Kconfig
@@ -120,6 +120,11 @@ config GPIO_ALTERA
 
 	  If driver is built as a module it will be called gpio-altera.
 
+config GPIO_FLUKE
+	tristate "Fluke Custom GPIO support"
+	help
+	  Say Y or M here to build support for the Fluke Altera PIO device.
+
 config GPIO_BCM_KONA
 	bool "Broadcom Kona GPIO"
 	depends on OF_GPIO && (ARCH_BCM_MOBILE || COMPILE_TEST)
diff --git a/drivers/gpio/Makefile b/drivers/gpio/Makefile
index c8ba12b..34e9997 100644
--- a/drivers/gpio/Makefile
+++ b/drivers/gpio/Makefile
@@ -19,6 +19,7 @@ obj-$(CONFIG_GPIO_ADNP)		+= gpio-adnp.o
 obj-$(CONFIG_GPIO_ADP5520)	+= gpio-adp5520.o
 obj-$(CONFIG_GPIO_ADP5588)	+= gpio-adp5588.o
 obj-$(CONFIG_GPIO_ALTERA)  	+= gpio-altera.o
+obj-$(CONFIG_GPIO_FLUKE)  	+= gpio-fluke.o
 obj-$(CONFIG_GPIO_AMD8111)	+= gpio-amd8111.o
 obj-$(CONFIG_GPIO_ARIZONA)	+= gpio-arizona.o
 obj-$(CONFIG_GPIO_BCM_KONA)	+= gpio-bcm-kona.o
diff --git a/drivers/gpio/gpio-fluke.c b/drivers/gpio/gpio-fluke.c
new file mode 100644
index 0000000..bec7794
--- /dev/null
+++ b/drivers/gpio/gpio-fluke.c
@@ -0,0 +1,478 @@
+/*
+    fgpio.c -- This driver supports the Fluke custom Altera GPIO ports
+               for the  common platform.
+        
+    Copyright (C) 2011 Alex Dorchak (Fluke Corp)
+
+    This program is free software: you can redistribute it and/or modify
+    it under the terms of the GNU General Public License as published by
+    the Free Software Foundation, either version 2 of the License, or
+    (at your option) any later version.
+
+    This program is distributed in the hope that it will be useful,
+    but WITHOUT ANY WARRANTY; without even the implied warranty of
+    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+    GNU General Public License for more details.
+
+    You should have received a copy of the GNU General Public License
+    along with this program.  If not, see <http://www.gnu.org/licenses/>.
+    
+*/
+
+#include <linux/module.h>
+
+#include <linux/kernel.h>	/* printk() */
+#include <linux/fs.h>		/* everything... */
+#include <linux/errno.h>	/* error codes */
+#include <linux/ioport.h>
+#include <linux/types.h> 
+#include <linux/kdev_t.h>
+#include <linux/cdev.h>
+#include <linux/slab.h>
+#include <linux/of_irq.h>
+#include <linux/of_gpio.h>
+#include <linux/of_device.h>
+#include <linux/of_address.h>
+#include <linux/fgpio-dev.h>
+#include <linux/interrupt.h>
+#include <linux/signal.h>
+#include <asm/uaccess.h>
+#include <asm/io.h>
+#include "gpio-fluke.h"
+
+#define NR_PORTS	6	
+#define FGPIO_MAJOR    92	
+
+#if defined(CONFIG_FLUKE_A9_MTV)
+#define NR_DEVICES      8
+
+#elif defined(CONFIG_FLUKE_BLACKHAWK)
+#define NR_DEVICES     13 
+
+#else
+#define NR_DEVICES     20 
+
+#endif
+
+MODULE_AUTHOR ("Alex j. Dorchak");
+MODULE_DESCRIPTION("Fluke Custom Driver for Altera GPIO");
+MODULE_LICENSE("GPL");
+
+static struct class *fluke_gpio_class;
+static struct device* fgpio_device = NULL;
+
+static struct fgpio_port fgpio_ports[NR_DEVICES];
+static struct Queue      Q[NR_DEVICES];
+
+
+static int q_full(struct Queue *Q) {
+    // printk(KERN_INFO "q_full: Size = %d, Capacity = %d\n", Q->Size, Q->Capacity);
+    return Q->Size == Q->Capacity;
+}
+
+static int q_empty(struct Queue *Q) {
+    return Q->Size == 0;
+}
+
+static void q_init(struct Queue *Q) {
+    Q->Capacity = Q_SIZE;
+    Q->Size     = 0;
+    Q->Front    = 1;
+    Q->Rear     = 0;
+}
+
+static int q_next(int Value, struct Queue *Q) {
+    if (++Value == Q->Capacity) {
+        Value = 0;
+    }
+    return Value;
+}
+
+static int q_enqueue(unsigned int X, struct Queue *Q) {
+    if (q_full(Q)) {
+        return -1;
+    } 
+    else {
+        Q->Size++;
+        Q->Rear = q_next(Q->Rear, Q);
+        Q->Array[Q->Rear] = X;
+        return 0;
+    }
+}
+
+static unsigned int q_dequeue(struct Queue *Q) {
+
+    unsigned int x = 0;
+
+    if (!q_empty(Q)) {
+        Q->Size--;
+        x = Q->Array[Q->Front];
+        Q->Front = q_next(Q->Front, Q);
+    }
+    return x;
+}
+
+static int hw_open (struct inode *inode, struct file *filp) {
+
+    struct fgpio_port *fgpiop; /* device information */
+
+    // printk("FGPIO open called \n");
+    fgpiop =  container_of(inode->i_cdev, struct fgpio_port, cdev);
+    filp->private_data = fgpiop;
+    // printk("FGPIO open Exit \n");
+
+    return 0;
+}
+
+static int hw_release (struct inode *inode, struct file *filp) {
+    // printk("FGPIO release called \n");
+	return 0;
+}
+
+static ssize_t hw_read (struct file *filp, char __user *buf, size_t count, loff_t *f_pos) {
+    char *tbuf;
+    int i;
+
+    int retval = 0;
+    
+    struct fgpio_port *fgpiop = filp->private_data;
+
+    // printk ("fgpio: read function CALLED!\n");
+
+    if (down_interruptible(&fgpiop->sem))
+        return -ERESTARTSYS;
+    
+    if (!(tbuf = kmalloc(count, GFP_ATOMIC))) {
+        return -ENOMEM;
+    }
+
+    if(fgpiop->irq) {    /* if we're in IRQ mode use the Q */
+        for (i = 0; i < count; i++) {
+            tbuf[i] = q_dequeue(&Q[fgpiop->minor]);
+            if (tbuf[i] == 0) {
+                break;
+            }
+        }
+        count = i;
+    }
+    else {                /* otherwise just take count readings (probably 1) */
+        if (fgpiop->direction & 0x100)
+            iowrite32(0x00, (int*)(fgpiop->mapbase + 4)); // try to make everything readable
+        for (i = 0; i < count; i++) {
+            tbuf[i] = (ioread32((int*)fgpiop->mapbase) & fgpiop->bits);
+            rmb();
+        }
+        count = i;
+    }
+
+    if (copy_to_user(buf, tbuf, count)) {
+        printk (KERN_INFO "fgpio: read function FAILED! addr = %x\n", fgpiop->mapbase);
+        retval = -EFAULT; 
+    }
+    else 
+        retval = count;
+
+    kfree(tbuf);
+    up(&fgpiop->sem);
+
+    return retval;
+}
+
+static ssize_t hw_write (struct file *filp, const char __user *buf, size_t count, loff_t *f_pos) {
+    int i;
+    int retval = 0;
+    unsigned char data;
+    unsigned char direction;
+    unsigned char *tbuf;
+    
+    struct fgpio_port *fgpiop = filp->private_data;
+
+    if (down_interruptible(&fgpiop->sem))
+        return -ERESTARTSYS;
+
+    if (!(tbuf = kmalloc(count, GFP_ATOMIC))) {
+        printk("fgpio: write, kmalloc failed!\n");
+        return -ENOMEM;
+    }
+
+    if (copy_from_user(tbuf, buf, count)) {
+        printk (KERN_INFO "fgpio: write function FAILED! addr = %x\n", fgpiop->mapbase);
+        retval = -EFAULT; 
+    }
+    else {
+        direction = (fgpiop->direction & 0x100) ? 0xff : fgpiop->direction; 
+        iowrite32(direction, (int*)(fgpiop->mapbase + 4)); // try to make everything writeable
+        for (i = 0; i < count; i++) {
+            data = tbuf[i] & fgpiop->bits & direction;
+            iowrite32(data, (int*)fgpiop->mapbase);
+        }
+        retval = count;
+    }
+
+    kfree(tbuf);
+    up(&fgpiop->sem);
+    return retval;
+}
+
+//static ssize_t hw_ioctl (struct inode *inode, struct file *filp, unsigned int cmd, unsigned long arg) {
+static long hw_ioctl (struct file *filp, unsigned int cmd, unsigned long arg) {
+
+    int error  = 0;
+    struct fgpio_port *fgpiop = filp->private_data;
+
+    // printk ("fgpio/ioctl: %8x\n", fgpiop->mapbase);
+    down(&fgpiop->sem);
+
+    if (_IOC_TYPE(cmd) != FGPIO_IOC_MAGIC_NUMBER)  return -ENOTTY;
+    if (_IOC_NR(cmd)   >= FGPIO_IOC_MAXNUMBER) return -ENOTTY;
+
+    if (_IOC_DIR(cmd) & _IOC_READ)
+        error = !access_ok(VERIFY_WRITE, (void __user *)arg, _IOC_SIZE(cmd));
+    else
+        error = !access_ok(VERIFY_READ, (void __user *)arg, _IOC_SIZE(cmd));
+    if (error) return -EFAULT; 
+
+    switch(cmd) {
+    case FGPIO_INTS_OFF:
+        // printk (KERN_INFO "fgpio/ioctl: Turning interrupts off at addr: %8x\n", fgpiop->mapbase);
+        if(fgpiop->irq) {    /* if we're in IRQ mode */
+            iowrite32(0x00, (int*)(fgpiop->mapbase + (4 * 2)));
+        }
+        break;
+    case FGPIO_GETINT_MASK:
+        // printk (KERN_INFO "fgpio/ioctl: returning interrupt mask at addr: %8x\n", fgpiop->mapbase);
+        if (access_ok(VERIFY_WRITE, (const void *)arg, sizeof(unsigned int))) {
+            if(fgpiop->irq) {    /* if we're in IRQ mode */
+                *((unsigned int *)arg) = ioread32((unsigned int*)(fgpiop->mapbase + (4 * 2)));
+            }
+        }
+        break;
+    case FGPIO_SETINT_MASK:
+        /*
+        printk (KERN_INFO "fgpio/ioctl: setting interrupt mask (%x) at addr: %8x\n", 
+                (unsigned int)arg, fgpiop->mapbase);
+        */
+        if (access_ok(VERIFY_READ, (const void *)arg, sizeof(unsigned int))) {
+            if(fgpiop->irq) {    /* if we're in IRQ mode */
+                iowrite32(arg, (int*)(fgpiop->mapbase + (4 * 2)));
+            }
+        }
+        break;
+    case FGPIO_FLUSH_QUEUE:
+        // printk (KERN_INFO "fgpio/ioctl: Flushing Queue (minor)%d\n", fgpiop->minor);
+        q_init(&Q[fgpiop->minor]);
+        break;
+    case FGPIO_READ_REG0:
+        // printk (KERN_INFO "fgpio/ioctl: returning Data register: %8x\n", fgpiop->mapbase);
+        if (access_ok(VERIFY_WRITE, (const void *)arg, sizeof(unsigned int))) {
+            *((unsigned int *)arg) = ioread32((unsigned int*)(fgpiop->mapbase));
+        }
+        break;
+    default:
+        up(&fgpiop->sem);
+        return -ENOTTY;  // NOTE: can't happen as we already checked against FGPIO_IOC_MAXNUMBER
+    }
+    up(&fgpiop->sem);
+    return error;
+}
+
+irqreturn_t fgpio_irq(int irq, void *dev_id, struct pt_regs *regs) {
+    int buf;
+    struct fgpio_port *fgpiop = dev_id;
+
+    down(&fgpiop->sem);
+
+    if (fgpiop->direction & 0x100)
+        iowrite32(0x00, (int*)(fgpiop->mapbase + 4)); // try to make everything readable
+
+    buf = (ioread32((int*)(fgpiop->mapbase + (4 * 3))) & fgpiop->bits & ~fgpiop->direction);
+    rmb();
+    if (q_enqueue(buf, &Q[fgpiop->minor])) {
+        printk (KERN_INFO "fgpio: IRQ function! QUEUE FULL ERROR: Q[%x], data = %x, Cap = %d\n", 
+                fgpiop->minor, (buf & fgpiop->bits), Q[fgpiop->minor].Capacity);
+    }
+    iowrite32(0xff, (int*)(fgpiop->mapbase + (4 * 3)));
+
+    up(&fgpiop->sem);
+    return IRQ_HANDLED;
+}
+
+
+static struct file_operations hw_fops = {
+	.owner	         = THIS_MODULE,
+	.read	         = hw_read,
+	.write	         = hw_write,
+	.unlocked_ioctl	 = hw_ioctl,
+	.open	         = hw_open,
+	.release         = hw_release,
+};
+
+static inline void release_ports (void) {
+    int i;
+
+    for (i = 0; i < NR_DEVICES; i++) {
+        iounmap ((void __iomem *) fgpio_ports[i].mapbase);
+        release_mem_region (fgpio_ports[i].mapbase, NR_PORTS);
+    }
+}
+
+static struct of_device_id fluke_gpio_of_match[] = {
+    { .compatible = "flk,fgpio-1.0", },
+    {},
+};
+MODULE_DEVICE_TABLE(of, fluke_gpio_of_match);
+
+static int fluke_gpio_probe(struct platform_device *pdev) {
+
+    static int i = 0;
+    int result;
+    int devno;
+    int rc = 0;
+    unsigned int x;
+    unsigned int configured_bits;
+    struct resource res;
+    void *ptr_configured_bits;
+
+    devno = MKDEV(FGPIO_MAJOR, i); 
+    fgpio_device = device_create(fluke_gpio_class, NULL, devno, NULL, "fgpio%d", i);
+    if (IS_ERR(fgpio_device)) {
+        printk ("fgpio: can't create fluke_gpio_device %x\n", i);
+        // release_ports();
+        return PTR_ERR(fgpio_device);
+    }
+
+    fgpio_ports[i].minor     = i; 
+
+/*AJD hardwire direction edge etc for now */
+    fgpio_ports[i].direction = 0x100;                // All I/O
+    fgpio_ports[i].edge      = 0x00;
+/*AJD END hardwire direction edge etc for now */
+
+    //AJD The old way fgpio_ports[i].mapbase   = (unsigned long)ioremap_nocache(platp->mapbase, NR_PORTS);
+
+    rc = of_address_to_resource(pdev->dev.of_node, 0, &res);
+    if (rc) {
+        printk("GPIO PROBE Can't get address of resource\n");
+    }
+    // printk("GPIO PROBE Assigning address (FDT) %x to minor %x\n", res.start, i);
+
+    if (!request_mem_region(res.start, (res.end - res.start + 1), "fluke_gpio")) {
+        printk (KERN_INFO "fluke_gpio: can't get memory region %ud for fgpio%d\n",fgpio_ports[i].mapbase, i);
+        release_ports();
+        return -ENODEV;
+    }
+    fgpio_ports[i].mapbase = (unsigned long)ioremap_nocache(res.start, (res.end - res.start + 1));
+    fgpio_ports[i].bits = 0xff;
+/*
+    ptr_configured_bits = of_get_property(pdev->dev.of_node, "flk,gpio-bank-width", NULL);
+    if (!ptr_configured_bits) {
+        printk("GPIO PROBE Can't find any configured bits on port\n");
+     // release_ports();  // AJD can I have a release port (singular here????)
+        return PTR_ERR(fgpio_device);
+    }
+    // else {
+*/
+/*
+    rc = of_property_read_u32(pdev->dev.of_node, "flk,gpio-bank-width", &configured_bits);
+    if (rc) {
+        // dev_warn(&pdev->dev, "No active bits defined for this device\n");
+        printk("No active bits defined for this device\n");
+    }
+    else {
+
+        // configured_bits = be32_to_cpup(ptr_configured_bits); 
+        printk("GPIO PROBE building mask for (%x) bits on port %x\n", configured_bits, i);
+        fgpio_ports[i].bits = 0;
+        for (; configured_bits >= 0; configured_bits--) { 
+            fgpio_ports[i].bits += (1 << (configured_bits - 1));
+        }
+        printk("GPIO PROBE configured bits (%x) on port %x\n", fgpio_ports[i].bits, i);
+    }
+*/
+
+    /*
+    fgpio_ports[i].direction = platp->direction_bits;
+    fgpio_ports[i].edge      = platp->is_edge;
+    */
+
+    cdev_init(&fgpio_ports[i].cdev, &hw_fops);
+
+    sema_init(&fgpio_ports[i].sem, 1);
+    
+    fgpio_ports[i].cdev.owner = THIS_MODULE;
+    fgpio_ports[i].cdev.ops   = &hw_fops;
+
+    result = cdev_add(&fgpio_ports[i].cdev, devno, 1);
+    /*  
+    if (platp->irq) {
+
+        fgpio_ports[i].irq       = platp->irq;
+        fgpio_ports[i].edge      = platp->is_edge;
+        fgpio_ports[i].q_events  = platp->q_events;
+
+        result = request_irq(fgpio_ports[i].irq, fgpio_irq, IRQF_DISABLED, "gpio", &fgpio_ports[i]); 
+        if(result) {
+            printk (KERN_INFO "fgpio: Can't register irq (%d) for gpio%d\n", fgpio_ports[i].irq, i);
+        }
+        else {
+            // disable interrupts 
+            iowrite32(0x00, (int*)(fgpio_ports[i].mapbase + (4 * 2)));
+        }
+
+    }
+    */
+    if(result)
+        printk (KERN_INFO "fgpio: Error %d adding fgpio%d\n", result, i);
+    else
+        printk (KERN_INFO "fgpio: Registering fgpio%d on Major %d, Minor %d\n", i, FGPIO_MAJOR, i);
+    i++;
+    return result;
+}
+
+static struct platform_driver fgpio_platform_driver = {
+    .probe = fluke_gpio_probe,
+//    .remove = fluke_gpio_remove,
+    .driver = {
+                  .name = "fluke_gpio",
+                  .owner = THIS_MODULE,
+                  .of_match_table = fluke_gpio_of_match,
+              },
+};
+
+static int __init fgpio_init (void) {
+    int result;
+    dev_t dev;
+
+    fluke_gpio_class = class_create(THIS_MODULE, "fluke-gpio");    // Create the sys/class entry
+    if (IS_ERR(fluke_gpio_class)) {
+        printk ("fgpio: can't create fluke_gpio_class.\n");
+        return PTR_ERR(fluke_gpio_class); 
+    }
+    printk (KERN_INFO "fgpio: registered fluke_gpio_class.\n");
+
+    /* First, let's get the devices we need /dev/fgpio0 - /dev/fgpio7 */
+    dev = MKDEV(FGPIO_MAJOR, 0); 
+    result = register_chrdev_region(dev, NR_DEVICES, "fgpio");
+    if (result < 0) {
+        printk (KERN_INFO "fgpio: can't register FGPIO devices /dev/fgpioX\n");
+        // release_ports();
+        return result;
+    }
+
+    result = platform_driver_register(&fgpio_platform_driver);
+    if (result) {
+        printk (KERN_INFO "fgpio: platform_register failed!\n");
+        release_ports();
+        return result;
+    }
+
+    return 0;
+}
+
+static void __exit fgpio_exit(void) {
+    release_ports();
+    unregister_chrdev_region(MKDEV(FGPIO_MAJOR, 0), NR_DEVICES);
+}
+
+module_init(fgpio_init);
+module_exit(fgpio_exit);
diff --git a/drivers/gpio/gpio-fluke.h b/drivers/gpio/gpio-fluke.h
new file mode 100644
index 0000000..4c6f667
--- /dev/null
+++ b/drivers/gpio/gpio-fluke.h
@@ -0,0 +1,60 @@
+/*
+    gpio-fluke.h -- This driver supports the Fluke custom Altera GPIO ports
+               for the  common platform.
+        
+    Copyright (C) 2011 Alex Dorchak (Fluke Corp)
+
+    This program is free software: you can redistribute it and/or modify
+    it under the terms of the GNU General Public License as published by
+    the Free Software Foundation, either version 2 of the License, or
+    (at your option) any later version.
+
+    This program is distributed in the hope that it will be useful,
+    but WITHOUT ANY WARRANTY; without even the implied warranty of
+    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+    GNU General Public License for more details.
+
+    You should have received a copy of the GNU General Public License
+    along with this program.  If not, see <http://www.gnu.org/licenses/>.
+    
+*/
+
+#ifndef gpio_fluke_h
+#define gpio_fluke_h
+
+#include <linux/cdev.h>
+#include <linux/semaphore.h>
+
+
+#define FGPIO_IOC_MAXNUMBER    5
+
+#define Q_SIZE               128
+
+struct interrupt_data {
+    unsigned int irq_data[256];
+    unsigned char irq_count;
+};
+
+struct fgpio_port {
+    unsigned int mapbase;
+    unsigned int irq;
+    unsigned int bits;
+    unsigned int direction;
+    unsigned int edge;
+    unsigned int minor;
+    unsigned int q_events;
+    struct       interrupt_data irqd; /* set by handler on interrupt */
+    struct       semaphore sem;
+    struct       cdev cdev;
+};
+
+struct Queue {
+    int Capacity;
+    int Front;
+    int Rear;
+    int Size;
+    unsigned int Array[Q_SIZE];
+};
+
+
+#endif /* gpio_fluke_h */
diff --git a/include/linux/fgpio-dev.h b/include/linux/fgpio-dev.h
new file mode 100644
index 0000000..34d459d
--- /dev/null
+++ b/include/linux/fgpio-dev.h
@@ -0,0 +1,20 @@
+
+
+/*
+ *  fgpio.h -- Fluke custom GPIO controller. 
+ */
+
+#ifndef fgpio_dev_h
+#define fgpio_dev_h
+
+
+#define FGPIO_IOC_MAGIC_NUMBER   'x'
+
+#define FGPIO_INTS_OFF     _IOW(FGPIO_IOC_MAGIC_NUMBER,    0, int)
+#define FGPIO_GETINT_MASK  _IOR(FGPIO_IOC_MAGIC_NUMBER,    1, int)
+#define FGPIO_SETINT_MASK  _IOW(FGPIO_IOC_MAGIC_NUMBER,    2, int)
+#define FGPIO_FLUSH_QUEUE  _IOW(FGPIO_IOC_MAGIC_NUMBER,    3, int)
+#define FGPIO_READ_REG0    _IOR(FGPIO_IOC_MAGIC_NUMBER,    4, int)
+
+
+#endif /* fgpio_dev_h */
-- 
1.8.4.5

