<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-144</identifier><datestamp>2011-12-27T05:50:19Z</datestamp><dc:title>Evaluation of the impact of layout on device and analog circuit performance with lateral asymmetric channel MOSFETs</dc:title><dc:creator>PATIL, MB</dc:creator><dc:creator>VINAY KUMAR, D</dc:creator><dc:creator>NARASIMHULU, K</dc:creator><dc:creator>REDDY, PS</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>SHARMA, DK</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:subject>cmos analogue integrated circuit</dc:subject><dc:subject>mosfet</dc:subject><dc:subject>analogue integrated circuit</dc:subject><dc:subject>circuit simulation</dc:subject><dc:subject>integrated circuit layout</dc:subject><dc:subject>table lookup</dc:subject><dc:description>Lateral asymmetric channel (LAC) or single halo devices have been reported to exhibit excellent short channel behavior in the sub-100-nm regime. In this paper, we have quantified the performance degradation in LAC devices due to fingered layouts. Our mixed-mode two-dimensional simulation results show that though the fingered layout of the device limits the performance of these MOSFETs, they still show superior performance over the conventional devices in the sub-100-nm channel length regime. We also present the simulation results of a two-stage operational amplifier with LAC and conventional devices using a 0.13-/spl mu/m technology with the help of look-up table simulations. Our results show that for the given design specifications, an OPAMP layout with conventional devices occupies 18% more chip area compared to the LAC device.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2008-11-25T10:55:13Z</dc:date><dc:date>2011-11-25T11:42:26Z</dc:date><dc:date>2011-12-26T13:04:29Z</dc:date><dc:date>2011-12-27T05:50:19Z</dc:date><dc:date>2008-11-25T10:55:13Z</dc:date><dc:date>2011-11-25T11:42:26Z</dc:date><dc:date>2011-12-26T13:04:29Z</dc:date><dc:date>2011-12-27T05:50:19Z</dc:date><dc:date>2005</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE Transactions on Electron Devices 52(7), 1603-09</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2005.850941</dc:identifier><dc:identifier>http://hdl.handle.net/10054/144</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/144</dc:identifier><dc:language>en_US</dc:language></oai_dc:dc>