
---------- Begin Simulation Statistics ----------
final_tick                               149657087500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1322                       # Simulator instruction rate (inst/s)
host_mem_usage                               23418724                       # Number of bytes of host memory used
host_op_rate                                     1355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99702.86                       # Real time elapsed on the host
host_tick_rate                                 427682                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131840798                       # Number of instructions simulated
sim_ops                                     135116572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042641                       # Number of seconds simulated
sim_ticks                                 42641138125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.777194                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  185332                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               251205                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3889                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15003                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            217444                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36967                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8235                       # Number of indirect misses.
system.cpu.branchPred.lookups                  404870                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70835                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4621                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2236873                       # Number of instructions committed
system.cpu.committedOps                       2536159                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.284464                       # CPI: cycles per instruction
system.cpu.discardedOps                         45684                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1180657                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            599280                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           287267                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6431512                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233401                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3890                       # number of quiesce instructions executed
system.cpu.numCycles                          9583802                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3890                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1404871     55.39%     55.39% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9211      0.36%     55.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                 674841     26.61%     82.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                447236     17.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2536159                       # Class of committed instruction
system.cpu.quiesceCycles                     58642019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3152290                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1788654                       # Transaction distribution
system.membus.trans_dist::ReadResp            1791755                       # Transaction distribution
system.membus.trans_dist::WriteReq            1105381                       # Transaction distribution
system.membus.trans_dist::WriteResp           1105381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2632                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1560                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1250                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1250                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2857                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12136                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        89819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5800964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       426880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        87158                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       550130                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183302402                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2902931                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2902866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      65      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2902931                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7897304430                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78646500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              673593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15418375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66190629                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11147492645                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1223750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9221517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2305379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11526897                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2305379                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9221517                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11526897                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11526897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11526897                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     23053794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3723597                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3723597                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       303300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11329548                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11477004                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11976346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        87158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3999964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4851932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    181272600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    183631896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    190720902                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20194137875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13236983                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16246903256                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10522701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1654784                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       385024                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19979955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8068828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10758437                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38807219                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10758437                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8068828                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18827265                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19979955                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18827265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18827265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57634484                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       118300                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       462364                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       813568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3703                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       347767                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8068828                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18827265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26896093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8068828                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2774316                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10843144                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8068828                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26896093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2774316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37739237                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1070592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1070592                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        98402                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5591052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3710                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5710572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3147996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    178913304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3578629                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3578629    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3578629                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8594008305                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9993992000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     72107376                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     76432752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1978368                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2033884                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4012252                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     18026844                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     18162012                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       494592                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63586                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       558178                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1691028410                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46107587                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55329105                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1792465102                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46395760                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47697695                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94093455                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1737424170                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93805282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55329105                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1886558557                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115277848                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     65994752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    181665816                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66387968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    115277848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    181665816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28819462                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2062336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30894086                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16596992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3602438                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20199430                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2703442100                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1547678015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9221517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4260341632                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1556899532                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703442100                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4260341632                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4260341632                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4251120115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9221517                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8520683264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          244                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          313                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       366219                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103562                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         469781                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       366219                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       366219                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       366219                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103562                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        469781                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1181916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112918552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       118300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         258432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          114477200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     65994752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68686336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1764358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1788732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2632                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1031168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1073224                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27717740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2648112995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2774316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6060626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2684665678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3950364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46107587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1547678015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10758437                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2305379                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1610799782                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3950364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73825328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4195791010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10758437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2305379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2774316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6060626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4295465460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2632.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     49201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2795526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162320000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3200388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1141291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1788732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1073224                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1788732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1073224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            111798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            111843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            111781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            111761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            111773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           111807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           111790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            67105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            67076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60204556275                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8943655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            107158745025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33657.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59907.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4537                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1668475                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  998805                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1788719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1073224                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1547701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13373                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.819889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.378708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.519151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4909      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4364      2.24%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2797      1.44%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3217      1.65%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3825      1.96%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2768      1.42%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2638      1.36%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3418      1.76%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166749     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194685                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     575.529279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    878.181889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2095     67.41%     67.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.19%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.23%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.10%     68.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.23%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          262      8.43%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.13%     76.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.19%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          690     22.20%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     345.313063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.900648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.374458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1960     63.06%     63.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            79      2.54%     65.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.42%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.26%     66.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.23%     66.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.39%     66.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.26%     67.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.10%     67.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.19%     67.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            7      0.23%     67.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     67.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.10%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.06%     67.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.06%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     68.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           50      1.61%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          939     30.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3108                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114478784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                68686912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               114477200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68686336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2684.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1610.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2684.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1610.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42640505750                       # Total gap between requests
system.mem_ctrls.avgGap                      14899.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1181916                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112918552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       118300                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       258368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     65993792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27717740.472481820732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2648112995.225077629089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2774316.193278201856                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6059125.327344906516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3986385.154676262755                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46107587.331195324659                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1547655501.280079841614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10758437.043945576996                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2305379.366559766233                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1764358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2632                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1031168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1794860390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 104885836620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    311172285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    166875730                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11287510880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27297091150                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 807474940440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4933933965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2500383655                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     97119.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59447.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    167747.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41326.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4288567.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    888577.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    783068.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    688327.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1627853.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         96064419.824994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         67049513.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3253265418.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1491525561.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     408206080.799920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     872046860.549976                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     196796031.000002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6384953886.675127                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.736948                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9908871885                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2306640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30426210740                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3890                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9422378.856041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2754554.564579                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3890    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22850500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3890                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    113004033750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  36653053750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       836276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           836276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       836276                       # number of overall hits
system.cpu.icache.overall_hits::total          836276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          244                       # number of overall misses
system.cpu.icache.overall_misses::total           244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10595000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10595000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10595000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10595000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       836520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       836520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       836520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       836520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.131148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.131148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.131148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.131148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10206125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10206125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10206125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10206125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000292                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000292                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.381148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.381148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.381148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.381148                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       836276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          836276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       836520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       836520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.131148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.131148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10206125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10206125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.381148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.381148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.002208                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8349162                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          98225.435294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.002208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1673284                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1673284                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1084232                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1084232                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1084232                       # number of overall hits
system.cpu.dcache.overall_hits::total         1084232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5241                       # number of overall misses
system.cpu.dcache.overall_misses::total          5241                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    383974750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    383974750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    383974750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    383974750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1089473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1089473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1089473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1089473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73263.642435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73263.642435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73263.642435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73263.642435                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2632                       # number of writebacks
system.cpu.dcache.writebacks::total              2632                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    302988125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    302988125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    302988125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    302988125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85984000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85984000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003770                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003770                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003770                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003770                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73773.587777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73773.587777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73773.587777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73773.587777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.999200                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.999200                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4107                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       674151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          674151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    220586625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    220586625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       677027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       677027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76699.104659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76699.104659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    215195750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    215195750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85984000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85984000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75322.278614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75322.278614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.131313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.131313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       410081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         410081                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    163388125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    163388125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       412446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       412446                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005734                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69085.887949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69085.887949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87792375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87792375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003031                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70233.900000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70233.900000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              108768                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.483565                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4361999                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4361999                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149657087500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               149658545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1322                       # Simulator instruction rate (inst/s)
host_mem_usage                               23418724                       # Number of bytes of host memory used
host_op_rate                                     1355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 99703.29                       # Real time elapsed on the host
host_tick_rate                                 427695                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131842340                       # Number of instructions simulated
sim_ops                                     135118475                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042643                       # Number of seconds simulated
sim_ticks                                 42642595625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.764909                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  185414                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               251358                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3889                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15022                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            217489                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36967                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8235                       # Number of indirect misses.
system.cpu.branchPred.lookups                  405119                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70910                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4621                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2238415                       # Number of instructions committed
system.cpu.committedOps                       2538062                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.282554                       # CPI: cycles per instruction
system.cpu.discardedOps                         45736                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1181639                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            599699                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           287420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6431992                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.233505                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3890                       # number of quiesce instructions executed
system.cpu.numCycles                          9586134                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3890                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1405971     55.40%     55.40% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9211      0.36%     55.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.76% # Class of committed instruction
system.cpu.op_class_0::MemRead                 675282     26.61%     82.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite                447597     17.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2538062                       # Class of committed instruction
system.cpu.quiesceCycles                     58642019                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3154142                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8559                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1788654                       # Transaction distribution
system.membus.trans_dist::ReadResp            1791759                       # Transaction distribution
system.membus.trans_dist::WriteReq            1105381                       # Transaction distribution
system.membus.trans_dist::WriteResp           1105381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2635                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1561                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1250                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1250                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            244                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2861                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        89831                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5800976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       427328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        87158                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       550578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183302850                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2902935                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2902870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      65      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2902935                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7897328930                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78646500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              673593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15418375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66213629                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11147492645                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1223750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9221202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2305301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11526503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2305301                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9221202                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11526503                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11526503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11526503                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     23053006                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3723597                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3723597                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       303300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11329548                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11477004                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11976346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        87158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3999964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4851932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    181272600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    183631896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    190720902                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20194137875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13236983                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          763                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16246903256                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10522701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1654784                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       385024                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     19979272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8068552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10758069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38805893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10758069                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8068552                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18826621                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     19979272                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18826621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18826621                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57632514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       118300                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       462364                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       813568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3703                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       347767                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8068552                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18826621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26895173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8068552                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2774221                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10842773                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8068552                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26895173                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2774221                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37737947                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1070592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1070592                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        98402                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5591052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3710                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5710572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3147996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    178913304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3578629                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3578629    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3578629                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8594008305                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9993992000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     72110056                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     76435432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1978516                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2033884                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4012400                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     18027514                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     18162682                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       494629                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63586                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       558215                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1691033459                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46106011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55327214                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1792466685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46397645                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47696065                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94093709                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1737431104                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93802076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55327214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1886560394                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115277848                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     65994752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    181665816                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66387968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    115277848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    181665816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28819462                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2062336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30894086                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16596992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3602438                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20199430                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2703349698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1547625116                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9221202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4260196016                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1556846318                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2703349698                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4260196016                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4260196016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4250974814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9221202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8520392032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          244                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          313                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       366207                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103558                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         469765                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       366207                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       366207                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       366207                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103558                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        469765                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1181916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112918552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       118300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         258688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          114477456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     65994752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68686528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1764358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1788736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1031168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1073227                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27716793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2648022484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2774221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6066422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2684579921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3954731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46106011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1547625116                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10758069                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2305301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1610749228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3954731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73822804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4195647600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10758069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2305301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2774221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6066422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4295329150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2635.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     49201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2795526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162320000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3200399                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1141291                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1788736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1073227                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1788736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1073227                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            111798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            111843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            111782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            111761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            111773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           111807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           111790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            67105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            67076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  60204628275                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8943675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            107158922025                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33657.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59907.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4537                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1668475                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  998805                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1788723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1073227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1547701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  76840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 167705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13373                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    940.819889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   865.378708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.519151                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4909      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4364      2.24%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2797      1.44%      6.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3217      1.65%      7.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3825      1.96%      9.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2768      1.42%     11.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2638      1.36%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3418      1.76%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166749     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194685                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     575.529279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    878.181889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2095     67.41%     67.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.19%     67.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.06%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.23%     67.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.06%     67.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.10%     68.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            7      0.23%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          262      8.43%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.03%     76.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.06%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     76.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     76.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.13%     76.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      0.19%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          690     22.20%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.06%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.06%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.13%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     345.313063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     67.900648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    468.374458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1960     63.06%     63.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            79      2.54%     65.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            13      0.42%     66.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.26%     66.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.23%     66.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.39%     66.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.26%     67.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            3      0.10%     67.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.03%     67.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.03%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.19%     67.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            7      0.23%     67.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.03%     67.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            3      0.10%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            2      0.06%     67.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.06%     67.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     68.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     68.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.03%     68.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.03%     68.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     68.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           50      1.61%     69.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          939     30.21%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1248-1279            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3108                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114479040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                68686912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               114477456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68686528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2684.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1610.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2684.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1610.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42641885000                       # Total gap between requests
system.mem_ctrls.avgGap                      14899.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1181916                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112918552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       118300                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       258624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169984                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     65993792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27716793.095659498125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2648022484.208241462708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2774221.368706844281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6064921.616740819067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3986248.902267660480                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46106011.399722337723                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1547602603.283134460449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10758069.326601879671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2305300.569986117072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1764358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1031168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1794860390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 104885836620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    311172285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167052730                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11287510880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  27297091150                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 807474940440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4933933965                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2500383655                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     97119.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59447.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    167747.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41329.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4283685.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    888577.19                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    783068.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    688327.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1627853.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         96066393.524994                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         67049513.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3253272693.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1491525561.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     408206080.799920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     872086256.774976                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     196796031.000002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6385002531.600127                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.732971                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9908871885                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2306640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30427668240                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7780                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3890                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9422378.856041                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2754554.564579                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3890    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        43500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     22850500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3890                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    113005491250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  36653053750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       836777                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           836777                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       836777                       # number of overall hits
system.cpu.icache.overall_hits::total          836777                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          244                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            244                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          244                       # number of overall misses
system.cpu.icache.overall_misses::total           244                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10595000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10595000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10595000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10595000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       837021                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       837021                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       837021                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       837021                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000292                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000292                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000292                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000292                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43422.131148                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43422.131148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43422.131148                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43422.131148                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          244                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          244                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          244                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10206125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10206125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10206125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10206125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000292                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000292                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000292                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000292                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.381148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.381148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.381148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.381148                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       836777                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          836777                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          244                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           244                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10595000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       837021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       837021                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000292                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43422.131148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43422.131148                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          244                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10206125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10206125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.381148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.381148                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.002276                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34629791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64607.819030                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.002276                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.876958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.876958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1674286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1674286                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1085047                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1085047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1085047                       # number of overall hits
system.cpu.dcache.overall_hits::total         1085047                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5245                       # number of overall misses
system.cpu.dcache.overall_misses::total          5245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    384287250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    384287250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    384287250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    384287250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1090292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1090292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1090292                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1090292                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004811                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004811                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004811                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73267.349857                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73267.349857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73267.349857                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73267.349857                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2635                       # number of writebacks
system.cpu.dcache.writebacks::total              2635                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    303295125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    303295125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    303295125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    303295125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85984000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85984000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003771                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73776.483824                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73776.483824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73776.483824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73776.483824                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2218.999200                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2218.999200                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       674605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          674605                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    220899125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    220899125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       677485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       677485                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76701.085069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76701.085069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    215502750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    215502750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85984000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85984000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75324.274729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75324.274729                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21713.131313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21713.131313                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       410442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         410442                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    163388125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    163388125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       412807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       412807                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69085.887949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69085.887949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87792375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87792375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70233.900000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70233.900000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1092900                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            236.404932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4365279                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4365279                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149658545000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
