// Seed: 4064442183
module module_0;
  specify
    (id_1 *> id_2) = (id_1);
  endspecify
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2[1] = id_4;
  wire id_7;
  always @(posedge id_7) id_3 = 1;
  id_8(
      .id_0(id_6), .id_1(""), .id_2(1)
  );
  module_0 modCall_1 ();
  wire id_9;
endmodule
