{
    "line_num": [
        [
            339,
            356
        ],
        [
            308,
            336
        ],
        [
            240,
            279
        ],
        [
            185,
            225
        ],
        [
            110,
            148
        ],
        [
            46,
            56
        ]
    ],
    "blocks": [
        "\talt_vipvfr130_common_stream_output\n\t\t#(.DATA_WIDTH (DATA_WIDTH))\n\t\toutputter\n\t\t(\t.clk (clock),\n\t\t\t.rst (reset),\n\t\t\t.dout_ready (dout_ready),\n\t\t\t.dout_valid (dout_valid),\n\t\t\t.dout_data (dout_data),\n\t\t\t.dout_sop (dout_startofpacket),\n\t\t\t.dout_eop (dout_endofpacket),\n\t\t\t.int_ready (ready_FROM_outputter_TO_encoder),\n\t\t\t.int_valid (valid_FROM_encoder_TO_outputter),\n\t\t\t.int_data (data_FROM_encoder_TO_outputter),\n\t\t\t.int_sop (sop_FROM_encoder_TO_outputter),\n\t\t\t.int_eop (eop_FROM_encoder_TO_outputter),\n\t\t\t.enable (1'b1),\n\t\t\t.synced ()\n\t);",
        "alt_vipvfr130_vfr_control_packet_encoder\n\t#(\n\t\t.BITS_PER_SYMBOL(BITS_PER_PIXEL_PER_COLOR_PLANE),\n\t\t.SYMBOLS_PER_BEAT(NUMBER_OF_CHANNELS_IN_PARALLEL))\nencoder\n\t(\t\t\n\t\t.clk(clock),\n\t\t.rst(reset),\n\t\n\t\t\n\t\t.din_ready(ready_FROM_encoder_TO_prc),\n\t\t.din_valid(valid_FROM_prc_TO_encoder),\n\t\t.din_data(data_FROM_prc_TO_encoder),\n\t\t.din_sop(sop_FROM_prc_TO_encoder),\n\t\t.din_eop(eop_FROM_prc_TO_encoder),\n\t\t\n\t\t\n\t\t.dout_ready(ready_FROM_outputter_TO_encoder),\n\t\t.dout_valid(valid_FROM_encoder_TO_outputter),\n\t\t.dout_sop(sop_FROM_encoder_TO_outputter),\n\t\t.dout_eop(eop_FROM_encoder_TO_outputter),\n\t\t.dout_data(data_FROM_encoder_TO_outputter),\n\t\t\n\t\t\n\t\t.do_control_packet(do_control_packet_FROM_controller_TO_encoder),\t\t\n\t\t.width(width_FROM_controller_TO_encoder),\n\t\t.height(height_FROM_controller_TO_encoder),\n\t\t.interlaced(interlaced_FROM_controller_TO_encoder)\t\n\t);",
        "alt_vipvfr130_common_avalon_mm_slave\n  #(\n    \n    .AV_ADDRESS_WIDTH (SLAVE_ADDRESS_REQUIREDWIDTH),\n    \n    .AV_DATA_WIDTH (SLAVE_DATA_REQUIREDWIDTH),\n    \n    .NO_OUTPUTS (1),    \n    \n    \n    .NO_INTERRUPTS (1),\n    \n    \n    \n    \n    .NO_REGISTERS (NO_REGISTERS),\n    .ALLOW_INTERNAL_WRITE (0))\nslave\n  (\n  \t.rst (reset),\n    .clk (clock),\n    \n    \n    .av_address (slave_address),\n    .av_read (slave_read),\n    .av_readdata (slave_readdata),\n    .av_write (slave_write),\n    .av_writedata (slave_writedata),\n    .av_irq (slave_irq),\n    \n    \n    .enable (go_bit_FROM_slave_TO_controller),\n    .clear_enable (1'b0), \n    .triggers (triggers),\n    .registers (registers),\n    .registers_in (registers_in),\n    .registers_write (registers_write),\n    .interrupts (irq_FROM_controller_TO_slave),\n    .stopped (status_bit_zero_FROM_controller_TO_slave)\n  );   ",
        "alt_vipvfr130_vfr_controller #(\n  .CONTROL_PACKET_RESOLUTION_REQUIREDWIDTH(CONTROL_PACKET_RESOLUTION_REQUIREDWIDTH),\n  .CONTROL_PACKET_INTERLACED_REQUIREDWIDTH(CONTROL_PACKET_INTERLACED_REQUIREDWIDTH),\n  .PACKET_ADDRESS_WIDTH(32),\n  .PACKET_SAMPLES_WIDTH(32),\n  .PACKET_WORDS_WIDTH(32))\n  controller(\n\t\t.clock(clock),\n\t\t.reset(reset),\n    \n    .master_address(master_address_FROM_controller_TO_prc),\n    .master_write(master_write_FROM_controller_TO_prc),\n    .master_writedata(master_writedata_FROM_controller_TO_prc),\n\t\t.master_interrupt_recieve(slave_irq_FROM_prc_TO_controller),\n    \n    .go_bit(go_bit_FROM_slave_TO_controller),\n    .running(status_bit_zero_FROM_controller_TO_slave),\n    .frame_complete(irq_FROM_controller_TO_slave),    \n    .next_bank(next_bank_FROM_slave_TO_controller),\n    \n    .ctrl_packet_width_bank0(ctrl_packet_width_bank0_bits_FROM_slave_TO_controller),\n    .ctrl_packet_height_bank0(ctrl_packet_height_bank0_bits_FROM_slave_TO_controller),\n    .ctrl_packet_interlaced_bank0(ctrl_packet_interlaced_bank0_bits_FROM_slave_TO_controller),\n    \n    .vid_packet_base_address_bank0(vid_packet_base_address_bank0_bits_FROM_slave_TO_controller),\n    .vid_packet_samples_bank0(vid_packet_samples_bank0_bits_FROM_slave_TO_controller),\n    .vid_packet_words_bank0(vid_packet_words_bank0_bits_FROM_slave_TO_controller),\n    \n    .ctrl_packet_width_bank1(ctrl_packet_width_bank1_bits_FROM_slave_TO_controller),\n    .ctrl_packet_height_bank1(ctrl_packet_height_bank1_bits_FROM_slave_TO_controller),\n    .ctrl_packet_interlaced_bank1(ctrl_packet_interlaced_bank1_bits_FROM_slave_TO_controller),\n    \n    .vid_packet_base_address_bank1(vid_packet_base_address_bank1_bits_FROM_slave_TO_controller),\n    .vid_packet_samples_bank1(vid_packet_samples_bank1_bits_FROM_slave_TO_controller),\n    .vid_packet_words_bank1(vid_packet_words_bank1_bits_FROM_slave_TO_controller),\n    \n    .width_of_next_vid_packet(width_FROM_controller_TO_encoder),\n    .height_of_next_vid_packet(height_FROM_controller_TO_encoder),\n    .interlaced_of_next_vid_packet(interlaced_FROM_controller_TO_encoder),\n    .do_control_packet(do_control_packet_FROM_controller_TO_encoder)\n  );",
        "  alt_vipvfr130_prc #(\n    .BPS(BITS_PER_PIXEL_PER_COLOR_PLANE),\n    .CHANNELS_IN_PAR(NUMBER_OF_CHANNELS_IN_PARALLEL),\n    .CHANNELS_IN_SEQ(NUMBER_OF_CHANNELS_IN_SEQUENCE),\n    .MAX_WIDTH(MAX_IMAGE_WIDTH),\n    .MAX_HEIGHT(MAX_IMAGE_HEIGHT),\n    .MEM_PORT_WIDTH(MEM_PORT_WIDTH),\n    .RMASTER_FIFO_DEPTH(RMASTER_FIFO_DEPTH),\n    .RMASTER_BURST_TARGET(RMASTER_BURST_TARGET),\n    .CLOCKS_ARE_SEPARATE(CLOCKS_ARE_SEPARATE),\n    .READY_LATENCY(0))\n\tprc(\n\t\t.clock(clock),\n\t\t.reset(reset),\n\t\t\n\t\t\n\t\t.master_av_clock(master_clock),\n\t\t.master_av_reset(master_reset),\n\t\t.master_av_address(master_address),\n\t\t.master_av_burstcount(master_burstcount),\n\t\t.master_av_readdata(master_readdata),\n\t\t.master_av_read(master_read),\n\t\t.master_av_readdatavalid(master_readdatavalid),\n\t\t.master_av_waitrequest(master_waitrequest),\n\t\t\n\t\t\n\t\t.dout_valid(valid_FROM_prc_TO_encoder),\n\t\t.dout_ready(ready_FROM_encoder_TO_prc),\n\t\t.dout_data(data_FROM_prc_TO_encoder),\n\t\t.dout_startofpacket(sop_FROM_prc_TO_encoder),\n\t\t.dout_endofpacket(eop_FROM_prc_TO_encoder),\n\t\t\n\t\t.control_av_address(master_address_FROM_controller_TO_prc),\n\t\t.control_av_write(master_write_FROM_controller_TO_prc),\n\t\t.control_av_writedata(master_writedata_FROM_controller_TO_prc),\n\t\t.control_av_read(),\n\t\t.control_av_readdata(),\n\t\t.control_av_irq(slave_irq_FROM_prc_TO_controller)\n\t);",
        "function integer alt_vipfunc_required_width;\n  input [511:0] value;\n  integer i;\n  begin\n    alt_vipfunc_required_width = 512;\n    for (i=512; i>0; i=i-1) begin\n      if (2**i>value)\n        alt_vipfunc_required_width = i;\n    end\n  end\nendfunction"
    ]
}