
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Dec 10 15:47:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jstrz/ip_repo_slam/interface_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/jstrz/ip_repo_slam/frame_counter_interface_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/slam/corner_detection.ip_user_files/bd/design_1/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstrz/ip_repo_slam'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_1/design_1_axi_smc_1_1.dcp' for cell 'design_1_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.dcp' for cell 'design_1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axis_data_fifo_1_0/design_1_axis_data_fifo_1_0.dcp' for cell 'design_1_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0.dcp' for cell 'design_1_i/dvi2rgb_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_fast_brief_0_0/design_1_fast_brief_0_0.dcp' for cell 'design_1_i/fast_brief_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_feature_matcher_0_0/design_1_feature_matcher_0_0.dcp' for cell 'design_1_i/feature_matcher_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_interface_0_0/design_1_interface_0_0.dcp' for cell 'design_1_i/interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0.dcp' for cell 'design_1_i/rgb2dvi_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rgb_to_grayscale_wra_0_0/design_1_rgb_to_grayscale_wra_0_0.dcp' for cell 'design_1_i/rgb_to_grayscale_wra_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_tristate_0_0/design_1_tristate_0_0.dcp' for cell 'design_1_i/tristate_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_tristate_0_1/design_1_tristate_0_1.dcp' for cell 'design_1_i/tristate_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_0_0/design_1_xpm_cdc_gen_0_0.dcp' for cell 'design_1_i/xpm_cdc_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_0_1/design_1_xpm_cdc_gen_0_1.dcp' for cell 'design_1_i/xpm_cdc_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_1_0/design_1_xpm_cdc_gen_1_0.dcp' for cell 'design_1_i/xpm_cdc_gen_2'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_1_1/design_1_xpm_cdc_gen_1_1.dcp' for cell 'design_1_i/xpm_cdc_gen_3'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_xpm_cdc_gen_3_0/design_1_xpm_cdc_gen_3_0.dcp' for cell 'design_1_i/xpm_cdc_gen_4'
INFO: [Project 1-454] Reading design checkpoint '/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_mem_imp_auto_pc_0/design_1_axi_mem_imp_auto_pc_0.dcp' for cell 'design_1_i/axi_mem/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1896.066 ; gain = 0.000 ; free physical = 10547 ; free virtual = 15286
INFO: [Netlist 29-17] Analyzing 4739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/tristate_0/i' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/tristate_0/i' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/tristate_0/o' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/tristate_0/t' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/tristate_0/t' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/tristate_1/i' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/tristate_1/i' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/tristate_1/o' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'design_1_i/tristate_1/t' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'design_1_i/tristate_1/t' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_refclk'. The XDC file /home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pixclk'. The XDC file /home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_pixclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_1/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/src/rgb2dvi.xdc] for cell 'design_1_i/rgb2dvi_1/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_1/bd_68b9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_1/bd_68b9_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_1/smartconnect.xdc] for cell 'design_1_i/axi_smc_1/inst'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1_1/smartconnect.xdc] for cell 'design_1_i/axi_smc_1/inst'
Parsing XDC File [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[11]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[12]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[13]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[14]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[15]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[16]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[17]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[18]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rpi_gpio_tri_io[19]'. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.srcs/constrs_1/new/base.xdc]
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/src/ila_timing_workaround.xdc] for cell 'design_1_i/dvi2rgb_1/U0'
Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_1/U0'
Finished Parsing XDC File [/home/jstrz/slam/corner_detection.gen/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/src/rgb2dvi_clocks.xdc] for cell 'design_1_i/rgb2dvi_1/U0'
INFO: [Project 1-1714] 56 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2715.062 ; gain = 0.000 ; free physical = 9893 ; free virtual = 14632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2986 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM64M => RAM64M (RAMD64E(x4)): 2976 instances

40 Infos, 21 Warnings, 11 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2715.098 ; gain = 1091.156 ; free physical = 9893 ; free virtual = 14632
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2715.098 ; gain = 0.000 ; free physical = 9863 ; free virtual = 14602

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21325bbda

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2715.098 ; gain = 0.000 ; free physical = 9852 ; free virtual = 14591

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21325bbda

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9514 ; free virtual = 14253

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21325bbda

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9514 ; free virtual = 14253
Phase 1 Initialization | Checksum: 21325bbda

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9514 ; free virtual = 14253

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21325bbda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9513 ; free virtual = 14252

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21325bbda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9505 ; free virtual = 14245
Phase 2 Timer Update And Timing Data Collection | Checksum: 21325bbda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9505 ; free virtual = 14245

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 85 pins
INFO: [Opt 31-138] Pushed 21 inverter(s) to 76 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14527ec2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9497 ; free virtual = 14236
Retarget | Checksum: 14527ec2d
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 150 cells
INFO: [Opt 31-1021] In phase Retarget, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 1a2efb953

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9497 ; free virtual = 14236
Constant propagation | Checksum: 1a2efb953
INFO: [Opt 31-389] Phase Constant propagation created 92 cells and removed 210 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9497 ; free virtual = 14236
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9497 ; free virtual = 14236
Phase 5 Sweep | Checksum: 1a36eafeb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3053.047 ; gain = 0.000 ; free physical = 9497 ; free virtual = 14236
Sweep | Checksum: 1a36eafeb
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 394 cells
INFO: [Opt 31-1021] In phase Sweep, 115 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 3556 load(s) on clock net design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: d2cb8ed1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236
BUFG optimization | Checksum: d2cb8ed1
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: d2cb8ed1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236
Shift Register Optimization | Checksum: d2cb8ed1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ffb20248

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236
Post Processing Netlist | Checksum: ffb20248
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 62 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 203cac71b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3085.062 ; gain = 0.000 ; free physical = 9497 ; free virtual = 14236
Phase 9.2 Verifying Netlist Connectivity | Checksum: 203cac71b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236
Phase 9 Finalization | Checksum: 203cac71b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |             150  |                                             59  |
|  Constant propagation         |              92  |             210  |                                             58  |
|  Sweep                        |               0  |             394  |                                            115  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             62  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 203cac71b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.062 ; gain = 32.016 ; free physical = 9497 ; free virtual = 14236

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 69 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 3 Total Ports: 138
Ending PowerOpt Patch Enables Task | Checksum: 1cf21dcf8

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9093 ; free virtual = 13832
Ending Power Optimization Task | Checksum: 1cf21dcf8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3594.367 ; gain = 509.305 ; free physical = 9093 ; free virtual = 13832

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cf21dcf8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9093 ; free virtual = 13832

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9093 ; free virtual = 13832
Ending Netlist Obfuscation Task | Checksum: 167bfb53b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9093 ; free virtual = 13832
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 21 Warnings, 11 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 3594.367 ; gain = 879.270 ; free physical = 9093 ; free virtual = 13832
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9084 ; free virtual = 13824
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9084 ; free virtual = 13824
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9080 ; free virtual = 13824
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9080 ; free virtual = 13824
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9080 ; free virtual = 13824
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9080 ; free virtual = 13824
Write Physdb Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9076 ; free virtual = 13820
INFO: [Common 17-1381] The checkpoint '/home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9054 ; free virtual = 13801
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d13ced3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9054 ; free virtual = 13801
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9054 ; free virtual = 13801

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9c74f00b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9055 ; free virtual = 13802

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12dbd3d6e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9057 ; free virtual = 13804

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12dbd3d6e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9057 ; free virtual = 13804
Phase 1 Placer Initialization | Checksum: 12dbd3d6e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9057 ; free virtual = 13804

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 868dca67

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9082 ; free virtual = 13829

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 79637306

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9081 ; free virtual = 13828

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 79637306

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9081 ; free virtual = 13828

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 16f9f3eb3

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9111 ; free virtual = 13858

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: dfbf6f8b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9111 ; free virtual = 13858

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 600 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 223 nets or LUTs. Breaked 0 LUT, combined 223 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9111 ; free virtual = 13858

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            223  |                   223  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            223  |                   223  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 22bed4448

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9111 ; free virtual = 13858
Phase 2.5 Global Place Phase2 | Checksum: 29275593b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9112 ; free virtual = 13859
Phase 2 Global Placement | Checksum: 29275593b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9112 ; free virtual = 13859

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23b058e5b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9112 ; free virtual = 13859

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24e15f211

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9110 ; free virtual = 13857

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e3eebf5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9110 ; free virtual = 13857

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f18d1f7a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9110 ; free virtual = 13857

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23fa0c8b2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:30 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9104 ; free virtual = 13851

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e6246252

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9104 ; free virtual = 13851

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14a9d64bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9104 ; free virtual = 13851
Phase 3 Detail Placement | Checksum: 14a9d64bf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:31 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9104 ; free virtual = 13851

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 198a37987

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.655 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a01f245a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9102 ; free virtual = 13849
INFO: [Place 46-33] Processed net design_1_i/rgb_to_grayscale_wra_0/inst/vde_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: fec45457

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845
Phase 4.1.1.1 BUFG Insertion | Checksum: 198a37987

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.655. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: cf60ca6b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845
Phase 4.1 Post Commit Optimization | Checksum: cf60ca6b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: cf60ca6b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: cf60ca6b

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845
Phase 4.3 Placer Reporting | Checksum: cf60ca6b

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a5a49f8

Time (s): cpu = 00:01:08 ; elapsed = 00:00:36 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845
Ending Placer Task | Checksum: 12f11ed7c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:37 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9098 ; free virtual = 13845
109 Infos, 21 Warnings, 11 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:38 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9099 ; free virtual = 13846
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9077 ; free virtual = 13824
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9084 ; free virtual = 13831
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9075 ; free virtual = 13829
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9037 ; free virtual = 13825
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9037 ; free virtual = 13825
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9037 ; free virtual = 13825
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9037 ; free virtual = 13828
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9037 ; free virtual = 13829
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9037 ; free virtual = 13829
INFO: [Common 17-1381] The checkpoint '/home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9079 ; free virtual = 13835
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.655 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 21 Warnings, 11 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9068 ; free virtual = 13831
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9031 ; free virtual = 13829
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9031 ; free virtual = 13829
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9031 ; free virtual = 13829
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9031 ; free virtual = 13831
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9031 ; free virtual = 13832
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9031 ; free virtual = 13832
INFO: [Common 17-1381] The checkpoint '/home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d36c8a5 ConstDB: 0 ShapeSum: fbe1b1e7 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: e35f62ce | NumContArr: e8aa3f0f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 3515b9717

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9070 ; free virtual = 13836

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3515b9717

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9070 ; free virtual = 13836

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3515b9717

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9076 ; free virtual = 13842
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f3963b17

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9057 ; free virtual = 13823
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=-0.330 | THS=-97.118|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 23398a921

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9050 ; free virtual = 13816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.666  | TNS=0.000  | WHS=-0.107 | THS=-1.000 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 23398a921

Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9050 ; free virtual = 13816

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 23398a921

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9050 ; free virtual = 13816

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00248524 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23696
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23696
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 228112bfd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9050 ; free virtual = 13816

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 228112bfd

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3594.367 ; gain = 0.000 ; free physical = 9050 ; free virtual = 13816

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a493fbfb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8798 ; free virtual = 13564
Phase 4 Initial Routing | Checksum: 1a493fbfb

Time (s): cpu = 00:00:58 ; elapsed = 00:00:24 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8797 ; free virtual = 13563

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2085
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.539  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2825f4ea9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:34 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8801 ; free virtual = 13567

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.539  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2b5a37e7e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568
Phase 5 Rip-up And Reroute | Checksum: 2b5a37e7e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2b5a37e7e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2b5a37e7e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568
Phase 6 Delay and Skew Optimization | Checksum: 2b5a37e7e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.671  | TNS=0.000  | WHS=0.042  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2959b2464

Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568
Phase 7 Post Hold Fix | Checksum: 2959b2464

Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 17.6306 %
  Global Horizontal Routing Utilization  = 17.95 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2959b2464

Time (s): cpu = 00:01:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8802 ; free virtual = 13568

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2959b2464

Time (s): cpu = 00:01:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8801 ; free virtual = 13567

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 22344cda7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8804 ; free virtual = 13570

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 22344cda7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8804 ; free virtual = 13570

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.671  | TNS=0.000  | WHS=0.042  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 22344cda7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8804 ; free virtual = 13570
Total Elapsed time in route_design: 36.15 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2478562dc

Time (s): cpu = 00:01:24 ; elapsed = 00:00:36 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8804 ; free virtual = 13570
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2478562dc

Time (s): cpu = 00:01:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8806 ; free virtual = 13572

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 21 Warnings, 11 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:37 . Memory (MB): peak = 3741.371 ; gain = 147.004 ; free physical = 8806 ; free virtual = 13572
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
153 Infos, 23 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 3797.398 ; gain = 56.027 ; free physical = 8762 ; free virtual = 13553
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8755 ; free virtual = 13554
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8702 ; free virtual = 13534
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8702 ; free virtual = 13534
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8681 ; free virtual = 13520
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8681 ; free virtual = 13523
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8681 ; free virtual = 13523
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3797.398 ; gain = 0.000 ; free physical = 8681 ; free virtual = 13523
INFO: [Common 17-1381] The checkpoint '/home/jstrz/slam/corner_detection.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/fast_brief_0/inst/mod/sync_delay_inst/xpm_fifo_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/fast_brief_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 23 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 4020.652 ; gain = 39.164 ; free physical = 8463 ; free virtual = 13271
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 15:50:10 2025...
