<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:35.405-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_BREADY' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.316-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.297-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.278-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.259-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.234-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.216-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.197-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.178-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.158-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.140-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.116-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.087-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1437_13/m_axi_gmem_out_AWVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:33.068-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARUSER' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.261-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARREGION' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.226-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARQOS' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.212-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARPROT' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.196-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARCACHE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.180-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARLOCK' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.165-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARBURST' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.148-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARSIZE' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.131-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARLEN' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.112-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.090-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARADDR' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.075-0700" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4/m_axi_gmem_in_ARVALID' to 0." projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:30.060-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_7', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:26.930-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_5', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:26.829-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_3', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:26.789-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7' (loop 'VITIS_LOOP_1409_5_VITIS_LOOP_1410_6_VITIS_LOOP_1411_7'): Unable to schedule 'load' operation ('exp_out_load_1', lane_seg_hls/lane_seg_support.cpp:1418) on array 'exp_out' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'exp_out'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:26.765-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' (loop 'VITIS_LOOP_1395_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1396', lane_seg_hls/lane_seg_support.cpp:1396) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1396 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1396) on local variable 'sum'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:25.494-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'enc14_ir13_Pipeline_VITIS_LOOP_1395_4' (loop 'VITIS_LOOP_1395_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_3_write_ln1396', lane_seg_hls/lane_seg_support.cpp:1396) of variable 'sum', lane_seg_hls/lane_seg_support.cpp:1396 on local variable 'sum' and 'load' operation ('sum_3_load', lane_seg_hls/lane_seg_support.cpp:1396) on local variable 'sum'.&#xD;&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:25.461-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1435_12' (lane_seg_hls/lane_seg_support.cpp:1435:33) in function 'enc14_ir13' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:24.863-0700" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1393_3' (lane_seg_hls/lane_seg_support.cpp:1393:32) in function 'enc14_ir13' the outer loop is not a perfect loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="lane_seg_hls" solutionName="lane_seg" date="2025-09-23T22:13:24.810-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
