[
  {
    "id": "cb3da080-d207-472e-9e9a-edc9b29f67e6",
    "human_readable_id": 0,
    "title": "i2c",
    "type": "MODULE",
    "description": "Verilog module i2c is defined in line 2",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "28933fa7-8817-46b6-a8da-8f70e62eb81c",
    "human_readable_id": 1,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port PCLK is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 3 to line 3. The direction is input,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:3:3",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0ce44884-d9c7-4599-8b16-15a3c5bda1bc",
    "human_readable_id": 2,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port PRESETn is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 4 to line 4. The direction is input,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:4:4",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "69ba28ff-1e7f-4aa4-8bbb-e0afc2a5c2ef",
    "human_readable_id": 3,
    "title": "PADDR",
    "type": "PORT",
    "description": "Verilog port PADDR is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 5 to line 5. The direction is input,the most significant bit is 31,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:5:5",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c1aff6e9-9c92-4c7a-a24d-c762440cc17a",
    "human_readable_id": 4,
    "title": "PWDATA",
    "type": "PORT",
    "description": "Verilog port PWDATA is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 6 to line 6. The direction is input,the most significant bit is 31,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:6:6",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ed02a605-12d8-4bda-8ede-15511a9f21e8",
    "human_readable_id": 5,
    "title": "PWRITE",
    "type": "PORT",
    "description": "Verilog port PWRITE is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 7 to line 7. The direction is input,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:7:7",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "35de3d34-11d1-4692-a6c4-5db24d7d0f9a",
    "human_readable_id": 6,
    "title": "PSELx",
    "type": "PORT",
    "description": "Verilog port PSELx is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 8 to line 8. The direction is input,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:8:8",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f7c8f7e9-4b74-4887-a772-fa5943224381",
    "human_readable_id": 7,
    "title": "PENABLE",
    "type": "PORT",
    "description": "Verilog port PENABLE is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 9 to line 9. The direction is input,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Input.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:9:9",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a8ac995e-4011-492f-9f5c-cbf14b8f7eb6",
    "human_readable_id": 8,
    "title": "PREADY",
    "type": "PORT",
    "description": "Verilog port PREADY is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 10 to line 10. The direction is output,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:10:10",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d46d5e4c-210c-4951-917a-27aeeb54d1d7",
    "human_readable_id": 9,
    "title": "PSLVERR",
    "type": "PORT",
    "description": "Verilog port PSLVERR is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 11 to line 11. The direction is output,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:11:11",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c020b86a-270c-4f2e-a13b-47b6ba4c61a4",
    "human_readable_id": 10,
    "title": "INT_RX",
    "type": "PORT",
    "description": "Verilog port INT_RX is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 12 to line 12. The direction is output,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:12:12",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ba5eda14-9aab-4316-9640-381e95af5004",
    "human_readable_id": 11,
    "title": "INT_TX",
    "type": "PORT",
    "description": "Verilog port INT_TX is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 13 to line 13. The direction is output,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:13:13",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e513471e-21af-4b8d-aac2-38eea7f43c2d",
    "human_readable_id": 12,
    "title": "PRDATA",
    "type": "PORT",
    "description": "Verilog port PRDATA is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 14 to line 14. The direction is output,the most significant bit is 31,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:14:14",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5b6379f2-03c1-4f19-8f0c-83e63f0cb457",
    "human_readable_id": 13,
    "title": "SDA_ENABLE",
    "type": "PORT",
    "description": "Verilog port SDA_ENABLE is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 15 to line 15. The direction is output,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:15:15",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b526f505-2039-46a6-beb3-93efa596b6b4",
    "human_readable_id": 14,
    "title": "SCL_ENABLE",
    "type": "PORT",
    "description": "Verilog port SCL_ENABLE is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 16 to line 16. The direction is output,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Output.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:16:16",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "5a3797e2-f5fc-4793-9496-347740efa581",
    "human_readable_id": 15,
    "title": "SDA",
    "type": "PORT",
    "description": "Verilog port SDA is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 17 to line 17. The direction is inout,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Inout.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:17:17",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "469d07aa-8639-4e04-9da0-1b633f01015a",
    "human_readable_id": 16,
    "title": "SCL",
    "type": "PORT",
    "description": "Verilog port SCL is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 18 to line 18. The direction is inout,the most significant bit is 0,the least significant bit is 0,the dimensions is [] and the ast node type is Inout.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:18:18",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "66871f41-46af-4756-bd52-0bc39c9c62e7",
    "human_readable_id": 17,
    "title": "RESET_N",
    "type": "WIRE",
    "description": "Verilog wire RESET_N is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 20 to line 20.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:20:20",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "49a5afec-fd86-4fca-b1ca-bd74d9a8546a",
    "human_readable_id": 18,
    "title": "TX_RD_EN",
    "type": "WIRE",
    "description": "Verilog wire TX_RD_EN is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 22 to line 22.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:22:22",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "54424ef1-0958-446b-85fd-ccc5482bd033",
    "human_readable_id": 19,
    "title": "TX_F_EMPTY",
    "type": "WIRE",
    "description": "Verilog wire TX_F_EMPTY is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 23 to line 23.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:23:23",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "45d66fc4-1079-43d7-a71a-92dbdb9aeb04",
    "human_readable_id": 20,
    "title": "TX_F_FULL",
    "type": "WIRE",
    "description": "Verilog wire TX_F_FULL is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 24 to line 24.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:24:24",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "31f4c937-0934-480a-9972-9bbc9f82d56e",
    "human_readable_id": 21,
    "title": "TX_DATA_IN",
    "type": "WIRE",
    "description": "Verilog wire TX_DATA_IN is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 25 to line 25.The most significant bit is 31,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:25:25",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "69930304-7abe-41ab-aa90-e492ac8da210",
    "human_readable_id": 22,
    "title": "TX_DATA_OUT",
    "type": "WIRE",
    "description": "Verilog wire TX_DATA_OUT is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 26 to line 26.The most significant bit is 31,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:26:26",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a26d0a56-4b7d-4f83-be4f-37df4d5047ec",
    "human_readable_id": 23,
    "title": "TX_WRITE_ENA",
    "type": "WIRE",
    "description": "Verilog wire TX_WRITE_ENA is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 27 to line 27.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:27:27",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "21da603d-a256-46eb-b075-e8c65f133a44",
    "human_readable_id": 24,
    "title": "RX_RD_EN",
    "type": "WIRE",
    "description": "Verilog wire RX_RD_EN is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 28 to line 28.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:28:28",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a525ba00-0be2-4f36-96d2-f6357c349f91",
    "human_readable_id": 25,
    "title": "RX_F_EMPTY",
    "type": "WIRE",
    "description": "Verilog wire RX_F_EMPTY is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 29 to line 29.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:29:29",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "973b161c-0c65-44dc-9f69-33449344d909",
    "human_readable_id": 26,
    "title": "RX_F_FULL",
    "type": "WIRE",
    "description": "Verilog wire RX_F_FULL is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 30 to line 30.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:30:30",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "85700fac-ecbc-4b93-b84e-16d1c054d2e2",
    "human_readable_id": 27,
    "title": "RX_DATA_IN",
    "type": "WIRE",
    "description": "Verilog wire RX_DATA_IN is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 31 to line 31.The most significant bit is 31,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:31:31",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1868d678-f2b5-41fe-b36b-28e8833daaea",
    "human_readable_id": 28,
    "title": "RX_DATA_OUT",
    "type": "WIRE",
    "description": "Verilog wire RX_DATA_OUT is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 32 to line 32.The most significant bit is 31,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:32:32",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "6d9d7bf3-05cd-4f5d-97a8-a0db95a8579d",
    "human_readable_id": 29,
    "title": "RX_WRITE_ENA",
    "type": "WIRE",
    "description": "Verilog wire RX_WRITE_ENA is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 33 to line 33.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:33:33",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cbdf8705-bc5c-46dc-945a-e6e8bbcbc346",
    "human_readable_id": 30,
    "title": "REGISTER_CONFIG",
    "type": "WIRE",
    "description": "Verilog wire REGISTER_CONFIG is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 34 to line 34.The most significant bit is 13,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:34:34",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d6de5ac4-d716-43c1-bcaa-19956397ecbc",
    "human_readable_id": 31,
    "title": "TIMEOUT_CONFIG",
    "type": "WIRE",
    "description": "Verilog wire TIMEOUT_CONFIG is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 35 to line 35.The most significant bit is 13,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:35:35",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "864e0317-e09f-46c9-819a-ac6e1326a6a5",
    "human_readable_id": 32,
    "title": "error",
    "type": "WIRE",
    "description": "Verilog wire error is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 36 to line 36.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:36:36",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9513a0b1-daf2-4282-b462-b7c9ca2e227f",
    "human_readable_id": 33,
    "title": "tx_empty",
    "type": "WIRE",
    "description": "Verilog wire tx_empty is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 37 to line 37.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:37:37",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "73d49e9b-215d-4295-abb8-6a727761603d",
    "human_readable_id": 34,
    "title": "rx_empty",
    "type": "WIRE",
    "description": "Verilog wire rx_empty is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 38 to line 38.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:38:38",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0f26b88c-a1b6-49b5-b2a2-ed9b49e67d15",
    "human_readable_id": 35,
    "title": "w_full",
    "type": "WIRE",
    "description": "Verilog wire w_full is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 39 to line 39.The most significant bit is 0,the least significant bit is 0,the dimensions is [],the value is None and the ast node type is Wire.",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:39:39",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0ae4e8f5-9217-4187-ab1a-48baf8b19434",
    "human_readable_id": 36,
    "title": "fifo:DUT_FIFO_TX",
    "type": "INSTANCE",
    "description": "The instance name is DUT_FIFO_TX and the module name is fifo.Defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 40 to line 48 and the ast node type is Instance.Port connections:[{'portname': 'clock', 'argname': 'PCLK'}, {'portname': 'reset', 'argname': 'RESET_N'}, {'portname': 'wr_en', 'argname': 'TX_WRITE_ENA'}, {'portname': 'rd_en', 'argname': 'TX_RD_EN'}, {'portname': 'data_in', 'argname': 'TX_DATA_IN'}, {'portname': 'f_full', 'argname': 'w_full'}, {'portname': 'f_empty', 'argname': 'TX_F_EMPTY'}, {'portname': 'data_out', 'argname': 'TX_DATA_OUT'}].Parameter overrides:[].Instance array:{'msb': 0, 'lsb': 0}",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:40:48",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b532af91-b8b4-4c8e-95e8-b6f727911d02",
    "human_readable_id": 37,
    "title": "fifo:DUT_FIFO_RX",
    "type": "INSTANCE",
    "description": "The instance name is DUT_FIFO_RX and the module name is fifo.Defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 51 to line 59 and the ast node type is Instance.Port connections:[{'portname': 'clock', 'argname': 'PCLK'}, {'portname': 'reset', 'argname': 'RESET_N'}, {'portname': 'wr_en', 'argname': 'RX_WRITE_ENA'}, {'portname': 'rd_en', 'argname': 'RX_RD_EN'}, {'portname': 'data_in', 'argname': 'RX_DATA_IN'}, {'portname': 'f_full', 'argname': 'RX_F_FULL'}, {'portname': 'f_empty', 'argname': 'RX_F_EMPTY'}, {'portname': 'data_out', 'argname': 'RX_DATA_OUT'}].Parameter overrides:[].Instance array:{'msb': 0, 'lsb': 0}",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:51:59",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0da4fef7-69b5-4d42-b0fd-0a986cd8359d",
    "human_readable_id": 38,
    "title": "apb:DUT_APB",
    "type": "INSTANCE",
    "description": "The instance name is DUT_APB and the module name is apb.Defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 61 to line 82 and the ast node type is Instance.Port connections:[{'portname': 'PCLK', 'argname': 'PCLK'}, {'portname': 'PRESETn', 'argname': 'PRESETn'}, {'portname': 'PADDR', 'argname': 'PADDR'}, {'portname': 'PRDATA', 'argname': 'PRDATA'}, {'portname': 'PWDATA', 'argname': 'PWDATA'}, {'portname': 'PWRITE', 'argname': 'PWRITE'}, {'portname': 'PSELx', 'argname': 'PSELx'}, {'portname': 'PENABLE', 'argname': 'PENABLE'}, {'portname': 'PREADY', 'argname': 'PREADY'}, {'portname': 'PSLVERR', 'argname': 'PSLVERR'}, {'portname': 'READ_DATA_ON_RX', 'argname': 'RX_DATA_OUT'}, {'portname': 'INTERNAL_I2C_REGISTER_CONFIG', 'argname': 'REGISTER_CONFIG'}, {'portname': 'INTERNAL_I2C_REGISTER_TIMEOUT', 'argname': 'TIMEOUT_CONFIG'}, {'portname': 'INT_RX', 'argname': 'INT_RX'}, {'portname': 'WR_ENA', 'argname': 'TX_WRITE_ENA'}, {'portname': 'WRITE_DATA_ON_TX', 'argname': 'TX_DATA_IN'}, {'portname': 'RD_ENA', 'argname': 'RX_RD_EN'}, {'portname': 'INT_TX', 'argname': 'INT_TX'}, {'portname': 'TX_EMPTY', 'argname': 'tx_empty'}, {'portname': 'RX_EMPTY', 'argname': 'rx_empty'}, {'portname': 'ERROR', 'argname': 'error'}].Parameter overrides:[].Instance array:{'msb': 0, 'lsb': 0}",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:61:82",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "ae045af4-39d6-49e3-818e-2a6d016ea0b8",
    "human_readable_id": 39,
    "title": "module_i2c:DUT_I2C_INTERNAL_RX_TX",
    "type": "INSTANCE",
    "description": "The instance name is DUT_I2C_INTERNAL_RX_TX and the module name is module_i2c.Defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 84 to line 103 and the ast node type is Instance.Port connections:[{'portname': 'PCLK', 'argname': 'PCLK'}, {'portname': 'PRESETn', 'argname': 'PRESETn'}, {'portname': 'fifo_rx_wr_en', 'argname': 'RX_WRITE_ENA'}, {'portname': 'fifo_rx_f_empty', 'argname': 'RX_F_EMPTY'}, {'portname': 'fifo_rx_data_in', 'argname': 'RX_DATA_IN'}, {'portname': 'fifo_rx_f_full', 'argname': 'RX_F_FULL'}, {'portname': 'fifo_tx_f_full', 'argname': 'TX_F_FULL'}, {'portname': 'fifo_tx_f_empty', 'argname': 'TX_F_EMPTY'}, {'portname': 'fifo_tx_rd_en', 'argname': 'TX_RD_EN'}, {'portname': 'fifo_tx_data_out', 'argname': 'TX_DATA_OUT'}, {'portname': 'DATA_CONFIG_REG', 'argname': 'REGISTER_CONFIG'}, {'portname': 'TIMEOUT_TX', 'argname': 'TIMEOUT_CONFIG'}, {'portname': 'RX_EMPTY', 'argname': 'rx_empty'}, {'portname': 'TX_EMPTY', 'argname': 'tx_empty'}, {'portname': 'ERROR', 'argname': 'error'}, {'portname': 'ENABLE_SDA', 'argname': 'SDA_ENABLE'}, {'portname': 'ENABLE_SCL', 'argname': 'SCL_ENABLE'}, {'portname': 'SDA', 'argname': 'SDA'}, {'portname': 'SCL', 'argname': 'SCL'}].Parameter overrides:[].Instance array:{'msb': 0, 'lsb': 0}",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:84:103",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "541a00ac-7e27-4948-b8d1-677a958ae595",
    "human_readable_id": 40,
    "title": "RESET_N",
    "type": "ASSIGN",
    "description": "The assign sentense is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 21 to line 21 and the ast node type is Assign.The left hand side is RESET_N and the right hand side is ((PRESETn == 0))? 1'b1:1'b0.The left hand delay is None and the right hand delay is None",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:21:21",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cc45bbc5-7383-4219-9e5f-3f4cb36f92d8",
    "human_readable_id": 41,
    "title": "TX_F_FULL",
    "type": "ASSIGN",
    "description": "The assign sentense is defined in i2c in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v from line 50 to line 50 and the ast node type is Assign.The left hand side is TX_F_FULL and the right hand side is w_full.The left hand delay is None and the right hand delay is None",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\i2c.v:50:50",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  }
]