# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SLURM_JOB_USER=ziyuanwang
SLURM_TASKS_PER_NODE=1
SLURM_JOB_UID=1255
SLURM_TASK_PID=1751019
RDI_APPROOT=/tools/Xilinx/Vitis/2021.2
PLATFORM=xilinx_u280_xdma_201920_3
RDI_JAVA_PLATFORM=
SLURM_LOCALID=0
SLURM_SUBMIT_DIR=/home/ziyuanwang
HOSTNAME=hacc-gpu0
LANGUAGE=en_US:en
SLURMD_NODENAME=hacc-gpu0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2021.2/bin
LC_ADDRESS=en_US.UTF-8
XILINX_VIVADO=/tools/Xilinx/Vivado/2021.2
LC_NAME=en_US.UTF-8
RDI_OPT_EXT=.o
RDI_INSTALLVER=2021.2
RDI_INSTALLROOT=/tools/Xilinx
SLURM_NODE_ALIASES=(null)
SLURM_CLUSTER_NAME=hacc
SLURM_CPUS_ON_NODE=1
RDI_PATCHROOT=
LC_MONETARY=en_US.UTF-8
XILINX_XRT=/home/opt/xilinx/xrt
SLURM_JOB_CPUS_PER_NODE=1
XIL_NO_OVERRIDE=0
ENV=/usr/share/modules/init/profile.sh
RDI_LIBDIR=/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o
PWD=/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random
SLURM_GTIDS=0
LOGNAME=ziyuanwang
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
SLURM_JOB_PARTITION=cpu_only
MODULESHOME=/usr/share/modules
MANPATH=:
MAKEOVERRIDES=${-*-command-variables-*-}
SLURM_JOB_NUM_NODES=1
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2021.2/bin
SLURM_JOBID=41133
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/ziyuanwang
SYNTH_COMMON=/tools/Xilinx/Vitis/2021.2/scripts/rt/data
LC_PAPER=en_US.UTF-8
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
SLURM_PROCID=0
PLATFORM_REPO_PATHS=/opt/xilinx/platforms
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2021.2
TMPDIR=/tmp
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
RDI_PROG=/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
SLURM_TOPOLOGY_ADDR=hacc-gpu0
SSH_CONNECTION=95.90.212.193 35250 192.168.122.65 22
RT_TCL_PATH=/tools/Xilinx/Vitis/2021.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/tools/Xilinx/Vitis/2021.2
SLURM_TOPOLOGY_ADDR_PATTERN=node
MODULEPATH_modshare=/etc/environment-modules/modules:1:/usr/share/modules/$MODULE_VERSION/modulefiles:1:/usr/share/modules/modulefiles:1:/usr/share/modules/versions:1
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- PLATFORM=xilinx_u280_xdma_201920_3 TARGET=hw
SLURM_WORKING_CLUSTER=hacc:hacchead:6817:9472:109
PYTHONPATH=/home/opt/xilinx/xrt/python
LC_IDENTIFICATION=en_US.UTF-8
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=ziyuanwang
SLURM_NODELIST=hacc-gpu0
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2021.2
ENVIRONMENT=BATCH
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2021.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
LOADEDMODULES=
RDI_DATADIR=/tools/Xilinx/Vitis/2021.2/data
SLURM_PRIO_PROCESS=0
SHLVL=4
SLURM_NNODES=1
BASH_ENV=/usr/share/modules/init/bash
MAKELEVEL=1
LC_TELEPHONE=en_US.UTF-8
LC_MESSAGES=en_US.UTF-8
LC_MEASUREMENT=en_US.UTF-8
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2021.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=11112
SLURM_SUBMIT_HOST=hacchead
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/home/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2021.2/lib/lnx64.o:/home/opt/xilinx/xrt/lib:/tools/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
LC_CTYPE=en_US.UTF-8
XDG_RUNTIME_DIR=/run/user/1255
SLURM_JOB_ID=41133
SLURM_NODEID=0
SSH_CLIENT=95.90.212.193 35250 22
LC_TIME=en_US.UTF-8
TCL_LIBRARY=/tools/Xilinx/Vitis/2021.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
LC_COLLATE=en_US.UTF-8
XDG_DATA_DIRS=/usr/local/share:/usr/share:/var/lib/snapd/desktop
SLURM_CONF=/usr/local/etc/slurm.conf
PATH=/tools/Xilinx/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2021.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.2/bin:/tools/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2021.2/bin:/tools/Xilinx/Vitis_HLS/2021.2/bin:/tools/Xilinx/Vitis/2021.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2021.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2021.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2021.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2021.2/aietools/bin:/home/opt/xilinx/xrt/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
SLURM_JOB_NAME=bash.sh
RT_LIBPATH=/tools/Xilinx/Vitis/2021.2/scripts/rt/data
MODULEPATH=/etc/environment-modules/modules:/usr/share/modules/versions:/usr/share/modules/$MODULE_VERSION/modulefiles:/usr/share/modules/modulefiles
HDI_APPROOT=/tools/Xilinx/Vitis/2021.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1255/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/1
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2021.2/tps/isl
SLURM_JOB_GID=1255
LC_NUMERIC=en_US.UTF-8
XILINX_VITIS=/tools/Xilinx/Vitis/2021.2
OLDPWD=/tools/Xilinx/Vitis/2021.2/bin
SLURM_JOB_NODELIST=hacc-gpu0
TARGET=hw
MODULES_CMD=/usr/lib/x86_64-linux-gnu/modulecmd.tcl
BASH_FUNC_switchml%%=() {  typeset swfound=1;
 if [ "${MODULES_USE_COMPAT_VERSION:-0}" = '1' ]; then
 typeset swname='main';
 if [ -e /usr/lib/x86_64-linux-gnu/modulecmd.tcl ]; then
 typeset swfound=0;
 unset MODULES_USE_COMPAT_VERSION;
 fi;
 else
 typeset swname='compatibility';
 if [ -e /usr/lib/x86_64-linux-gnu/modulecmd-compat ]; then
 typeset swfound=0;
 MODULES_USE_COMPAT_VERSION=1;
 export MODULES_USE_COMPAT_VERSION;
 fi;
 fi;
 if [ $swfound -eq 0 ]; then
 echo "Switching to Modules $swname version";
 source /usr/share/modules/init/bash;
 else
 echo "Cannot switch to Modules $swname version, command not found";
 return 1;
 fi
}
BASH_FUNC_module%%=() {  _module_raw "$@" 2>&1
}
BASH_FUNC__module_raw%%=() {  unset _mlshdbg;
 if [ "${MODULES_SILENT_SHELL_DEBUG:-0}" = '1' ]; then
 case "$-" in 
 *v*x*)
 set +vx;
 _mlshdbg='vx'
 ;;
 *v*)
 set +v;
 _mlshdbg='v'
 ;;
 *x*)
 set +x;
 _mlshdbg='x'
 ;;
 *)
 _mlshdbg=''
 ;;
 esac;
 fi;
 unset _mlre _mlIFS;
 if [ -n "${IFS+x}" ]; then
 _mlIFS=$IFS;
 fi;
 IFS=' ';
 for _mlv in ${MODULES_RUN_QUARANTINE:-};
 do
 if [ "${_mlv}" = "${_mlv##*[!A-Za-z0-9_]}" -a "${_mlv}" = "${_mlv#[0-9]}" ]; then
 if [ -n "`eval 'echo ${'$_mlv'+x}'`" ]; then
 _mlre="${_mlre:-}${_mlv}_modquar='`eval 'echo ${'$_mlv'}'`' ";
 fi;
 _mlrv="MODULES_RUNENV_${_mlv}";
 _mlre="${_mlre:-}${_mlv}='`eval 'echo ${'$_mlrv':-}'`' ";
 fi;
 done;
 if [ -n "${_mlre:-}" ]; then
 eval `eval ${_mlre}/usr/bin/tclsh8.6 /usr/lib/x86_64-linux-gnu/modulecmd.tcl bash '"$@"'`;
 else
 eval `/usr/bin/tclsh8.6 /usr/lib/x86_64-linux-gnu/modulecmd.tcl bash "$@"`;
 fi;
 _mlstatus=$?;
 if [ -n "${_mlIFS+x}" ]; then
 IFS=$_mlIFS;
 else
 unset IFS;
 fi;
 unset _mlre _mlv _mlrv _mlIFS;
 if [ -n "${_mlshdbg:-}" ]; then
 set -$_mlshdbg;
 fi;
 unset _mlshdbg;
 return $_mlstatus
}
_=/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43849
XILINX_CD_SESSION=824849d4-bd1e-4acc-8406-7bf3eb1bf844
XILINX_RS_PORT=45983
XILINX_RS_SESSION=c27ede80-bfb1-45e0-b2c3-c32ea66cf691


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ -l --save-temps -t hw --platform xilinx_u280_xdma_201920_3 --temp_dir ./_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3 --config ./krnl_vaddmul.cfg -o./build_dir_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin _x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo 

FINAL PROGRAM OPTIONS
--config ./krnl_vaddmul.cfg
--connectivity.nk krnl_vaddmul:4
--connectivity.sp krnl_vaddmul_1.in1:HBM[0]
--connectivity.sp krnl_vaddmul_1.in2:HBM[1]
--connectivity.sp krnl_vaddmul_1.out_add:HBM[2]
--connectivity.sp krnl_vaddmul_1.out_mul:HBM[3]
--connectivity.sp krnl_vaddmul_2.in1:HBM[4]
--connectivity.sp krnl_vaddmul_2.in2:HBM[5]
--connectivity.sp krnl_vaddmul_2.out_add:HBM[6]
--connectivity.sp krnl_vaddmul_2.out_mul:HBM[7]
--connectivity.sp krnl_vaddmul_3.in1:HBM[8]
--connectivity.sp krnl_vaddmul_3.in2:HBM[9]
--connectivity.sp krnl_vaddmul_3.out_add:HBM[10]
--connectivity.sp krnl_vaddmul_3.out_mul:HBM[11]
--connectivity.sp krnl_vaddmul_4.in1:HBM[12]
--connectivity.sp krnl_vaddmul_4.in2:HBM[13]
--connectivity.sp krnl_vaddmul_4.out_add:HBM[14]
--connectivity.sp krnl_vaddmul_4.out_mul:HBM[15]
--input_files _x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo
--link
--optimize 0
--output ./build_dir_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
--platform xilinx_u280_xdma_201920_3
--report_level 0
--save-temps
--target hw
--temp_dir ./_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3

PARSED COMMAND LINE OPTIONS
-l 
--save-temps 
-t hw 
--platform xilinx_u280_xdma_201920_3 
--temp_dir ./_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3 
--config ./krnl_vaddmul.cfg 
-o./build_dir_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin 
_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo 

PARSED CONFIG FILE (1) OPTIONS
file: ./krnl_vaddmul.cfg
connectivity.sp krnl_vaddmul_1.in1:HBM[0] 
connectivity.sp krnl_vaddmul_1.in2:HBM[1] 
connectivity.sp krnl_vaddmul_1.out_add:HBM[2] 
connectivity.sp krnl_vaddmul_1.out_mul:HBM[3] 
connectivity.sp krnl_vaddmul_2.in1:HBM[4] 
connectivity.sp krnl_vaddmul_2.in2:HBM[5] 
connectivity.sp krnl_vaddmul_2.out_add:HBM[6] 
connectivity.sp krnl_vaddmul_2.out_mul:HBM[7] 
connectivity.sp krnl_vaddmul_3.in1:HBM[8] 
connectivity.sp krnl_vaddmul_3.in2:HBM[9] 
connectivity.sp krnl_vaddmul_3.out_add:HBM[10] 
connectivity.sp krnl_vaddmul_3.out_mul:HBM[11] 
connectivity.sp krnl_vaddmul_4.in1:HBM[12] 
connectivity.sp krnl_vaddmul_4.in2:HBM[13] 
connectivity.sp krnl_vaddmul_4.out_add:HBM[14] 
connectivity.sp krnl_vaddmul_4.out_mul:HBM[15] 
connectivity.nk krnl_vaddmul:4 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 09 Nov 2024 21:13:41
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 09 Nov 2024 21:14:01
output: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml
------------------------------------------
step: running system_link
timestamp: 09 Nov 2024 21:14:04
cmd: /tools/Xilinx/Vitis/2021.2/bin/system_link --xo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.xo -keep --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 09 Nov 2024 21:15:20
cmd: /tools/Xilinx/Vitis/2021.2/bin/cf2sw -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw.rtd -nofilter /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/cf2sw_full.rtd -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 09 Nov 2024 21:15:30
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 09 Nov 2024 21:15:36
cmd: /tools/Xilinx/Vitis/2021.2/bin/vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache -s --output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int --log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/logs/link --report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/reports/link --config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini -k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link --no-info --iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 --messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
Vivado Log File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random
misc=BinaryName=krnl_vaddmul.link
[connectivity]
nk=krnl_vaddmul:4:krnl_vaddmul_1.krnl_vaddmul_2.krnl_vaddmul_3.krnl_vaddmul_4
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=krnl_vaddmul.link
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random
--config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini
--connectivity.nk krnl_vaddmul:4:krnl_vaddmul_1.krnl_vaddmul_2.krnl_vaddmul_3.krnl_vaddmul_4
--input_file /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl
--iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0
--kernels /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat
--log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/logs/link
--messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb
--no-info
--output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int
--platform xilinx_u280_xdma_201920_3
--remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache
--report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/reports/link
--save_temps
--target hw
--temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u280_xdma_201920_3 
--remote_ip_cache /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache 
-s 
--output_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int 
--log_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/logs/link 
--report_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/reports/link 
--config /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini 
-k /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link 
--no-info 
--iprepo /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0 
--messageDb /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/run_link/vpl.pb 
/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random 
advanced.misc BinaryName=krnl_vaddmul.link 
connectivity.nk krnl_vaddmul:4:krnl_vaddmul_1.krnl_vaddmul_2.krnl_vaddmul_3.krnl_vaddmul_4 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 09 Nov 2024 21:45:42
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 09 November 2024 21:46:12
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 09 November 2024 21:46:12
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 09 November 2024 21:46:13
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: vpl.tcl:1177
   timestamp: 09 November 2024 21:46:13
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:787
   timestamp: 09 November 2024 21:46:13
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked.dcp
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 09 November 2024 21:46:46
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 09 November 2024 21:46:46
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 09 November 2024 21:46:46
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 09 November 2024 21:46:47
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2307
   timestamp: 09 November 2024 21:46:50
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/.ipcache
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2317
   timestamp: 09 November 2024 21:46:52
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:1979
   timestamp: 09 November 2024 21:46:52
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:193
   timestamp: 09 November 2024 22:14:08
   -----------------------
   VPL internal step: report locked IPs
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:3019
   timestamp: 09 November 2024 22:20:11
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:216
   timestamp: 09 November 2024 22:20:11
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:233
   timestamp: 09 November 2024 22:21:18
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2623
   timestamp: 09 November 2024 22:21:29
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:279
   timestamp: 09 November 2024 22:21:30
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:291
   timestamp: 09 November 2024 22:21:31
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: vpl.tcl:2113
   timestamp: 09 November 2024 22:21:31
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:301
   timestamp: 09 November 2024 22:21:32
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:305
   timestamp: 09 November 2024 22:21:40
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:331
   timestamp: 09 November 2024 22:21:41
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2155
   timestamp: 09 November 2024 22:30:51
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2383
   timestamp: 09 November 2024 22:32:06
   -----------------------
   VPL internal step: add_files /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 09 November 2024 22:32:06
   -----------------------
   VPL internal step: move_files [get_files /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2402
   timestamp: 09 November 2024 22:32:07
   -----------------------
   VPL internal step: read_xdc /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/dont_partition.xdc
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:4280
   timestamp: 09 November 2024 22:32:07
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:3663
   timestamp: 09 November 2024 22:32:07
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 09 November 2024 22:32:08
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 09 November 2024 22:32:13
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 09 November 2024 22:32:14
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:385
   timestamp: 09 November 2024 22:32:14
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:444
   timestamp: 09 November 2024 22:32:34
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:488
   timestamp: 09 November 2024 22:32:36
   -----------------------
   VPL internal step: generating resource usage report '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/resource.json'
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:5081
   timestamp: 09 November 2024 22:43:50
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/generated_reports.log'
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2879
   timestamp: 09 November 2024 22:43:50
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 09 November 2024 22:43:50
   -----------------------
   VPL internal step: launched run pfm_dynamic_krnl_vaddmul_2_0_synth_1
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 09 November 2024 22:43:50
   -----------------------
   VPL internal step: launched run pfm_dynamic_krnl_vaddmul_3_0_synth_1
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 09 November 2024 22:43:50
   -----------------------
   VPL internal step: launched run pfm_dynamic_krnl_vaddmul_4_0_synth_1
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 09 November 2024 22:43:51
   -----------------------
   VPL internal step: launched run pfm_dynamic_krnl_vaddmul_1_0_synth_1
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 09 November 2024 22:43:51
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:558
   timestamp: 09 November 2024 22:43:51
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/output/generated_reports.log'
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:898
   timestamp: 10 November 2024 02:06:25
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/ocl_util.tcl:1530
   timestamp: 10 November 2024 02:06:25
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 10 Nov 2024 02:06:37
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 10 Nov 2024 02:06:37
cmd: cf2sw -a /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/address_map.xml -sdsl /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/sdsl.dat -xclbin /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/xclbin_orig.xml -rtd /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd -o /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 10 Nov 2024 02:06:43
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 10 Nov 2024 02:06:44
cmd: /tools/Xilinx/Vitis/2021.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.rtd --append-section :JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_xml.rtd --add-section BUILD_METADATA:JSON:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/krnl_vaddmul.link.xml --add-section SYSTEM_METADATA:RAW:/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/link/int/systemDiagramModelSlrBaseAddress.json --output /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/./build_dir_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 10 Nov 2024 02:06:45
cmd: /tools/Xilinx/Vitis/2021.2/bin/xclbinutil --quiet --force --info /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/./build_dir_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin.info --input /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/./build_dir_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/krnl_vaddmul.link.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 10 Nov 2024 02:06:46
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 10 Nov 2024 02:06:47
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 10 Nov 2024 02:06:47
output: /home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_4core_addadd_33.hw.xilinx_u280_xdma_201920_3/reports/link/system_estimate_krnl_vaddmul.link.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 10 Nov 2024 02:06:47
