#summary One-sentence summary of this page.

= Introduction =

Power management for LPC2138

= Details =

Add your content here.  Format your content with:
  * Text in *bold* or _italic_
  * Headings, paragraphs, and lists
  * Automatic links to other wiki pages


1.Clocks and PLL

The relationship betwwen power consumption and PCLK is linear.
Running in Flash is power saving than SRAM.
The lowest power consumption results form Thumb state.
When the 10MHZ <>
*Timer/PWM------------------24uA
*ADC--------------------------10uA
*UART(receive)--------------30uA
*I2C---------------------------10uA
*SPI---------------------------8.5uA

2.Power down

idle mode : core inactive ,all perpheral active, interrupt can be terminate idle mode.
power down mode : oscillator shutdown. register and SRAM presessor.
terminated by reset and specific interrupt.
power consumption depend by pin configuration. output configuration is power saving.

3.power consumption:

when all peripheral on. CCLK:15MHZ PCLK:60MHZ
*core----------------------------36mA
*Timer---------------------------0.7mA
*PWM----------------------------0.36mA
*ADC-----------------------------0.3mA
*UART(receive)----------------0.9mA
*I2C------------------------------0.3mA
*SPI -----------------------------0.12mA
*Total----------------------------39mA 

ref: 
*[http://zuheng.blogspot.com/2006/12/power-management-for-lpc2138.html]
