$date
	Sun Oct 23 03:34:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#790162
b11100 &
b11100 %
1$
b11100 !
1"
#790163
0"
#790166
b1110 &
b1110 %
#790170
b111 &
b111 %
#790174
b10110 &
b10110 %
#790178
b1011 &
b1011 %
#790182
b100010 &
b100010 %
#790186
b10001 &
b10001 %
#790190
b110100 &
b110100 %
#790194
b11010 &
b11010 %
#790198
b1101 &
b1101 %
#790202
b101000 &
b101000 %
#790206
b10100 &
b10100 %
#790210
b1010 &
b1010 %
#790214
b101 &
b101 %
#790218
b10000 &
b10000 %
#790222
b1000 &
b1000 %
#790226
b100 &
b100 %
#790230
b10 &
b10 %
#790234
b1 &
b1 %
1#
#790238
b0 &
0#
b0 %
0$
#1798547
b10101 !
1"
#1798550
b10101 &
b10101 %
1$
#1798551
0"
#1798554
b1000000 &
b1000000 %
#1798558
b100000 &
b100000 %
#1798562
b10000 &
b10000 %
#1798566
b1000 &
b1000 %
#1798570
b100 &
b100 %
#1798574
b10 &
b10 %
#1798578
b1 &
b1 %
1#
#1798582
b0 &
0#
b0 %
0$
#2747624
b1101 !
1"
#2747626
b1101 &
b1101 %
1$
#2747627
0"
#2747630
b101000 &
b101000 %
#2747634
b10100 &
b10100 %
#2747638
b1010 &
b1010 %
#2747642
b101 &
b101 %
#2747646
b10000 &
b10000 %
#2747650
b1000 &
b1000 %
#2747654
b100 &
b100 %
#2747658
b10 &
b10 %
#2747662
b1 &
1#
b1 %
#2747666
b0 &
b0 %
0#
0$
#4500012
