[
  {
    "id": "gate_2007_q85",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "85",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.85. More than one answer bubbled against a question will be taken as an incorrect response. Unattempted questions will not carry any marks. 5. Write your registration number, your name and name of the examination centre at the specified locations on the right half of the ORS. 6. Using HB pencil, darken the appropriate bubble under each digit of your registration number and the letters corresponding to your paper code. 7. Calculator is allowed in the examination hall. 8. Charts, graph sheets or tables are NOT allowed in the examination hall. 9. Rough work can be done on the question paper itself. Additionally blank pages are given at the end of the question paper for rough work. 10. This question paper contains 32 printed pages including pages for rough work. Please check all pages and report, if there is any discrepancy. S/121 Food/06-EE-1A EE 1/32 Q. 1-",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q75",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "75",
    "problem_type": "general",
    "problem_text": "Q. 75 carry two marks each. The input signal Vj, shown in the figure is a 1 kHz square wave voltage that alternates between +7V and -7V with a 50% duty cycle. Both transistors have the same current gain, which is large. The circuit delivers power to the load resistor R,. What is the efficiency of this circuit Vin for the given input? Choose the closest answer. RL=10Q +10V -10V (A) 46% (B) 55% (C) 63% (D) 92% EE 8/32",
    "keywords": [
      "duty cycle"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q23",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "23",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q23 The differential equation Ss. \u2014\u2014 is discretised using Euler\u2019s numerical integration \u20ac method with a time step AT > 0. What is the maximum permissible value of AT to ensure stability of the solution of the corresponding discrete time equation? (A) 1 (B) r/2 (C) ct (D) 2r",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q38",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "38",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.38 The system wae +1Xs+9) is to be compensated such that its gain-crossover frequency becomes same as its uncompensated phase-crossover frequency and provides a 45\u00b0 phase margin. To achieve this, one may use (A) a lag compensator that provides an attenuation of 20 dB and a phase lag of 45\u201d at the frequency of 3 3 rad/s (B) a lead compensator that provides an amplification of 20 dB and a phase lead of 45\u00b0 at the frequency of 3 rad/s (C) a lag-lead compensator that provides an amplification of 20 dB and a phase lag of 45\u00b0 at the frequency of V3 rad/s. @) a lag-lead compensator that provides an attenuation of 20 dB and phase lead of 45\u00b0 at the frequency of 3 rad/s Consider the discrete-time system shown in the figure where the impulse response of G(2) is (0) = 0, g(1) = g(2) = 1, g(3) = 9(4) =... =0. This system is stable for range of values of K (A) [-1, 1/2] (B) [-1,1] (C) [-1/2, 1] (D) [-1/2, 2] A signal x(t) is given by 1, -T/4<t<3T/4 x(th= 5-1, 37/4<1<7T/4 =r) Which among the following gives the fundamental Fourier term of x(t)? 4 mt 7 a m on or oe dk ams Ae 4) tat % Bat m. (C) Sn ae (D) Fiver a If the loop gain K of a negative feedback system having a loop transfer function K(s +3) 2 is to be adjusted to induce a sustained oscillation then (s+8)\u00b0 (A) The frequency of this oscillation must be he rad/s (B) The frequency of this oscillation must be must be 4 rad/s (C) The frequency of this oscillation must be must be 4 or is rad/s (D) such a K does not exist EE 14/32",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q56",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "56",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.56 X(z) = 1 = 32\", \u00a5() = 1 + 22\u201d are Z-transforms of two signals x[7], y[n] respectively. A linear time invariant system has the impulse response h{7] defined by these two signals as Aln| = x[n-1}* yf] where * denotes discrete time convolution. Then the output of the system for the input 8[n-1] (A) has Z-transform z'X(z)\u00a5(z) (B) equals 8[n-2] - 35[n-3] + 28[n-4] - 65[n-5] (C) has Z-transform 1 - 32! + 2z7- 6z\u00b0 (D) does not satisfy any of the above three. A loaded dice has following probability distribution of occurrences Dicevalue [1 [2 [3 [4 [5 [6 Probability | 1/4 | 1/8 | 1/8 si ad Md If three identical dice as the above are thrown, the probability of occurrence of values 1, 5 and 6 on the three dice is (A) same as that of occurrence of 3, 4, 5 (B) same as that of occurrence of 1, 2, 5 (\u00a9) 1128 (D) 5/8 Let x and y be two vectors in a 3 dimensional space and <x,y> denote their dot product. Then the determinant pcis | det <y,x> <yy> (A) is zero when x and y are linearly independent (B) is positive when x and y are linearly independent (C) is non-zero for all non-zero x and y (D) is zero only when either x or y is zero The linear operation L(x) is defined by the cross product L(x) = bXx, where b=[0 1 0]! and x=[\u00a51 x) x3]' are three dimensional vectors. The 3x3 matrix M of this operation satisfies x L(x) = M] x, xy Then the eigenvalues of M are (A) 0, +1, -1 (B) 1,-1.1 (C) i.-i.1 (D) #,-i,0 EE 18/32",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q58",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "58",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.58 In the figure, transformer T; has two secondaries, all three windings having the same number of turns and with polarities as indicated. One secondary is shorted by a 10 Q resistor R, and the other by a 15 uF capacitor. The switch SW is opened (\u00a2 = 0) when the capacitor is charged to 5 V with the left plate as positive. At \u00a2 = 0+ the voltage V, and current Ip are SW Ip (A) -25 V,0.0A (B) very large voltage, very large current (C) 5.0 V,0.5A (D) -5.0 V,-0.5A IC 555 in the adjacent figure is configured as an astable multivibrator. It is enabled to oscillate at = 0 by applying a high input to pin 4. The pin description is: 1 and 8 \u2014 supply; 2-trigger; 4-reset; 6-threshold; 7-discharge. The waveform appearing across the capacitor starting from t = 0, as observed on a storage CRO is EE 19/32",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q60",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "60",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.60 The circuit in the figure is a current commutated de \u2014 de chopper where, Thy is the main SCR and Thavx is the auxiliary SCR.The load current is constant at 10 A. Thy is ON. Thaux is triggered at \u00a2 = 0. Thy is turned OFF between (A) 0 ps <\u00a2 <25 ps (B) 25 ps << 50 ps (C) 50 ps <1 <75 ps (D) 75 ps <1< 100 ps",
    "keywords": [
      "SCR",
      "chopper"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2007_q73",
    "source": "GATE Official",
    "year": 2007,
    "question_number": "73",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q73 Ifa starting torque of 0.5 per unit is required then the per unit starting current should be (A) 4.65 (B) 3.75 (C) 3.16 (D) 2.13 Common Data for Questions 74, 75: A 1:1 Pulse Transformer (PT) is used to trigger the 100 SCR in the adjacent figure. The SCR is rated at 1.5 kV, 250 A with /, = 250 mA, Jy= 150 mA, and Icmax = 150 mA, IGmin = 100 mA. The SCR is connected to an inductive load, where L = 150 mH in series with a small resistance and the supply voltage is 200V dc. The +1200 Vv forward drops of all transistors/diodes and gate-cathode AN. junction during ON state are 1.0 V. +10 PT R 8 c R",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q54",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "54",
    "problem_type": "general",
    "problem_text": "Q54 Single line diagram of a 4-bus single source distribution system is shown below. Branches \u00a2, ,e,, e;and e, have equal impedances. The load current values indicated in the figure are in per unit. Distribution company\u2019s policy Tequires radial system operation with minimum loss. This can be achieved by opening of the branch (A) e (B) e, (\u00a9 e (D) e, Q55__A single phase fully controlled bridge converter supplies a load drawing constant and ripple free load current. If the triggering angle is 30\u00b0, the input power factor will be (A) 0.65 (B) 0.78 (C) 0.85 (D) 0.866 EE 15/28 2008 MAIN PAPER - EE.",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q59",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "59",
    "problem_type": "inverter",
    "problem_text": "Q.59 A single phase voltage source inverter is feeding a purely inductive load as shown in the figure. The inverter is operated at 50 Hz in 180\u00b0 square wave mode. Assume that the load current does not have any de component. The peak value of the inductor current i, will be (A) 6.37 A (B) 10A (C)20A (D) 40A",
    "keywords": [
      "inverter",
      "voltage source inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q60",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "60",
    "problem_type": "inverter",
    "problem_text": "Q.60 A400 V, 50 Hz, 4 pole, 1400 rpm, star connected squirrel cage induction motor has the following parameters referred to the stator: R/'=1.0Q, X,=X; =1.5Q Neglect stator resistance and core and rotational losses of the motor. The motor is controlled from a 3-phase voltage source inverter with constant V/f control. The stator line-to-line voltage (rms) and frequency to obtain the maximum torque at starting will be: (A) 20.6 V, 2.7 Hz (B) 133.3 V, 16.7 Hz (C) 266.6 V, 33.3Hz (D) 323.3 V, 40.3 Hz",
    "keywords": [
      "inverter",
      "voltage source inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q61",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "61",
    "problem_type": "general",
    "problem_text": "Q.61 A single phase fully controlled converter bridge is used for electrical braking of a separately excited dc motor. The de motor load is represented by an equivalent circuit as shown in the figure. 22 150V Assume that the load inductance is sufficient to ensure continuous and ripple free load current. The firing angle of the bridge for a load current of Ip = 10 A will be (A) 44\u00b0 (B) 51\u00b0 (C) 129\u00b0 (D) 136\u00b0",
    "keywords": [
      "firing angle",
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q63",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "63",
    "problem_type": "general",
    "problem_text": "Q.63 _ In the circuit shown in the figure, the switch is operated at a duty cycle of 0.5. A large capacitor is connected across the load. The inductor current is assumed to be continuous. aaa 1 bP 20V The average voltage across the load and the average current through the diode will respectively be (A) 10V,2A (B) 10 V,8A (C) 40V,2A (D) 40 V,8A",
    "keywords": [
      "duty cycle"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q70",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "70",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.70 Figure shows a feedback system where K > 0. eee oo s(8+3)(s+10) a The range of K for which the system is stable will be given by (A) 0< K <30 (B) 0< K <39 (C) 0< K <390 (D) K >390 The transfer function of a system is given as 100 5\u00b0 +20s +100 This system is (A) an overdamped system (B) an underdamped system (C) a critically damped system (D) an unstable system Two sinusoidal signals p(@t)=A sin @t and q(@,1) are applied to X and Y inputs of a dual channel CRO. The Lissajous figure displayed on the screen is shown below: Y i) \u2014>*x The signal q(@,t) will be represented as (A) (@,)=A sino, @,=2a, (B) g(@t)=Asinwot, w,=a,/2 (\u00a9) g(@,t)= A cosa, @,=20, (D) q(@,t1)= A cosa@,t, @,=a@,/2 The ac bridge shown in the figure is used to measure the impedance Z. If the bridge is balanced for oscillator frequency f =2 kHz, then the impedance Z will be (A) (260 + j0) Q (B) (0 + j200) Q (C) (260 \u2014j200) Q (D) (260 + j200) Q EE 19/28 2008 MAIN PAPER - EE Common Data Questions Common Data for Questions 71, 72 and 73: Consider a power system shown below: Va x x Veo Given that: V,, =V,, =1.0+ j0.0 pu; The positive sequence impedances are Z,, = Z,, =0.001+ 0.01 pu and Z, = 0.006 + j0.06 pu. 3-phase Base MVA = 100 Voltage base = 400 kV (Line to Line) Nominal system frequency = 50 Hz The reference voltage for phase \u2018a\u2019 is defined as v(t) = V,, cos(@t) . A symmetrical three phase fault occurs at centre of the line, i.e. point \u2018F\u2019 at time t,. The positive sequence impedance from source S, to point ",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2008_q77",
    "source": "GATE Official",
    "year": 2008,
    "question_number": "77",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.77 The capacitor charged upto 5 ss, as per the current profile given in the figure, is connected across an inductor of 0.6 mH. Then the value of voltage across the capacitor after 1 ps will approximately be (A) 18.8 V (B) 23.5 V (C) -23.5V (D) -30.6 V Statement for Linked Answer Questions 78 and 79: The state space equation of a system is described by x= Ax+Bu y=Cx ol 0 where xis state vector, u is input, y is output and A -\\ | = [ihe sli 0}.",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2009_q9",
    "source": "GATE Official",
    "year": 2009,
    "question_number": "9",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q9 The two inputs of a CRO are fed with two stationary periodic signals. In the X-Y mode, the screen shows a figure which changes from ellipse to circle and back to ellipse with its major axis changing orientation slowly and repeatedly. The following inference can be made from this. (A) The signals are not sinusoidal (B) The amplitudes of the signals are very close but not equal (C) The signals are sinusoidal with their frequencies very close but not equal (D) There is a constant but small phase difference between the signals The increasing order of speed of data access for the following devices is (i) Cache Memory (ii) CDROM (iii) Dynamic RAM (iv) Processor Registers (v) Magnetic Tape (A) (\u00a5), (ii), (iii), (iv), @ (B) (v), (ii), Gil), @, (iv) (C) Gi), (), Git), (iv), (v) (D) (v), Gi), @), (iii) , (iv) A field excitation of 20 A in a certain alternator results in an armature current of 400 A in short circuit and a terminal voltage of 2000 V on open circuit. The magnitude of the internal voltage drop within the machine at a load current of 200 A is (A)1V (B) 10 V (C) 100 V (D) 1000 V The current through the 2 kQ resistance in the circuit shown is 1kQ c1ka (A) 0 mA (B) 1 mA (C) 2mA (D) 6mA Out of the following plant categories (i) Nuclear (ii) Run-of-river (iii) Pump Storage (iv) Diesel the base load power plants are (A) (i) and (ii) (B) (ii) and (iii) (C) (i), (ii) and (iv) \u2014 (D) (i), (iii) and (iv) For a fixed value of complex power flow in a transmission line having a sendin",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2009_q17",
    "source": "GATE Official",
    "year": 2009,
    "question_number": "17",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q17 EE A 3-phase squirrel cage induction motor supplied from a balanced 3-phase source drives a mechanical load. The torque-speed characteristics of the motor (solid curve) and of the load (dotted curve) are shown. Of the two equilibrium points A and B, which of the following options correctly describes the stability of A and B? (A) A is stable B is unstable (B) A is unstable B is stable (C) Both are stable (D) Both are unstable An SCR is considered to be a semi-controlled device because (A) it can be turned OFF but not ON with a gate pulse (B) it conducts only during one half-cycle of an alternating current wave (C) it can be turned ON but not OFF with a gate pulse (D) it can be turned ON only during one half-cycle of an alternating voltage wave The polar plot of an open loop stable system is shown below. The closed loop system is (A) always stable (B) marginally stable (C) unstable with one pole on the RH s-plane (D) unstable with two poles on the RH s-plane",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2009_q29",
    "source": "GATE Official",
    "year": 2009,
    "question_number": "29",
    "problem_type": "general",
    "problem_text": "Q.29 Match the items in List-I with the items in List-II and select the correct answer using the codes given below the lists. List I To a. improve power factor b. reduce the current ripples c. increase the power flow in line d. reduce the Ferranti effect (A) a2, b-3, c4, do 1 (C) a4, b3, c1, d2 List If Use 1, shunt reactor 2. shunt capacitor 3. series capacitor 4. series reactor (B) a2, b4, c3, d1 (D) a4, b1, c3, d2",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2009_q47",
    "source": "GATE Official",
    "year": 2009,
    "question_number": "47",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.47 In the chopper circuit shown, the main thyristor (Ty) is operated at a duty ratio of 0.8 which is much larger the commutation interval. If the maximum allowable reapplied dv/dt on Ty is 50 V/us, what should be the theoretical minimum value of C; ? Assume current ripple through Ly to be negligible. (A) 0.2 uF (B) 0.02 #F (C) 2uF (D) 20 nF Match the switch arrangements on the top row to the steady-state V-I characteristics on the lower row. The steady state operating points are shown by large black dots. == aL (A) (8) , aN (c) (0) ) (i) (itl) (Iv) (AAT, B-Il, Cll, D-IV (B) A-I, B-IV, C-I, D-Ill (OAIV, BI, Cl D4 (D)AIV, BAI, Cll, D4 For the circuit shown, find out the current flowing through the 22 usav \u2018s resistance. Also identify the changes to be made to double the 20 current through the 2Q resistance. (*) (4) (A) (SA; Put Vs = 20V) (B) (2A ; Put Vs = 8V) (C) (SA; Put Js = LOA) (D) (7A; Put Js = 12A) 14724",
    "keywords": [
      "thyristor",
      "chopper",
      "duty ratio",
      "commutation",
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2009_q54",
    "source": "GATE Official",
    "year": 2009,
    "question_number": "54",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q54 EE If the waveform of i(t) is changed to i(t) =10sin(100m1) A, the peak voltage across A and B with S closed is (A) 400 V (C) 320V (B) 240 V (D) 160 V Common Data for Questions 55 and 56: A system is described by the following state and output equations AO 5 (+m ()424(0 #20) \u2014 955) +0(0) y(t)=%() where u (t) is the input and y (t) is the output Q55_ The system transfer function is (A) (B) s+5s-6 8 +55+6",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2010_q14",
    "source": "GATE Official",
    "year": 2010,
    "question_number": "14",
    "problem_type": "rectifier",
    "problem_text": "Q.14 Power is transferred from system A to system B by an HVDC link as shown in the figure. If the volages \u00a5,, and Vp are as indicated in the figure. and / > 0. then Power Flow AC v4 AC System A System B BD Rectifier Inverter tA) V,, <O.M,, < OV, > Vip (B) Vag > Oey POV iy, < Vy, CC) V,, > OY, OV \"Eg OK, {Dh V,, >O.\u00a5., <0 FF was 2010 EE Qs",
    "keywords": [
      "rectifier",
      "inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2010_q54",
    "source": "GATE Official",
    "year": 2010,
    "question_number": "54",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q54 is used to commulate a thyristor. which is initially carrying a current of 5 A as shown in the figure below, The values and initial conditions of L and C are the same as in",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2011_q13",
    "source": "GATE Official",
    "year": 2011,
    "question_number": "13",
    "problem_type": "inverter",
    "problem_text": "Q.13 A three-phase current source inverter used for the speed control of an induction motor is to be realized using MOSFET switches as shown below. Switches S; to S\u00a2 are identical switches. la SS The proper configuration for realizing switches S, to S\u00a2 is @) \u201c A \u00ae\u201d A i |\" A OS",
    "keywords": [
      "inverter",
      "current source inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2012_q23",
    "source": "GATE Official",
    "year": 2012,
    "question_number": "23",
    "problem_type": "rectifier",
    "problem_text": "Q.23 A half-controlled single-phase bridge rectifier is supplying an R-L load. It is operated at a firing angle \u03b1 and the load current is continuous. The fraction of cycle that the freewheeling diode conducts is (A) 2 1 (B) \uf028 \uf029 \uf070 \uf061 \uf02d 1 (C) \uf070 \uf0612 (D) \uf070 \uf061",
    "keywords": [
      "rectifier",
      "freewheeling diode"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2012_q24",
    "source": "GATE Official",
    "year": 2012,
    "question_number": "24",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.24 The typical ratio of latching current to holding current in a 20 A thyristor is (A) 5.0 (B) 2.0 (C) 1.0 (D) 0.5 2012 ELECTRICAL ENGINEERING - EE EE-A 6/20",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2012_q35",
    "source": "GATE Official",
    "year": 2012,
    "question_number": "35",
    "problem_type": "general",
    "problem_text": "Q.35 In the circuit shown, an ideal switch S is operated at 100 kHz with a duty ratio of 50 %. Given that \u0394ic is 1.6 A peak-to-peak and I0 is 5 A dc, the peak current in S is 24 V + - \u2206ic + - v0 R C L D S I0 (A) 6.6 A (B) 5.0 A (C) 5.8 A (D) 4.2 A pu 2012 ELECTRICAL ENGINEERING - EE EE-A 9/20",
    "keywords": [
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2012_q41",
    "source": "GATE Official",
    "year": 2012,
    "question_number": "41",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.41 The state variable description of an LTI system is given by u x x x a a a x x x \uf0f7 \uf0f7 \uf0f7 \uf0f8 \uf0f6 \uf0e7 \uf0e7 \uf0e7 \uf0e8 \uf0e6 \uf02b \uf0f7 \uf0f7 \uf0f7 \uf0f8 \uf0f6 \uf0e7 \uf0e7 \uf0e7 \uf0e8 \uf0e6 \uf0f7 \uf0f7 \uf0f7 \uf0f8 \uf0f6 \uf0e7 \uf0e7 \uf0e7 \uf0e8 \uf0e6 \uf03d \uf0f7 \uf0f7 \uf0f7 \uf0f8 \uf0f6 \uf0e7 \uf0e7 \uf0e7 \uf0e8 \uf0e6 1 0 0 0 0 0 0 0 0 3 2 1 3 2 1 3 2 1 \uf026 \uf026 \uf026 \uf028 \uf029 \uf0f7 \uf0f7 \uf0f7 \uf0f8 \uf0f6 \uf0e7 \uf0e7 \uf0e7 \uf0e8 \uf0e6 \uf03d 3 2 1 0 0 1 x x x y where y is the output and u is the input. The system is controllable for (A) 0 1 \uf0b9 a , 0 2 \uf03d a , 0 3 \uf0b9 a (B) 0 1 \uf03d a , 0 2 \uf0b9 a , 0 3 \uf0b9 a (C) 0 1 \uf03d a , 0 2 \uf0b9 a , 0 3 \uf03d a (D) 0 1 \uf0b9 a , 0 2 \uf0b9 a , 0 3 \uf03d a 2012 ELECTRICAL ENGINEERING - EE EE-A 10/20",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2012_q47",
    "source": "GATE Official",
    "year": 2012,
    "question_number": "47",
    "problem_type": "inverter",
    "problem_text": "Q.47 A single phase 10 kVA, 50 Hz transformer with 1 kV primary winding draws 0.5 A and 55 W, at rated voltage and frequency, on no load. A second transformer has a core with all its linear dimensions 2 times the corresponding dimensions of the first transformer. The core material and lamination thickness are the same in both transformers. The primary windings of both the transformers have the same number of turns. If a rated voltage of 2 kV at 50 Hz is applied to the primary of the second transformer, then the no load current and power, respectively, are (A) 0.7 A, 77.8 W (B) 0.7 A, 155.6 W (C) 1 A, 110 W (D) 1 A, 220 W 2012 ELECTRICAL ENGINEERING - EE EE-A 11/20 Common Data Questions Common Data for Questions 48 and 49: In the 3-phase inverter circuit shown, the load is balanced and the gating scheme is 1800-conduction mode. All the switching devices are ideal. vph S1 + - R=20 \u2126 R R S3 3-phase balanced load S5 Vd S4 S6 S2 3-phase inverter",
    "keywords": [
      "inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q32",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "32",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.32 The separately excited dc motor in the figure below has a rated armature current of 20 A and a rated armature voltage of 150 V. An ideal chopper switching at 5 kHz is used to control the armature voltage. If La= 0.1 mH, Ra= 1 \u2126, neglecting armature reaction, the duty ratio of the chopper to obtain 50% of the rated torque at the rated speed and the rated field current is (A) 0.4 (B) 0.5 (C) 0.6 (D) 0.7",
    "keywords": [
      "chopper",
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q44",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "44",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.44 Thyristor T in the figure below is initially off and is triggered with a single pulse of width 10 \u00b5s. It is given that ( ) H 100 \u00b5 \u03c0 = L and ( ) . F 100 \u00b5 \u03c0 = C Assuming latching and holding currents of the thyristor are both zero and the initial charge on C is zero, T conducts for (A) 10 \u00b5s (B) 50 \u00b5s (C) 100 \u00b5s (D) 200 \u00b5s",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q47",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "47",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.47 When the Newton-Raphson method is applied to solve the equation ( ) 3 2 1 0, f x x x = + \u2212= the solution at the end of the first iteration with the initial guess value as 0 1.2 x = is (A) \u20130.82 (B) 0.49 (C) 0.705 (D) 1.69 Common Data Questions Common Data for Questions 48 and 49: In the figure shown below, the chopper feeds a resistive load from a battery source. MOSFET Q is switched at 250 kHz, with a duty ratio of 0.4. All elements of the circuit are assumed to be ideal.",
    "keywords": [
      "chopper",
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q49",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "49",
    "problem_type": "general",
    "problem_text": "Q.49 The PEAK-TO-PEAK source current ripple in Amps is (A) 0.96 (B) 0.144 (C) 0.192 (D) 0.288 + \u2010 15 V C T L 100 \u00b5H 12 V 470 \u00b5F 20 \u2126",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q53",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "53",
    "problem_type": "inverter",
    "problem_text": "Q.53 If the base impedance and the line-to-line base voltage are 100 \u2126 and 100 kV, respectively, then the real power in MW delivered by the generator connected at the slack bus is (A) \u221210 (B) 0 (C) 10 (D) 20 P2=0.1 pu P3=0.2 pu Bus 1(slack) Bus 2 Bus 3 j1 \u2126 j1 \u2126 j1 \u2126 2013 ELECTRICAL ENGINEERING - EE EE-A 14/20 Statement for Linked Answer Questions 54 and 55: The Voltage Source Inverter (VSI) shown in the figure below is switched to provide a 50 Hz, square-wave ac output voltage (vo) across an R-L load. Reference polarity of vo and reference direction of the output current io are indicated in the figure. It is given that , 3 \u2126 = R . mH 55 .9 = L",
    "keywords": [
      "inverter",
      "voltage source inverter",
      "VSI"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q55",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "55",
    "problem_type": "power_device",
    "problem_text": "Q.55 Appropriate transition i.e., Zero Voltage Switching (ZVS)/Zero Current Switching (ZCS) of the IGBTs during turn-on/turn-off is (A) ZVS during turn-off (B) ZVS during turn-on (C) ZCS during turn-off (D) ZCS during turn-on vo io +\u2010 Vdc",
    "keywords": [
      "IGBT"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q65",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "65",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.65 Find the sum to n terms of the series 10+84+ 734 + ..... (A) ( ) 1 10 1 9 9 + + n (B) ( ) 1 8 1 9 9 + \u2212 n (C) ( ) n n + \u2212 8 1 9 9 (D) ( ) 2 8 1 9 9 n n + \u2212 END OF THE QUESTION PAPER SESSION - 2 2013 Question Booklet Code EE-B 1/20 EE : ELECTRICAL ENGINEERING Duration: Three Hours Maximum Marks: 100 Read the following instructions carefully. 1. Do not open the seal of the Question Booklet until you are asked to do so by the invigilator. 2. Take out the Optical Response Sheet (ORS) from this Question Booklet without breaking the seal and read the instructions printed on the ORS carefully. If you find that either: a. The Question Booklet Code printed at the right hand top corner of this page does not match with the Question Booklet Code at the right hand top corner of the ORS or b. The Question Paper Code preceding the Registration number on the ORS is not EE, then exchange the booklet immediately with a new sealed Question Booklet. 3. On the right half hand side of the ORS, using ONLY a black ink ballpoint pen, (i) darken the appropriate bubble under each digit of your registration number and (ii) write your registration number, your name and name of the examination centre and put your signature at the specified location. 4. This Question Booklet contains 20 pages including blank pages for rough work. After you are permitted to open the seal, check all pages and report discrepancies, if any, to the invigilator. 5. There are a total of 65 questions carrying 100 marks. All t",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q33",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "33",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.33 Thyristor T in the figure below is initially off and is triggered with a single pulse of width 10 \u00b5s. It is given that ( ) H 100 \u00b5 \u03c0 = L and ( ) . F 100 \u00b5 \u03c0 = C Assuming latching and holding currents of the thyristor are both zero and the initial charge on C is zero, T conducts for (A) 10 \u00b5s (B) 50 \u00b5s (C) 100 \u00b5s (D) 200 \u00b5s",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q43",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "43",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.43 The separately excited dc motor in the figure below has a rated armature current of 20 A and a rated armature voltage of 150 V. An ideal chopper switching at 5 kHz is used to control the armature voltage. If La= 0.1 mH, Ra= 1 \u2126, neglecting armature reaction, the duty ratio of the chopper to obtain 50% of the rated torque at the rated speed and the rated field current is (A) 0.4 (B) 0.5 (C) 0.6 (D) 0.7",
    "keywords": [
      "chopper",
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q51",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "51",
    "problem_type": "inverter",
    "problem_text": "Q.51 The PEAK-TO-PEAK source current ripple in Amps is (A) 0.96 (B) 0.144 (C) 0.192 (D) 0.288 Linked Answer Questions Statement for Linked Answer Questions 52 and 53: The Voltage Source Inverter (VSI) shown in the figure below is switched to provide a 50 Hz, square-wave ac output voltage (vo) across an R-L load. Reference polarity of vo and reference direction of the output current io are indicated in the figure. It is given that , 3 \u2126 = R . mH 55 .9 = L",
    "keywords": [
      "inverter",
      "ripple",
      "voltage source inverter",
      "VSI"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q30",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "30",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.30 The separately excited dc motor in the figure below has a rated armature current of 20 A and a rated armature voltage of 150 V. An ideal chopper switching at 5 kHz is used to control the armature voltage. If La= 0.1 mH, Ra= 1 \u2126, neglecting armature reaction, the duty ratio of the chopper to obtain 50% of the rated torque at the rated speed and the rated field current is (A) 0.4 (B) 0.5 (C) 0.6 (D) 0.7 La ,Ra 200 V 2013 ELECTRICAL ENGINEERING - EE EE-C 8/20",
    "keywords": [
      "chopper",
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q40",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "40",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.40 Thyristor T in the figure below is initially off and is triggered with a single pulse of width 10 \u00b5s. It is given that ( ) H 100 \u00b5 \u03c0 = L and ( ) . F 100 \u00b5 \u03c0 = C Assuming latching and holding currents of the thyristor are both zero and the initial charge on C is zero, T conducts for (A) 10 \u00b5s (B) 50 \u00b5s (C) 100 \u00b5s (D) 200 \u00b5s",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q1",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "1",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q1 has negligible collector-to-emitter saturation voltage and the diode drops negligible voltage across it under forward bias. If Vcc is +5 V, X and Y are digital signals with 0 V as logic 0 and Vcc as logic 1, then the Boolean expression for Z is (A) Y X (B) Y X (C) Y X (D) XY Common Data Questions Common Data for Questions 48 and 49: In the figure shown below, the chopper feeds a resistive load from a battery source. MOSFET Q is switched at 250 kHz, with a duty ratio of 0.4. All elements of the circuit are assumed to be ideal.",
    "keywords": [
      "chopper",
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q48",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "48",
    "problem_type": "general",
    "problem_text": "Q.48 The PEAK-TO-PEAK source current ripple in Amps is (A) 0.96 (B) 0.144 (C) 0.192 (D) 0.288",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q29",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "29",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.29 Thyristor T in the figure below is initially off and is triggered with a single pulse of width 10 \u00b5s. It is given that ( ) H 100 \u00b5 \u03c0 = L and ( ) . F 100 \u00b5 \u03c0 = C Assuming latching and holding currents of the thyristor are both zero and the initial charge on C is zero, T conducts for (A) 10 \u00b5s (B) 50 \u00b5s (C) 100 \u00b5s (D) 200 \u00b5s",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q41",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "41",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.41 The separately excited dc motor in the figure below has a rated armature current of 20 A and a rated armature voltage of 150 V. An ideal chopper switching at 5 kHz is used to control the armature voltage. If La= 0.1 mH, Ra= 1 \u2126, neglecting armature reaction, the duty ratio of the chopper to obtain 50% of the rated torque at the rated speed and the rated field current is (A) 0.4 (B) 0.5 (C) 0.6 (D) 0.7",
    "keywords": [
      "chopper",
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q50",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "50",
    "problem_type": "general",
    "problem_text": "Q.50 The PEAK-TO-PEAK source current ripple in Amps is (A) 0.96 (B) 0.144 (C) 0.192 (D) 0.288",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2013_q2013",
    "source": "GATE Official",
    "year": 2013,
    "question_number": "2013",
    "problem_type": "inverter",
    "problem_text": "Q 2013 ELECTRICAL ENGINEERING - EE EE-D 14/20 Statement for Linked Answer Questions 54 and 55: The Voltage Source Inverter (VSI) shown in the figure below is switched to provide a 50 Hz, square-wave ac output voltage (vo) across an R-L load. Reference polarity of vo and reference direction of the output current io are indicated in the figure. It is given that , 3 \u2126 = R . mH 55 .9 = L",
    "keywords": [
      "inverter",
      "voltage source inverter",
      "VSI"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q20",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "20",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.20 In an oscilloscope screen, linear sweep is applied at the (A) vertical axis (B) horizontal axis (C) origin (D) both horizontal and vertical axis EE01 (GATE 2014) GATE 2014 SET1 ELECTRICAL \u2013 EE EE 5/15",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q24",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "24",
    "problem_type": "rectifier",
    "problem_text": "Q.24 The figure shows the circuit of a rectifier fed from a 230-V (rms), 50-Hz sinusoidal voltage source. If we want to replace the current source with a resistor so that the rms value of the current supplied by the voltage source remains unchanged, the value of the resistance (in ohms) is __________ (Assume diodes to be ideal.) R1 R4 C2 R2 R3 +Vcc C1 -Vcc vi 10k 10k C C 1k +Vcc hfe=100 vo C 10 A 230 V, 50 Hz EE01 (GATE 2014) GATE 2014 SET1 ELECTRICAL \u2013 EE EE 6/15",
    "keywords": [
      "rectifier"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q53",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "53",
    "problem_type": "rectifier",
    "problem_text": "Q.53 The figure shows the circuit diagram of a rectifier. The load consists of a resistance 10 \u2126 and an inductance 0.05 H connected in series. Assuming ideal thyristor and ideal diode, the thyristor firing angle (in degree) needed to obtain an average load voltage of 70 V is ______ 8 BDB AB 8 Output Port 8 Output Device 0 1 2 3 4 5 6 7 3Lx8L Decoder I2 I1 I0 IO/M WR BCB E1 E2 E3 A15 A14 A13 A12 A11 325 sin (314t) V + - Load EE01 (GATE 2014) GATE 2014 SET1 ELECTRICAL \u2013 EE EE 15/15",
    "keywords": [
      "thyristor",
      "rectifier",
      "firing angle"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q54",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "54",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.54 Figure (i) shows the circuit diagram of a chopper. The switch S in the circuit in figure (i) is switched such that the voltage \u0752\u0bbd across the diode has the wave shape as shown in figure (ii). The capacitance C is large so that the voltage across it is constant. If switch S and the diode are ideal, the peak to peak ripple (in A) in the inductor current is ______ Figure (i) Figure (ii)",
    "keywords": [
      "chopper",
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q55",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "55",
    "problem_type": "inverter",
    "problem_text": "Q.55 The figure shows one period of the output voltage of an inverter. \u03b1 should be chosen such that 60o \u0d4f\u03b1 \u0d4f90o. If rms value of the fundamental component is 50 V, then \u03b1 in degree is______________ END OF THE QUESTION PAPER 100 V S 1 mH C Load vD + _ vD t (ms) 100 V 0.05 0.1 0 0.15 0.2 \uf077t (degree) 0 \uf061 180-\uf061 180 180+\uf061 360-\uf061 360 100 V -100 V -100 V -100 V 100 V 100 V EE01 (GATE 2014) Key / Range Marks Key / Range Marks GA 1 B 1 EE 24 23 to 23 1 GA 2 C 1 EE 25 C 1 GA 3 C 1 EE 26 0.5 to 0.5 2 GA 4 96 to 96 1 EE 27 B 2 GA 5 D 1 EE 28 B 2 GA 6 C 2 EE 29 2470 to 2471 2 GA 7 B 2 EE 30 10 to 10 2 GA 8 850 to 850 2 EE 31 C 2 GA 9 48 to 48 2 EE 32 C 2 GA 10 6 to 6 2 EE 33 A 2 EE 1 B 1 EE 34 B 2 EE 2 A 1 EE 35 B 2 EE 3 C 1 EE 36 A 2 EE 4 B 1 EE 37 1239 to 1242 2 EE 5 C 1 EE 38 C 2 EE 6 330 to 330 1 EE 39 A 2 EE 7 A 1 EE 40 D 2 EE 8 C 1 EE 41 B 2 EE 9 C 1 EE 42 D 2 EE 10 C 1 EE 43 0.21 to 0.23 2 EE 11 3.2 to 3.5 1 EE 44 0.61 to 0.63 2 EE 12 C 1 EE 45 0.7 to 0.8 2 EE 13 14.5 to 15.5 1 EE 46 2.9 to 3.1 2 EE 14 B 1 EE 47 140 to 142 2 EE 15 C 1 EE 48 3.0 to 3.4 2 EE 16 B 1 EE 49 B 2 EE 17 B 1 EE 50 C 2 EE 18 C 1 EE 51 A 2 EE 19 C 1 EE 52 B 2 EE 20 B 1 EE 53 69 to 70 2 EE 21 C 1 EE 54 2.49 to 2.51 2 EE 22 C 1 EE 55 76.5 to 78.0 2 EE 23 D 1 Section Q. No. SECTION \u2010 \u03ed GATE 2014 Answer Keys for EE \u2010 Electrical Engineering Section Q. No. SECTION \u2010 \u03ed SESSION - 2 GATE 2014: General Instructions during Examination 1. Total duration of the GATE examination is 180 minutes. 2. The clock will be set at t",
    "keywords": [
      "SCR",
      "inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q33",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "33",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.33 A discrete system is represented by the difference equation \uf0fa\uf0fb \uf0f9 \uf0ea\uf0eb \uf0e9 \uf0fa\uf0fb \uf0f9 \uf0ea\uf0eb \uf0e9 \uf02b \uf02d \uf03d \uf0fa\uf0fb \uf0f9 \uf0ea\uf0eb \uf0e9 \uf02b \uf02b (k) X (k) X a 1 a 1 a a 1) (k X 1) (k X 2 1 2 1 It has initial conditions X1(0) = 1; X2(0) = 0. The pole locations of the system for a = 1, are (A) 1 \u00b1 j0 (B) -1 \u00b1 j0 (C) \u00b11 + j0 (D) 0 \u00b1 j1",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q45",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "45",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.45 Consider the system described by following state space equations u x x x x \uf8fa\uf8fb \uf8f9 \uf8ef\uf8f0 \uf8ee + \uf8fa\uf8fb \uf8f9 \uf8ef\uf8f0 \uf8ee \uf8fa\uf8fb \uf8f9 \uf8ef\uf8f0 \uf8ee \u2212 \u2212 = \uf8fa\uf8fb \uf8f9 \uf8ef\uf8f0 \uf8ee 1 0 1 1 1 0 2 1 2 1 \uf026 \uf026 ; [ ] \uf8fa\uf8fb \uf8f9 \uf8ef\uf8f0 \uf8ee = 2 1 0 1 x x y If u is unit step input, then the steady state error of the system is (A) 0 (B) 1/2 (C) 2/3 (D) 1",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q48",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "48",
    "problem_type": "general",
    "problem_text": "Q.48 In the bridge circuit shown, the capacitors are loss free. At balance, the value of capacitance C1 in microfarad is _________. 35k\uf057 C1 0.1\uf06dF 105k\uf057 Vsin(\uf077t) G EE 11/15 EE03 (GATE 2014) GATE 2014 SET3 ELECTRICAL \u2013 EE",
    "keywords": [
      "VSI"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2014_q52",
    "source": "GATE Official",
    "year": 2014,
    "question_number": "52",
    "problem_type": "inverter",
    "problem_text": "Q.52 A hysteresis type TTL inverter is used to realize an oscillator in the circuit shown in the figure. If the lower and upper trigger level voltages are 0.9 V and 1.7 V, the period (in ms), for which output is LOW, is __________.",
    "keywords": [
      "inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q22",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "22",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.22 A buck converter, as shown in Figure (a) below, is working in steady state. The output voltage and the inductor current can be assumed to be ripple free. Figure (b) shows the inductor voltage v\u0b50 during a complete switching interval. Assuming all devices are ideal, the duty cycle of the buck converter is ________. Vg + - vL + - D M C R + - Vo vL 0 30V \uf02d 20V TON TOFF TS t (a) (b) GATE 2016 EE paper Electrical Engineering Set 1 (2nd Stage) EE 6/15",
    "keywords": [
      "buck converter",
      "duty cycle",
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q23",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "23",
    "problem_type": "power_device",
    "problem_text": "Q.23 A steady dc current of 100 A is flowing through a power module (S, D) as shown in Figure (a). The V-I characteristics of the IGBT (S) and the diode (D) are shown in Figures (b) and (c), respectively. The conduction power loss in the power module (S, D), in watts, is ________.",
    "keywords": [
      "IGBT"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q24",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "24",
    "problem_type": "power_device",
    "problem_text": "Q.24 A 4-pole, lap-connected, separately excited dc motor is drawing a steady current of 40 A while running at 600 rpm. A good approximation for the waveshape of the current in an armature conductor of the motor is given by (A) (B) (C) (D) 100 A S D Vo=1V VS(Volt) IS(A) dV/dI=0.02\uf057 V-I characteristic of IGBT Vo=0.7V VD (Volt) ID (A) dV/dI=0.01\uf057 V-I characteristic of diode (a) (b) (c) t I 10A I 40A t t I 10A -10A T=25ms T=25ms t I 10A -10A T=25ms T=25ms GATE 2016 EE paper Electrical Engineering Set 1 (2nd Stage) EE 7/15",
    "keywords": [
      "IGBT"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q43",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "43",
    "problem_type": "rectifier",
    "problem_text": "Q.43 A single-phase thyristor-bridge rectifier is fed from a 230 V, 50 Hz, single-phase AC mains. If it is delivering a constant DC current of 10 A, at firing angle of 30o, then value of the power factor at AC mains is (A) 0.87 (B) 0.9 (C) 0.78 (D) 0.45 GATE 2016 EE paper Electrical Engineering Set 1 (2nd Stage) EE 12/15",
    "keywords": [
      "thyristor",
      "rectifier",
      "firing angle"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q44",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "44",
    "problem_type": "pwm_control",
    "problem_text": "Q.44 The switches T1 and T2 in Figure (a) are switched in a complementary fashion with sinusoidal pulse width modulation technique. The modulating voltage \u0752\u0be0(\u0750) = 0.8 sin (200\u07e8\u0750) V and the triangular carrier voltage (\u0752\u0bd6) are as shown in Figure (b). The carrier frequency is 5 kHz. The peak value of the 100 Hz component of the load current (iL), in ampere, is ________ .",
    "keywords": [
      "pulse width modulation"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q50",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "50",
    "problem_type": "inverter",
    "problem_text": "Q.50 A single-phase full-bridge voltage source inverter (VSI) is fed from a 300 V battery. A pulse of 120o duration is used to trigger the appropriate devices in each half-cycle. The rms value of the fundamental component of the output voltage, in volts, is (A) 234 (B) 245 (C) 300 (D) 331",
    "keywords": [
      "inverter",
      "voltage source inverter",
      "VSI",
      "full-bridge"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q53",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "53",
    "problem_type": "general",
    "problem_text": "Q.53 A dc voltage with ripple is given by \u0752(\u0750) = [100 + 10sin(\u07f1\u0750) \u22125 sin (3\u07f1\u0750)] volts. Measurements of this voltage \u0752(\u0750), made by moving-coil and moving-iron voltmeters, show readings of V1 and V2 respectively. The value of V2 \u2212 V1, in volts, is _________.",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q19",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "19",
    "problem_type": "rectifier",
    "problem_text": "Q.19 A three-phase diode bridge rectifier is feeding a constant DC current of 100 A to a highly inductive load. If three-phase, 415 V, 50 Hz AC source is supplying to this bridge rectifier then the rms value of the current in each diode, in ampere, is _____________.",
    "keywords": [
      "rectifier"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q20",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "20",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.20 A buck-boost DC-DC converter, shown in the figure below, is used to convert 24 V battery voltage to 36 V DC voltage to feed a load of 72 W. It is operated at 20 kHz with an inductor of 2 mH and output capacitor of 1000 \u00b5F. All devices are considered to be ideal. The peak voltage across the solid-state switch (S), in volt, is ____________. GATE 2016 Electrical Engineering Set 2 (2nd stage) EE 5/12",
    "keywords": [
      "buck-boost",
      "dc-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q45",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "45",
    "problem_type": "general",
    "problem_text": "Q.45 A full-bridge converter supplying an RLE load is shown in figure. The firing angle of the bridge converter is 120\u00ba. The supply voltage \u0752\u0be0(\u0750) = 200\u07e8sin (100\u07e8\u0750) V, R=20 \u2126, E=800 V. The inductor L is large enough to make the output current IL a smooth dc current. Switches are lossless. The real power fed back to the source, in kW, is __________.",
    "keywords": [
      "firing angle",
      "full-bridge"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q46",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "46",
    "problem_type": "inverter",
    "problem_text": "Q.46 A three-phase Voltage Source Inverter (VSI) as shown in the figure is feeding a delta connected resistive load of 30 \u2126/phase. If it is fed from a 600 V battery, with 180o conduction of solid-state devices, the power consumed by the load, in kW, is __________. Load vm T1 T2 T3 T4 Bridge R=20\uf057 L E=800V + - IL GATE 2016 Electrical Engineering Set 2 (2nd stage) EE 11/12",
    "keywords": [
      "inverter",
      "voltage source inverter",
      "VSI"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2016_q47",
    "source": "GATE Official",
    "year": 2016,
    "question_number": "47",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.47 A DC-DC boost converter, as shown in the figure below, is used to boost 360V to 400 V, at a power of 4 kW. All devices are ideal. Considering continuous inductor current, the rms current in the solid state switch (S), in ampere, is _________.",
    "keywords": [
      "boost converter",
      "dc-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2018_q3",
    "source": "GATE Official",
    "year": 2018,
    "question_number": "3",
    "problem_type": "rectifier",
    "problem_text": "Q.3 A single phase fully controlled rectifier is supplying a load with an anti-parallel diode as shown in the figure. All switches and diodes are ideal. Which one of the following is true for instantaneous load voltage and current? o v oi L O A D (A) 0 & 0 o o v i \uf0b3 \uf03c (B) 0 & 0 o o v i \uf03c \uf03c (C) 0 & 0 o o v i \uf0b3 \uf0b3 (D) 0 & 0 o o v i \uf03c \uf0b3",
    "keywords": [
      "rectifier",
      "controlled rectifier"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2018_q4",
    "source": "GATE Official",
    "year": 2018,
    "question_number": "4",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.4 Four power semiconductor devices are shown in the figure along with their relevant terminals. The device(s) that can carry dc current continuously in the direction shown when gated appropriately is (are) I I G MT1 MT2 A K G Thyristor Triac G D S I MOSFET A K G GTO I (A) Triac only (B) Triac and MOSFET (C) Triac and GTO (D) Thyristor and Triac GATE 2018 ELECTRICAL ENGINEERING EE 2/15",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2018_q38",
    "source": "GATE Official",
    "year": 2018,
    "question_number": "38",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.38 Consider the two continuous-time signals defined below: 1 2 , 1 1 1 , 1 1 ( ) , ( ) 0, otherwise 0 , otherwise t t t t x t x t \uf0ec \uf0ec \uf02d\uf0a3\uf0a3 \uf02d \uf02d\uf0a3\uf0a3 \uf03d \uf03d \uf0ed \uf0ed \uf0ee \uf0ee These signals are sampled with a sampling period of T = 0.25 seconds to obtain discrete- time signals 1[ ] x n and 2[ ] x n , respectively. Which one of the following statements is true? (A) The energy of 1[ ] x n is greater than the energy of 2[ ] x n . (B) The energy of 2[ ] x n is greater than the energy of 1[ ] x n . (C) 1[ ] x n and 2[ ] x n have equal energies. (D) Neither 1[ ] x n nor 2[ ] x n is a finite-energy signal.",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2018_q49",
    "source": "GATE Official",
    "year": 2018,
    "question_number": "49",
    "problem_type": "rectifier",
    "problem_text": "Q.49 A phase controlled single phase rectifier, supplied by an AC source, feeds power to an R-L-E load as shown in the figure. The rectifier output voltage has an average value given by Vo= \ud835\udc49\ud835\udc5a 2\ud835\udf0b (3 + cos \uf061), where\u2061\ud835\udc49\ud835\udc5a= 80\ud835\udf0b volts and \ud835\udefc is the firing angle. If the power delivered to the lossless battery is 1600 W, \ud835\udefc in degree is________ (up to 2 decimal places). Vm sin(\u03c9t) VO 2 \u2126 10 mH 80 V + - + - Battery GATE 2018 ELECTRICAL ENGINEERING EE 14/15",
    "keywords": [
      "rectifier",
      "firing angle"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2018_q50",
    "source": "GATE Official",
    "year": 2018,
    "question_number": "50",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.50 The figure shows two buck converters connected in parallel. The common input dc voltage for the converters has a value of 100 V. The converters have inductors of identical value. The load resistance is 1 \uf057. The capacitor voltage has negligible ripple. Both converters operate in the continuous conduction mode. The switching frequency is 1 kHz, and the switch control signals are as shown. The circuit operates in the steady state. Assuming that the converters share the load equally, the average value of \ud835\udc56\ud835\udc461, the current of switch S1 (in Ampere), is _____ (up to 2 decimal places). + - iS1 S1 S2 C 1\uf057 L L 100 V t 0 0.5 ms 1 ms t Switch control signals S1 S2",
    "keywords": [
      "buck converter",
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2018_q53",
    "source": "GATE Official",
    "year": 2018,
    "question_number": "53",
    "problem_type": "general",
    "problem_text": "Q.53 A dc to dc converter shown in the figure is charging a battery bank, B2 whose voltage is constant at 150 V. B1 is another battery bank whose voltage is constant at 50 V. The value of the inductor, L is 5 mH and the ideal switch, S is operated with a switching frequency of 5 kHz with a duty ratio of 0.4. Once the circuit has attained steady state and assuming the diode D to be ideal, the power transferred from B1 to B2 (in Watt) is ___________ (up to 2 decimal places). L = 5 mH S D + _ + _ 50 V 150 V iL B1 B2 GATE 2018 ELECTRICAL ENGINEERING EE 15/15",
    "keywords": [
      "duty ratio"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2019_q13",
    "source": "GATE Official",
    "year": 2019,
    "question_number": "13",
    "problem_type": "rectifier",
    "problem_text": "Q13 Qi4 Qis A six-pulse thyristor bridge rectifier is connected to a balanced three-phase, 50 Hz AC source. Assuming that the DC output current of the rectifier is constant, the lowest harmonic component in the AC input current is (A) 100 Hz (B) 150 Hz (C) 250 Hz (D) 300 Hz The parameter of an equivalent circuit of a three-phase induction motor affected by reducing the mms value of the supply voltage at the rated frequency is (A) rotor resistance (B) rotor leakage reactance (C) magnetizing reactance (D) stator resistance A three-phase synchronous motor draws 200 A from the line at unity power factor at rated load. Considering the same line voltage and load, the line current at a power factor of 0.5 leading is (A) 100A (B) 200 A (\u00a9) 300A (D) 400A In the circuit shown below, the switch is closed at t= 0. The value of 6 in degrees which will give the maximum value of DC offset of the current at the time of switching is R=3.77Q L=10 mH ()=150 sin (377t + 8) (A) 60 (B) -45 (C) 90 (D) -30 The output response of a system is denoted as y(?), and its Laplace transform is given by 10 \u00a5(s)= s(s?+s+100V2)\" The steady state value of (7) is waa (B) 10\u00a52 Om (D) 1002 The open loop transfer function of a unity feedback system is given by 66) == In G(s) plane, the Nyquist plot of G(s) passes through the negative real axis at the point (A) (0.5, j0) (B) (0.75, j0) (\u00a9) \u00a91.25,j0) \u2014 @) (-1.5,j0) The characteristic equation of a linear time-invariant (LTT) system is given by A(s) = s* +353 +3s*+s+k",
    "keywords": [
      "thyristor",
      "rectifier"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2019_q25",
    "source": "GATE Official",
    "year": 2019,
    "question_number": "25",
    "problem_type": "inverter",
    "problem_text": "Q25 The Y,,; matrix of a two-bus power system having two identical parallel lines connected between them in pu is given as vy, \u2014[8 720 bus ~ 1520 \u2014j8} The magnitude of the series reactance of each line in pu (round off up to one decimal place) is . Five alternators each rated 5 MVA, 13.2 kV with 25% of reactance on its own base are connected in parallel to a busbar. The short-circuit level in MVA at the busbar is The total impedance of the secondary winding, leads, and burden of a 5 A CT is 0.01 Q. If the fault current is 20 times the rated primary current of the CT, the VA output of the CT is 0411 The rank of the matrix,M=]1 0 1], is 11 0. The output voltage of a single-phase full bridge voltage source inverter is controlled by unipolar PWM with one pulse per half cycle. For the fundamental rms component of output voltage to be 75% of DC voltage, the required pulse width in degrees (round off up to one decimal place) is 4/3 GATE 2019 Electrical Engineering (Set No)",
    "keywords": [
      "inverter",
      "pwm",
      "voltage source inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2019_q40",
    "source": "GATE Official",
    "year": 2019,
    "question_number": "40",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.40 PQ oo 01 11 10 (A)QR +S (B)QR +S (CQR+S (D) QR+S In the circuit shown below, X and Y are digital inputs, and Z is a digital output. The equivalent circuit is a xX Y \u2014y>* (A) NAND gate (B) NOR gate (C) XOR gate (D) XNOR gate ADC-DC buck converter operates in continuous conduction mode. It has 48 V input voltage, and it feeds a resistive load of 24 Q. The switching frequency of the converter is 250 Hz. If switch-on duration is 1 ms, the load power is (A)6W (B) 12 W (\u00a9) 24W (D) 48 W The line currents of a three-phase four wire system are square waves with amplitude of 100 A. These three currents are phase shifted by 120\u00b0 with respect to each other. The ms value of neutral current is (A) 0A 100 C) 100A 300A a) 8a \u00a9 \u00a9) IfA = 2xi+3yj+4zk and u=x? +y* +z\u201d, then div(wA) at (1, 1, 1) is : The probability of a resistor being defective is 0.02. There are 50 such resistors in a circuit. The probability of two or more defective resistors in the circuit (round off to two decimal places) is 8/3 GATE 2019 Electrical Engineering (Set No)",
    "keywords": [
      "buck converter",
      "dc-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2019_q55",
    "source": "GATE Official",
    "year": 2019,
    "question_number": "55",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q55 In a DC-DC boost converter, the duty ratio is controlled to regulate the output voltage at 48 V. The input DC voltage is 24 V. The output power is 120 W. The switching frequency is 50 kHz. Assume ideal components and a very large output filter capacitor. The converter operates at the boundary between continuous and discontinuous conduction modes. The value of the boost inductor (in 1H) is A fully-controlled three-phase bridge converter is working from a 415 V, 50 Hz AC supply. It is supplying constant current of 100 A at 400 V to a DC load. Assume large inductive smoothing and neglect overlap. The rms value of the AC line current in amperes (round off to two decimal places) is A single-phase fully-controlled thyristor converter is used to obtain an average voltage of 180 V with 10 A constant current to feed a DC load. It is fed from single-phase AC supply of 230 V, 50 Hz. Neglect the source impedance. The power factor (round off to two decimal places) of AC mains is : 1/13 om om mom mom mel O/o;o};]o]o ={/=/=/2]e= 0.095 to 0.105 100 to 100 100 to 100 111.0 to 115.0 a on | 2 afd eo] o ce =] oe ae ad a kK < z NAT NAT NAT NAT NAT w N = Qa p E AORC bi Q p w wo 5S > 0.25 to 0.27 45 to 45 5S > 0.45 to 0.47 N 5S ba 6 Eo ! ! | 2 | o | 2 | | |? | Ww 5 5 5 5 5 > E EE E N 5 2 E 5 5 5S > eal oO 5S bat a w w uw wn oy w N SIE|ElE S374 /]/4]4 al wn 5 bay =< =< =< =< <a",
    "keywords": [
      "thyristor",
      "boost converter",
      "duty ratio",
      "dc-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2021_q7",
    "source": "GATE Official",
    "year": 2021,
    "question_number": "7",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q7 Two discrete-time linear time-invariant systems with impulse responses h {n]=6[n-1]+6[n+1] ana h,[n] = [n]+ d[n-1] are connected in cascade, where 6[n] is the Kronecker delta. The impulse response of the cascaded system is (A) O[n\u20142]+d6[n+1] \u00ae) O[n\u20141J6[n]+ d[n +1]d[n -1] \u00a9 O[n\u20142]+6[n\u2014-1]+ 6[1]+ 6[n +1] \u00a9) O[n]6[n \u2014-1]+ 6[n\u20142]6[n +1] EE - Copyright \u00a9 GATE 2021 Page 10 of 30 Electrical Engineering (EE) Qs Consider the table given: Constructional feature Machine type Mitigation (P) Damper bars (S) Induction motor | (X) Hunting (Q) Skewed rotor slots (1) Transformer | (\u00a5) Magnetic locking (R) Compensating (U) Synchronous (Z) Armature reaction winding machine (V) DC machine The correct combination that relates the constructional feature, machine type and mitigation is (A) P-V-X, Q-U-Z, R-T-Y @) P-U-X, Q-S-Y, R-V-Z \u00a9 P-T-Y, Q-V-Z, R-S-X \u00a9) P-U-X, Q-V-Y, R-T-Z",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2021_q37",
    "source": "GATE Official",
    "year": 2021,
    "question_number": "37",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.37 A counter is constructed with three D flip-flops. The input-output pairs are named (Do, Qo), (D1, Qi), and (D2, Q2), where the subscript 0 denotes the least significant bit. The output sequence is desired to be the Gray-code sequence 000, 001, 011, 010, 110, 111, 101, and 100, repeating periodically. Note that the bits are listed in the",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2021_q52",
    "source": "GATE Official",
    "year": 2021,
    "question_number": "52",
    "problem_type": "inverter",
    "problem_text": "Q.52 A CMOS Schmitt-trigger inverter has a low output level of 0 V and a high output level of 5 V. It has input thresholds of 1.6 V and 2.4 V. The input capacitance and output resistance of the Schmitt-trigger are negligible. The frequency of the oscillator shown is Hz. (Round off to 2 decimal places.) 10 k",
    "keywords": [
      "inverter"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2021_q53",
    "source": "GATE Official",
    "year": 2021,
    "question_number": "53",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q53 Consider the boost converter shown. Switch Q is operating at 25 kHz with a duty cycle of 0.6. Assume the diode and switch to be ideal. Under steady- state condition, the average resistance R,, as seen by the source is Q. (Round off to 2 decimal places.) lmH D 1I5sV(t) QL 00pE 100 Rin EE - Copyright \u00a9 GATE 2021 Page 29 of 30 Graduate Aptitude Test in Engineering 2021 Electrical Engineering (EE)",
    "keywords": [
      "boost converter",
      "duty cycle"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2021_q54",
    "source": "GATE Official",
    "year": 2021,
    "question_number": "54",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.54 Consider the buck-boost converter shown. Switch Q is operating at 25 kHz and 0.75 duty-cycle. Assume diode and switch to be ideal. Under steady- state condition, the average current flowing through the inductor is",
    "keywords": [
      "boost converter",
      "buck-boost"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2021_q55",
    "source": "GATE Official",
    "year": 2021,
    "question_number": "55",
    "problem_type": "inverter",
    "problem_text": "Q.55 A single-phase full-bridge inverter fed by a 325 V DC produces a symmetric quasi-square waveform across \u2018ab\u2019 as shown. To achieve a modulation index of 0.8, the angle @ expressed in degrees should be (Round off to 2 decimal places.) (Modulation index is defined as the ratio of the peak of the fundamental component of V_,, to the applied DC value.) END OF THE QUESTION PAPER EE - Copyright \u00a9 GATE 2021 Page 30 of 30 GATE 2021 Answer Key for Electrical Engineering (EE) Graduate Aptitude Test in Engineering (GATE 2021) Subject/Paper: Electrical Engineering (EE) Question Type Section Negative MCQ/MSQ/NAT Name Key/Range GATE 2021 Answer Key for Electrical Engineering (EE) Question Type i Negative MCQ/MSQ/NAT Nx 389 to 391 29.00 to 31.00 N x GATE 2021 Answer Key for Electrical Engineering (EE) Question Type Negative MCQ/MSQ/NAT w a w N 10.80 to 11.00 9.50 to 9.60 g",
    "keywords": [
      "inverter",
      "full-bridge"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q8",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "8",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.8 The price of an item is 10% cheaper in an online store S compared to the price at another online store M. Store S charges \u20b9 150 for delivery. There are no delivery charges for orders from the store M. A person bought the item from the store S and saved \u20b9 100. What is the price of the item at the online store S (in \u20b9) if there are no other charges than what is described above? (A) 2500 (B) 2250 (C) 1750 (D) 1500 Page 9 of 36",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q22",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "22",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.22 A charger supplies 100 W at 20 V for charging the battery of a laptop. The power devices, used in the converter inside the charger, operate at a switching frequency of 200 kHz. Which power device is best suited for this purpose? (A) IGBT (B) Thyristor (C) MOSFET (D) BJT GATE 2022 Electrical Engineering (EE) Page 17 of 36",
    "keywords": [
      "thyristor",
      "IGBT"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q29",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "29",
    "problem_type": "general",
    "problem_text": "Q.29 The maximum clock frequency in MHz of a 4-stage ripple counter, utilizing flip- flops, with each flip-flop having a propagation delay of 20 ns, is ___________. (round off to one decimal place)",
    "keywords": [
      "ripple"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q32",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "32",
    "problem_type": "rectifier",
    "problem_text": "Q.32 A single-phase full-bridge diode rectifier feeds a resistive load of 50 \u03a9 from a 200 V, 50 Hz single phase AC supply. If the diodes are ideal, then the active power, in watts, drawn by the load is _____________. (round off to nearest integer).",
    "keywords": [
      "rectifier",
      "full-bridge"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q33",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "33",
    "problem_type": "rectifier",
    "problem_text": "Q.33 The voltage at the input of an AC-DC rectifier is given by \ud835\udc63(\ud835\udc61) = 230\u221a2 sin \ud835\udf14\ud835\udc61 where \ud835\udf14= 2\ud835\udf0b\u00d7 50 rad/s. The input current drawn by the rectifier is given by \ud835\udc56(\ud835\udc61) = 10 sin \u1240\ud835\udf14\ud835\udc61\u2212 \u0c17 \u0b37\u1241+ 4 sin \u12403\ud835\udf14\ud835\udc61\u2212 \u0c17 \u0b3a\u1241+ 3sin \u12405\ud835\udf14\ud835\udc61\u2212 \u0c17 \u0b37\u1241. The input power factor, (rounded off to two decimal places), is, _________________ lag.",
    "keywords": [
      "rectifier",
      "ac-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q49",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "49",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.49 The discrete time Fourier series representation of a signal \ud835\udc65[\ud835\udc5b] with period \ud835\udc41 is written as \ud835\udc65[\ud835\udc5b] = \u2211 \ud835\udc4e\u0bde\ud835\udc52\u0bdd(\u0b36\u0bde\u0be1\u0c17\u0bc7) \u2044 \u0bc7\u0b3f\u0b35 \u0bde\u0b40\u0b34 . A discrete time periodic signal with period \ud835\udc41= 3, has the non-zero Fourier series coefficients: \ud835\udc4e\u0b3f\u0b37= 2 and \ud835\udc4e\u0b38= 1. The signal is (A) 2 + 2\ud835\udc52\u0b3f\u1240\u0bdd\u0c2e\u0d0f \u0c32\u0be1\u1241cos \u0d6c2\ud835\udf0b 6 \ud835\udc5b\u0d70 (B) 1 + 2\ud835\udc52\u1240\u0bdd\u0c2e\u0d0f \u0c32\u0be1\u1241cos \u0d6c2\ud835\udf0b 6 \ud835\udc5b\u0d70 (C) 1 + 2\ud835\udc52\u1240\u0bdd\u0c2e\u0d0f \u0c2f\u0be1\u1241cos \u0d6c2\ud835\udf0b 6 \ud835\udc5b\u0d70 (D) 2 + 2\ud835\udc52\u1240\u0bdd\u0c2e\u0d0f \u0c32\u0be1\u1241cos \u0d6c2\ud835\udf0b 6 \ud835\udc5b\u0d70 GATE 2022 Electrical Engineering (EE) Page 30 of 36",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q58",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "58",
    "problem_type": "inverter",
    "problem_text": "Q.58 Consider an ideal full-bridge single-phase DC-AC inverter with a DC bus voltage magnitude of 1000 V. The inverter output voltage \ud835\udc63(\ud835\udc61) shown below, is obtained when diagonal switches of the inverter are switched with 50 % duty cycle. The inverter feeds a load with a sinusoidal current given by, \ud835\udc56(\ud835\udc61) = 10 sin(\ud835\udf14\ud835\udc61\u2212 \u0c17 \u0b37) A, where \ud835\udf14= \u0b36\u0c17 \u0bcd . The active power, in watts, delivered to the load is _________. (round off to nearest integer)",
    "keywords": [
      "inverter",
      "duty cycle",
      "dc-ac",
      "full-bridge"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q59",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "59",
    "problem_type": "rectifier",
    "problem_text": "Q.59 For the ideal AC-DC rectifier circuit shown in the figure below, the load current magnitude is Idc = 15 A and is ripple free. The thyristors are fired with a delay angle of 45o. The amplitude of the fundamental component of the source current, in amperes, is __________. (round off to two decimal places)",
    "keywords": [
      "thyristor",
      "rectifier",
      "ripple",
      "ac-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q60",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "60",
    "problem_type": "pwm_control",
    "problem_text": "Q.60 A 3-phase grid-connected voltage source converter with DC link voltage of 1000 V is switched using sinusoidal Pulse Width Modulation (PWM) technique. If the grid phase current is 10 A and the 3-phase complex power supplied by the converter is given by (\u22124000 \u2212\ud835\udc573000) VA, then the modulation index used in sinusoidal PWM is ___________. (round off to two decimal places) GATE 2022 Electrical Engineering (EE) Page 35 of 36",
    "keywords": [
      "pwm",
      "pulse width modulation"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2022_q61",
    "source": "GATE Official",
    "year": 2022,
    "question_number": "61",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.61 The steady state current flowing through the inductor of a DC-DC buck boost converter is given in the figure below. If the peak-to-peak ripple in the output voltage of the converter is 1 V, then the value of the output capacitor, in \u00b5F, is _______________. (round off to nearest integer)",
    "keywords": [
      "ripple",
      "dc-dc"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q8",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "8",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.8 Which one of the options does NOT describe the passage below or follow from it? We tend to think of cancer as a \u2018modern\u2019 illness because its metaphors are so modern. It is a disease of overproduction, of sudden growth, a growth that is unstoppable, tipped into the abyss of no control. Modern cell biology encourages us to imagine the cell as a molecular machine. Cancer is that machine unable to quench its intial command (to grow) and thus transform into an indestructible, self-propelled automaton. [Adapted from The Emperor of All Maladies by Siddhartha Mukherjee] (A) It is a reflection of why cancer seems so modern to most of us. (B) It tells us that modern cell biology uses and promotes metaphors of machinery. (C) Modern cell biology encourages metaphors of machinery, and cancer is often imagined as a machine. (D) Modern cell biology never uses figurative language, such as metaphors, to describe or explain anything. Electrical Engineering (EE) Page 8 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q17",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "17",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.17 A continuous-time system that is initially at rest is described by \ud835\udc51\ud835\udc66(\ud835\udc61) \ud835\udc51\ud835\udc61 + 3\ud835\udc66(\ud835\udc61) = 2\ud835\udc65(\ud835\udc61), where \ud835\udc65(\ud835\udc61) is the input voltage and \ud835\udc66(\ud835\udc61) is the output voltage. The impulse response of the system is (A) 3\ud835\udc52\u22122\ud835\udc61 (B) 1 3 \ud835\udc52\u22122\ud835\udc61\ud835\udc62(\ud835\udc61) (C) 2\ud835\udc52\u22123\ud835\udc61\ud835\udc62(\ud835\udc61) (D) 2\ud835\udc52\u22123\ud835\udc61 Electrical Engineering (EE) Page 15 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q19",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "19",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.19 The \ud835\udc4d-transform of a discrete signal \ud835\udc65[\ud835\udc5b] is \ud835\udc4b(\ud835\udc67) = 4\ud835\udc67 (\ud835\udc67\u22121 5)(\ud835\udc67\u22122 3)(\ud835\udc67\u22123) with \ud835\udc45\ud835\udc42\ud835\udc36= \ud835\udc45 . Which one of the following statements is true? (A) Discrete-time Fourier transform of x[n] converges if R is |\ud835\udc67| > 3 (B) Discrete-time Fourier transform of x[n] converges if R is 2 3 < |\ud835\udc67| < 3 (C) Discrete-time Fourier transform of x[n] converges if R is such that x[n] is a left- sided sequence (D) Discrete-time Fourier transform of x[n] converges if R is such that x[n] is a right- sided sequence Electrical Engineering (EE) Page 16 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q22",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "22",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.22 The four stator conductors (A, A\uf0a2, B and B\uf0a2) of a rotating machine are carrying DC currents of the same value, the directions of which are shown in the figure (i). The rotor coils a-a\uf0a2 and b-b\uf0a2 are formed by connecting the back ends of conductors \u2018a\u2019 and \u2018a\uf0a2\u2019 and \u2018b\u2019 and \u2018b\uf0a2\u2019, respectively, as shown in figure (ii). The e.m.f. induced in coil a-a\uf0a2 and coil b-b\uf0a2 are denoted by Ea-a\uf0a2 and Eb-b\uf0a2, respectively. If the rotor is rotated at uniform angular speed \uf077 rad/s in the clockwise direction then which of the following correctly describes the Ea-a\uf0a2 and Eb-b\uf0a2 ? figure (i): cross-sectional view figure (ii): rotor winding connection diagram (A) Ea-a\uf0a2 and Eb-b\uf0a2 have finite magnitudes and are in the same phase (B) Ea-a\uf0a2 and Eb-b\uf0a2 have finite magnitudes with Eb-b\uf0a2 leading Ea-a\uf0a2 (C) Ea-a\uf0a2 and Eb-b\uf0a2 have finite magnitudes with Ea-a\uf0a2 leading Eb-b\uf0a2 (D) Ea-a\uf0a2 = Eb-b\uf0a2 = 0 Electrical Engineering (EE) Page 19 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q23",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "23",
    "problem_type": "dc_dc_converter",
    "problem_text": "Q.23 The chopper circuit shown in figure (i) feeds power to a 5 A DC constant current source. The switching frequency of the chopper is 100 kHz. All the components can be assumed to be ideal. The gate signals of switches S1 and S2 are shown in figure (ii). Average voltage across the 5 A current source is (A) 10 V (B) 6 V (C) 12 V (D) 20 V S1 20 V + figure (i) D1 S2 D2 5 A figure (ii) Gate Signal of S1 3 time in s 5 8 10 Gate Signal of S2 0 High Low Electrical Engineering (EE) Page 20 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "chopper"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q27",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "27",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.27 Which of the following statement(s) is/are true? (A) If an LTI system is causal, it is stable (B) A discrete time LTI system is causal if and only if its response to a step input \ud835\udc62[\ud835\udc5b] is 0 for \ud835\udc5b< 0 (C) If a discrete time LTI system has an impulse response \u210e[\ud835\udc5b] of finite duration the system is stable (D) If the impulse response 0 < |\u210e[\ud835\udc5b]| < 1 for all \ud835\udc5b, then the LTI system is stable.",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q46",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "46",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.46 Consider the state-space description of an LTI system with matrices \ud835\udc34= [ 0 1 \u22121 \u22122] , \ud835\udc35= [0 1] , \ud835\udc36= [3 \u22122], \ud835\udc37= 1 For the input, sin(\ud835\udf14\ud835\udc61), \ud835\udf14> 0, the value of \ud835\udf14 for which the steady-state output of the system will be zero, is ___________ (Round off to the nearest integer). 10 V + + + 20 V 40 V 4 A, DC 2 A, DC D2 D1 D3 S Electrical Engineering (EE) Page 35 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q49",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "49",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.49 The period of the discrete-time signal \ud835\udc65[\ud835\udc5b] described by the equation below is \ud835\udc41= ___________________ (Round off to the nearest integer). \ud835\udc65[\ud835\udc5b] = 1 + 3\ud835\udc60\ud835\udc56\ud835\udc5b(15\ud835\udf0b 8 \ud835\udc5b+ 3\ud835\udf0b 4 ) \u22125sin (\ud835\udf0b 3 \ud835\udc5b\u2212\ud835\udf0b 4)",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q50",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "50",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.50 The discrete-time Fourier transform of a signal \ud835\udc65[\ud835\udc5b] is \ud835\udc4b(\u03a9) = (1 + \ud835\udc50\ud835\udc5c\ud835\udc60\u03a9)\ud835\udc52\u2212\ud835\udc57\u03a9. Consider that \ud835\udc65\ud835\udc5d[\ud835\udc5b] is a periodic signal of period N = 5 such that \ud835\udc65\ud835\udc5d[\ud835\udc5b] = \ud835\udc65[\ud835\udc5b], for \ud835\udc5b= 0, 1 ,2 = 0, for \ud835\udc5b= 3, 4 Note that \ud835\udc65\ud835\udc5d[\ud835\udc5b] = \u2211 \ud835\udc4e\ud835\udc58\ud835\udc52\ud835\udc572\ud835\udf0b \ud835\udc41\ud835\udc58\ud835\udc5b \ud835\udc41\u22121 \ud835\udc58=0 . The magnitude of the Fourier series coefficient \ud835\udc4e3 is _______________ (Round off to 3 decimal places). Electrical Engineering (EE) Page 36 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q55",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "55",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.55 The circuit shown in the figure has reached steady state with thyristor \u2018T\u2019 in OFF condition. Assume that the latching and holding currents of the thyristor are zero. The thyristor is turned ON at t = 0 sec. The duration in microseconds for which the thyristor would conduct, before it turns off, is _____ (Round off to 2 decimal places).",
    "keywords": [
      "thyristor"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q58",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "58",
    "problem_type": "rectifier",
    "problem_text": "Q.58 The single phase rectifier consisting of three thyristors T1, T2, T3 and a diode D1 feed power to a 10 A constant current load. T1 and T3 are fired at \u03b1 = 60\u00b0 and T2 is fired at \u03b1 = 240\u00b0. The reference for \u03b1 is the positive zero crossing of Vin. The average voltage VO across the load in volts is _____ (Round off to 2 decimal places).",
    "keywords": [
      "thyristor",
      "rectifier"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  },
  {
    "id": "gate_2023_q62",
    "source": "GATE Official",
    "year": 2023,
    "question_number": "62",
    "problem_type": "thyristor_circuit",
    "problem_text": "Q.62 The closed curve shown in the figure is described by \ud835\udc5f= 1 + \ud835\udc50\ud835\udc5c\ud835\udc60\ud835\udf03, where \ud835\udc5f= \u221a\ud835\udc652 + \ud835\udc662; \ud835\udc65= \ud835\udc5f\ud835\udc50\ud835\udc5c\ud835\udc60\ud835\udf03, \ud835\udc66= \ud835\udc5f\ud835\udc60\ud835\udc56\ud835\udc5b\ud835\udf03 The magnitude of the line integral of the vector field \ud835\udc39= \u2212\ud835\udc66\ud835\udc56\u0302 + \ud835\udc65\ud835\udc57\u0302 around the closed curve is ____________ (Round off to 2 decimal places). Electrical Engineering (EE) Page 42 of 42 Organizing Institute: IIT Kanpur",
    "keywords": [
      "SCR"
    ],
    "source_verified": true,
    "source_url": "https://gate2024.iisc.ac.in/download/",
    "license": "Government of India / IISc Official"
  }
]