
bin_hdr.elf:     file format elf32-littlearm
bin_hdr.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000956c  40004030  40004030  00004030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rodata       000008d0  4000d59c  4000d59c  0000d59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00003408  4000de80  4000de80  0000de80  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  3 .data.rel     000000f0  40011288  40011288  00011288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .got          00000030  40011378  40011378  00011378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .got.plt      0000000c  400113a8  400113a8  000113a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000024  400113b4  400113b4  000113b4  2**2
                  ALLOC
  7 .ARM.attributes 0000002b  00000000  00000000  000113b4  2**0
                  CONTENTS, READONLY
  8 .comment      00000046  00000000  00000000  000113df  2**0
                  CONTENTS, READONLY
  9 .debug_info   00004d5b  00000000  00000000  00011425  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000ff4  00000000  00000000  00016180  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001724  00000000  00000000  00017174  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000001a0  00000000  00000000  00018898  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00001b3d  00000000  00000000  00018a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000019b4  00000000  00000000  0001a575  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000e04  00000000  00000000  0001bf2c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

40004030 <_start>:
_start():
40004030:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40004034:	fa000023 	blx	400040c8 <ddr3Init>
40004038:	e3a00000 	mov	r0, #0
4000403c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40004040 <cache_inv>:
cache_inv():
40004040:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004044:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40004048:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000404c:	e12fff1e 	bx	lr

40004050 <flush_l1_v6>:
flush_l1_v6():
40004050:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004054:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40004058:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000405c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40004060:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40004064:	e12fff1e 	bx	lr

40004068 <flush_l1_v7>:
flush_l1_v7():
40004068:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000406c:	f57ff05f 	dmb	sy
40004070:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40004074:	f57ff04f 	dsb	sy
40004078:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000407c:	e12fff1e 	bx	lr

40004080 <changeResetVecBase>:
changeResetVecBase():
40004080:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40004084:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40004088:	e1811000 	orr	r1, r1, r0
4000408c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40004090:	f57ff04f 	dsb	sy
40004094:	e12fff1e 	bx	lr

40004098 <setCPSR>:
setCPSR():
40004098:	e10f1000 	mrs	r1, CPSR
4000409c:	e3c11c01 	bic	r1, r1, #256	; 0x100
400040a0:	e1811000 	orr	r1, r1, r0
400040a4:	e122f001 	msr	CPSR_x, r1
400040a8:	e12fff1e 	bx	lr

400040ac <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
400040ac:	b480      	push	{r7}
400040ae:	b085      	sub	sp, #20
400040b0:	af00      	add	r7, sp, #0
400040b2:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
400040b4:	687b      	ldr	r3, [r7, #4]
400040b6:	681b      	ldr	r3, [r3, #0]
400040b8:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
400040ba:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:392
}
400040bc:	4618      	mov	r0, r3
400040be:	f107 0714 	add.w	r7, r7, #20
400040c2:	46bd      	mov	sp, r7
400040c4:	bc80      	pop	{r7}
400040c6:	4770      	bx	lr

400040c8 <ddr3Init>:
ddr3Init():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:112
* Notes:
* Returns:	None.
*/

MV_U32 ddr3Init(void)
{
400040c8:	b590      	push	{r4, r7, lr}
400040ca:	b0a3      	sub	sp, #140	; 0x8c
400040cc:	af04      	add	r7, sp, #16
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:114
	MV_U32 uiTargetFreq, uiEcc;
	MV_U32 uiReg = 0;
400040ce:	f04f 0300 	mov.w	r3, #0
400040d2:	673b      	str	r3, [r7, #112]	; 0x70
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:117
	MV_U32 uiCpuFreq, uiFabOpt, uiHClkTimePs, socNum, uiScrubOffs, uiScrubSize;
	MV_U32 auWinBackup[16];
	MV_BOOL bDQSCLKAligned = FALSE;
400040d4:	f04f 0300 	mov.w	r3, #0
400040d8:	66fb      	str	r3, [r7, #108]	; 0x6c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:118
	MV_BOOL bPLLWAPatch = FALSE;
400040da:	f04f 0300 	mov.w	r3, #0
400040de:	66bb      	str	r3, [r7, #104]	; 0x68
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:119
	MV_U32	uiDdrWidth = BUS_WIDTH;
400040e0:	f04f 0310 	mov.w	r3, #16
400040e4:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:123

	/* SoC/Board special Initializtions */

	uiFabOpt = ddr3GetFabOpt();
400040e6:	f000 f999 	bl	4000441c <ddr3GetFabOpt>
400040ea:	6778      	str	r0, [r7, #116]	; 0x74
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:129

#ifdef SPD_SUPPORT
	/* Twsi Init */
	{
		MV_TWSI_ADDR slave;
		slave.type = ADDR7_BIT;
400040ec:	f04f 0300 	mov.w	r3, #0
400040f0:	713b      	strb	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:130
		slave.address = 0;
400040f2:	f04f 0300 	mov.w	r3, #0
400040f6:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:131
		mvTwsiInit(0, CONFIG_SYS_I2C_SPEED, CONFIG_SYS_TCLK, &slave, 0);
400040f8:	463b      	mov	r3, r7
400040fa:	f04f 0200 	mov.w	r2, #0
400040fe:	9200      	str	r2, [sp, #0]
40004100:	f04f 0000 	mov.w	r0, #0
40004104:	f248 61a0 	movw	r1, #34464	; 0x86a0
40004108:	f2c0 0101 	movt	r1, #1
4000410c:	f44f 4242 	mov.w	r2, #49664	; 0xc200
40004110:	f6c0 32eb 	movt	r2, #3051	; 0xbeb
40004114:	f001 f842 	bl	4000519c <mvTwsiInit>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:157
	MV_REG_WRITE(0x41b00, (((0x48 & 0x3fff) << 16) | 0x8080));
#endif

#ifdef MV88F67XX
	/* Check is its A370 A0 */
	if (mvCtrlRevGet() == 0)
40004118:	f000 fc0e 	bl	40004938 <mvCtrlRevGet>
4000411c:	4603      	mov	r3, r0
4000411e:	2b00      	cmp	r3, #0
40004120:	d101      	bne.n	40004126 <ddr3Init+0x5e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:159
	/* Armada 370 - Must Run the sram reconfig WA */
	sramConfig();
40004122:	f001 fd91 	bl	40005c48 <sramConfig>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:162
#endif

	mvUartInit();
40004126:	f000 fd6d 	bl	40004c04 <mvUartInit>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:163
	ddr3PrintVersion();
4000412a:	f003 fc13 	bl	40007954 <ddr3PrintVersion>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:164
	DEBUG_INIT_S("0 \n");
4000412e:	4ba6      	ldr	r3, [pc, #664]	; (400043c8 <ddr3Init+0x300>)
40004130:	447b      	add	r3, pc
40004132:	4618      	mov	r0, r3
40004134:	f000 fde6 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:167
	/* Lib version 2.16 */

	uiFabOpt = ddr3GetFabOpt();
40004138:	f000 f970 	bl	4000441c <ddr3GetFabOpt>
4000413c:	6778      	str	r0, [r7, #116]	; 0x74
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:169

	if (bPLLWAPatch) {
4000413e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
40004140:	2b00      	cmp	r3, #0
40004142:	d00e      	beq.n	40004162 <ddr3Init+0x9a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:170
		DEBUG_INIT_C("DDR3 Training Sequence - Fabric DFS to: ", uiFabOpt, 1);
40004144:	4ba1      	ldr	r3, [pc, #644]	; (400043cc <ddr3Init+0x304>)
40004146:	447b      	add	r3, pc
40004148:	4618      	mov	r0, r3
4000414a:	f000 fddb 	bl	40004d04 <putstring>
4000414e:	6f78      	ldr	r0, [r7, #116]	; 0x74
40004150:	f04f 0101 	mov.w	r1, #1
40004154:	f000 fdf6 	bl	40004d44 <putdata>
40004158:	4b9d      	ldr	r3, [pc, #628]	; (400043d0 <ddr3Init+0x308>)
4000415a:	447b      	add	r3, pc
4000415c:	4618      	mov	r0, r3
4000415e:	f000 fdd1 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:174
	}

	/* Switching CPU to MRVL ID */
	socNum = (MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR) & SAR1_CPU_CORE_MASK) >> SAR1_CPU_CORE_OFFSET;
40004162:	f248 2034 	movw	r0, #33332	; 0x8234
40004166:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000416a:	f7ff ff9f 	bl	400040ac <MV_MEMIO_LE32_READ>
4000416e:	4603      	mov	r3, r0
40004170:	f003 0318 	and.w	r3, r3, #24
40004174:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40004178:	667b      	str	r3, [r7, #100]	; 0x64
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:175
	switch (socNum) {
4000417a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
4000417c:	2b01      	cmp	r3, #1
4000417e:	d01b      	beq.n	400041b8 <ddr3Init+0xf0>
40004180:	2b01      	cmp	r3, #1
40004182:	d325      	bcc.n	400041d0 <ddr3Init+0x108>
40004184:	2b03      	cmp	r3, #3
40004186:	d130      	bne.n	400041ea <ddr3Init+0x122>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:177
	case 0x3:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(3), CPU_MRVL_ID_OFFSET);
40004188:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
4000418c:	f2cd 0302 	movt	r3, #53250	; 0xd002
40004190:	f44f 52d8 	mov.w	r2, #6912	; 0x1b00
40004194:	f2cd 0202 	movt	r2, #53250	; 0xd002
40004198:	6812      	ldr	r2, [r2, #0]
4000419a:	f042 0210 	orr.w	r2, r2, #16
4000419e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:178
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(2), CPU_MRVL_ID_OFFSET);
400041a0:	f44f 53d0 	mov.w	r3, #6656	; 0x1a00
400041a4:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041a8:	f44f 52d0 	mov.w	r2, #6656	; 0x1a00
400041ac:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041b0:	6812      	ldr	r2, [r2, #0]
400041b2:	f042 0210 	orr.w	r2, r2, #16
400041b6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:180
	case 0x1:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(1), CPU_MRVL_ID_OFFSET);
400041b8:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
400041bc:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041c0:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
400041c4:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041c8:	6812      	ldr	r2, [r2, #0]
400041ca:	f042 0210 	orr.w	r2, r2, #16
400041ce:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:182
	case 0x0:
		MV_REG_BIT_SET(CPU_CONFIGURATION_REG(0), CPU_MRVL_ID_OFFSET);
400041d0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
400041d4:	f2cd 0302 	movt	r3, #53250	; 0xd002
400041d8:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
400041dc:	f2cd 0202 	movt	r2, #53250	; 0xd002
400041e0:	6812      	ldr	r2, [r2, #0]
400041e2:	f042 0210 	orr.w	r2, r2, #16
400041e6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:184
	default:
	break;
400041e8:	e7ff      	b.n	400041ea <ddr3Init+0x122>
400041ea:	bf00      	nop
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:188
	}

	/* Power down deskew PLL */
	uiReg = (MV_REG_READ(REG_DDRPHY_APLL_CTRL_ADDR) & ~(1<<25));	/* 0x18780 [25]  */
400041ec:	f248 7080 	movw	r0, #34688	; 0x8780
400041f0:	f2cd 0001 	movt	r0, #53249	; 0xd001
400041f4:	f7ff ff5a 	bl	400040ac <MV_MEMIO_LE32_READ>
400041f8:	4603      	mov	r3, r0
400041fa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
400041fe:	673b      	str	r3, [r7, #112]	; 0x70
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:189
	MV_REG_WRITE(REG_DDRPHY_APLL_CTRL_ADDR, uiReg);
40004200:	f248 7380 	movw	r3, #34688	; 0x8780
40004204:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004208:	6f3a      	ldr	r2, [r7, #112]	; 0x70
4000420a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:194
	
	/************************************************************************************/
	/* Stage 0 - Set board configuration 												*/
	/************************************************************************************/
	uiCpuFreq = ddr3GetCpuFreq();
4000420c:	f000 f8ee 	bl	400043ec <ddr3GetCpuFreq>
40004210:	6638      	str	r0, [r7, #96]	; 0x60
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:196
	
	if(uiFabOpt > FAB_OPT)
40004212:	6f7b      	ldr	r3, [r7, #116]	; 0x74
40004214:	2b15      	cmp	r3, #21
40004216:	d902      	bls.n	4000421e <ddr3Init+0x156>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:197
		uiFabOpt = FAB_OPT - 1;
40004218:	f04f 0314 	mov.w	r3, #20
4000421c:	677b      	str	r3, [r7, #116]	; 0x74
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:199
	
	uiTargetFreq = s_auiCpuDdrRatios[uiFabOpt][uiCpuFreq];
4000421e:	4b6d      	ldr	r3, [pc, #436]	; (400043d4 <ddr3Init+0x30c>)
40004220:	447b      	add	r3, pc
40004222:	6f7a      	ldr	r2, [r7, #116]	; 0x74
40004224:	ea4f 01c2 	mov.w	r1, r2, lsl #3
40004228:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4000422a:	188a      	adds	r2, r1, r2
4000422c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40004230:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:200
	uiHClkTimePs = s_auiCpuFabClkToHClk[uiFabOpt][uiCpuFreq];
40004232:	4b69      	ldr	r3, [pc, #420]	; (400043d8 <ddr3Init+0x310>)
40004234:	447b      	add	r3, pc
40004236:	6f7a      	ldr	r2, [r7, #116]	; 0x74
40004238:	ea4f 01c2 	mov.w	r1, r2, lsl #3
4000423c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4000423e:	188a      	adds	r2, r1, r2
40004240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40004244:	65bb      	str	r3, [r7, #88]	; 0x58
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:201
	if ((uiTargetFreq == 0) || (uiHClkTimePs == 0)) {
40004246:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
40004248:	2b00      	cmp	r3, #0
4000424a:	d002      	beq.n	40004252 <ddr3Init+0x18a>
4000424c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000424e:	2b00      	cmp	r3, #0
40004250:	d107      	bne.n	40004262 <ddr3Init+0x19a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:202
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED - Wrong Sample at Reset Configurations \n"); 
40004252:	4b62      	ldr	r3, [pc, #392]	; (400043dc <ddr3Init+0x314>)
40004254:	447b      	add	r3, pc
40004256:	4618      	mov	r0, r3
40004258:	f000 fd54 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:203
		return MV_FAIL;
4000425c:	f04f 0301 	mov.w	r3, #1
40004260:	e0aa      	b.n	400043b8 <ddr3Init+0x2f0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:210

#if defined(ECC_SUPPORT)
	uiScrubOffs = U_BOOT_START_ADDR;
	uiScrubSize = U_BOOT_SCRUB_SIZE;
#endif
	uiEcc = DRAM_ECC;
40004262:	f04f 0300 	mov.w	r3, #0
40004266:	657b      	str	r3, [r7, #84]	; 0x54
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:223
#ifdef DQS_CLK_ALIGNED
	bDQSCLKAligned = TRUE;
#endif

	/* Check if DRAM is already initialized  */
	if (MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR) & (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS)) {
40004268:	f248 20d0 	movw	r0, #33488	; 0x82d0
4000426c:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004270:	f7ff ff1c 	bl	400040ac <MV_MEMIO_LE32_READ>
40004274:	4603      	mov	r3, r0
40004276:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
4000427a:	2b00      	cmp	r3, #0
4000427c:	d007      	beq.n	4000428e <ddr3Init+0x1c6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:224
		DEBUG_INIT_S("DDR3 Training Sequence - 2nd boot - Skip \n");
4000427e:	4b58      	ldr	r3, [pc, #352]	; (400043e0 <ddr3Init+0x318>)
40004280:	447b      	add	r3, pc
40004282:	4618      	mov	r0, r3
40004284:	f000 fd3e 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:225
		return MV_OK;
40004288:	f04f 0300 	mov.w	r3, #0
4000428c:	e094      	b.n	400043b8 <ddr3Init+0x2f0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:258
	}
#endif
#endif

#ifdef DUNIT_SPD
	if (MV_OK != ddr3DunitSetup(uiEcc, uiHClkTimePs, &uiDdrWidth)) {
4000428e:	f107 0308 	add.w	r3, r7, #8
40004292:	6d78      	ldr	r0, [r7, #84]	; 0x54
40004294:	6db9      	ldr	r1, [r7, #88]	; 0x58
40004296:	461a      	mov	r2, r3
40004298:	f002 f842 	bl	40006320 <ddr3DunitSetup>
4000429c:	4603      	mov	r3, r0
4000429e:	2b00      	cmp	r3, #0
400042a0:	d007      	beq.n	400042b2 <ddr3Init+0x1ea>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:259
		DEBUG_INIT_S("DDR3 Training Sequence - FAILED (ddr3 Dunit Setup) \n");
400042a2:	4b50      	ldr	r3, [pc, #320]	; (400043e4 <ddr3Init+0x31c>)
400042a4:	447b      	add	r3, pc
400042a6:	4618      	mov	r0, r3
400042a8:	f000 fd2c 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:260
		return MV_FAIL;
400042ac:	f04f 0301 	mov.w	r3, #1
400042b0:	e082      	b.n	400043b8 <ddr3Init+0x2f0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:265
	}
#endif

	/* Set X-BAR windows for the training sequence */
	ddr3SaveAndSetTrainingWindows(auWinBackup);
400042b2:	f107 030c 	add.w	r3, r7, #12
400042b6:	4618      	mov	r0, r3
400042b8:	f000 fb52 	bl	40004960 <ddr3SaveAndSetTrainingWindows>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:268

	/* Memory interface initializations */
	MV_REG_WRITE(REG_DRAM_AXI_CTRL_ADDR, 0x00000100); 	/* 0x14A8 - AXI Control Register */
400042bc:	f241 43a8 	movw	r3, #5288	; 0x14a8
400042c0:	f2cd 0300 	movt	r3, #53248	; 0xd000
400042c4:	f44f 7280 	mov.w	r2, #256	; 0x100
400042c8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:269
	MV_REG_WRITE(REG_CDI_CONFIG_ADDR, 0x00000006);
400042ca:	f44f 7308 	mov.w	r3, #544	; 0x220
400042ce:	f2cd 0302 	movt	r3, #53250	; 0xd002
400042d2:	f04f 0206 	mov.w	r2, #6
400042d6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:271

	if ((uiDdrWidth == 64) && (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))) {
400042d8:	68bb      	ldr	r3, [r7, #8]
400042da:	2b40      	cmp	r3, #64	; 0x40
400042dc:	d118      	bne.n	40004310 <ddr3Init+0x248>
400042de:	f241 5024 	movw	r0, #5412	; 0x1524
400042e2:	f2cd 0000 	movt	r0, #53248	; 0xd000
400042e6:	f7ff fee1 	bl	400040ac <MV_MEMIO_LE32_READ>
400042ea:	4603      	mov	r3, r0
400042ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
400042f0:	2b00      	cmp	r3, #0
400042f2:	d00d      	beq.n	40004310 <ddr3Init+0x248>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:272
		MV_REG_WRITE(REG_DRAM_AXI_CTRL_ADDR, 0x00000101); 	/* 0x14A8 - AXI Control Register */
400042f4:	f241 43a8 	movw	r3, #5288	; 0x14a8
400042f8:	f2cd 0300 	movt	r3, #53248	; 0xd000
400042fc:	f240 1201 	movw	r2, #257	; 0x101
40004300:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:273
		MV_REG_WRITE(REG_CDI_CONFIG_ADDR, 0x00000007);
40004302:	f44f 7308 	mov.w	r3, #544	; 0x220
40004306:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000430a:	f04f 0207 	mov.w	r2, #7
4000430e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:294
		return MV_FAIL;
	}
#else
	/* Run DDR3 Training Sequence */
	/* DRAM Init */
	MV_REG_WRITE(REG_SDRAM_INIT_CTRL_ADDR, 0x1);
40004310:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40004314:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004318:	f04f 0201 	mov.w	r2, #1
4000431c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:296
	do {
		uiReg = ((MV_REG_READ(REG_SDRAM_INIT_CTRL_ADDR)) & (1<<REG_SDRAM_INIT_CTRL_OFFS));
4000431e:	f44f 50a4 	mov.w	r0, #5248	; 0x1480
40004322:	f2cd 0000 	movt	r0, #53248	; 0xd000
40004326:	f7ff fec1 	bl	400040ac <MV_MEMIO_LE32_READ>
4000432a:	4603      	mov	r3, r0
4000432c:	f003 0301 	and.w	r3, r3, #1
40004330:	673b      	str	r3, [r7, #112]	; 0x70
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:297
	} while (uiReg);				/* Wait for '0' */
40004332:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40004334:	2b00      	cmp	r3, #0
40004336:	d1f2      	bne.n	4000431e <ddr3Init+0x256>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:301

#if defined(MV88F78X60_Z1) || defined (MV88F67XX)
	/* MRS Command - required for AXP Z1 devices and A370 - only one set of MR registers */
	ddr3MRSCommand(0, 0, ddr3GetCSNumFromReg(), ddr3GetCSEnaFromReg());
40004338:	f000 fac4 	bl	400048c4 <ddr3GetCSNumFromReg>
4000433c:	4604      	mov	r4, r0
4000433e:	f000 faeb 	bl	40004918 <ddr3GetCSEnaFromReg>
40004342:	4603      	mov	r3, r0
40004344:	f04f 0000 	mov.w	r0, #0
40004348:	f04f 0100 	mov.w	r1, #0
4000434c:	4622      	mov	r2, r4
4000434e:	f000 f8ad 	bl	400044ac <ddr3MRSCommand>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:305
#endif
	/* ddr3 init using DDR3 HW training procedure */
	DEBUG_INIT_FULL_S("DDR3 Training Sequence - HW Training Procedure \n");
	if (MV_OK != ddr3HwTraining(uiTargetFreq, uiDdrWidth,
40004352:	68bb      	ldr	r3, [r7, #8]
40004354:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
40004356:	9200      	str	r2, [sp, #0]
40004358:	6efa      	ldr	r2, [r7, #108]	; 0x6c
4000435a:	9201      	str	r2, [sp, #4]
4000435c:	f04f 0200 	mov.w	r2, #0
40004360:	9202      	str	r2, [sp, #8]
40004362:	f04f 0201 	mov.w	r2, #1
40004366:	9203      	str	r2, [sp, #12]
40004368:	6df8      	ldr	r0, [r7, #92]	; 0x5c
4000436a:	4619      	mov	r1, r3
4000436c:	f04f 0200 	mov.w	r2, #0
40004370:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40004372:	f003 fafd 	bl	40007970 <ddr3HwTraining>
40004376:	4603      	mov	r3, r0
40004378:	2b00      	cmp	r3, #0
4000437a:	d002      	beq.n	40004382 <ddr3Init+0x2ba>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:308
		MV_FALSE, uiScrubOffs, uiScrubSize, bDQSCLKAligned, DDR3_TRAINING_DEBUG, REG_DIMM_SKIP_WL)) {
		DEBUG_INIT_FULL_S("DDR3 Training Sequence - FAILED  \n");
		return MV_FAIL;
4000437c:	f04f 0301 	mov.w	r3, #1
40004380:	e01a      	b.n	400043b8 <ddr3Init+0x2f0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:322
	uiReg = (MV_REG_READ(REG_SDRAM_CONFIG_ADDR) & ~(1 << REG_SDRAM_CONFIG_IERR_OFFS));
	MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg);		
#endif

	/* Restore and set windows */
	ddr3RestoreAndSetFinalWindows(auWinBackup);
40004382:	f107 030c 	add.w	r3, r7, #12
40004386:	4618      	mov	r0, r3
40004388:	f000 fb90 	bl	40004aac <ddr3RestoreAndSetFinalWindows>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:325

	/* Update DRAM init indication in bootROM register */
	uiReg = MV_REG_READ(REG_BOOTROM_ROUTINE_ADDR);
4000438c:	f248 20d0 	movw	r0, #33488	; 0x82d0
40004390:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004394:	f7ff fe8a 	bl	400040ac <MV_MEMIO_LE32_READ>
40004398:	6738      	str	r0, [r7, #112]	; 0x70
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:326
	MV_REG_WRITE(REG_BOOTROM_ROUTINE_ADDR, uiReg | (1 << REG_BOOTROM_ROUTINE_DRAM_INIT_OFFS));
4000439a:	f248 23d0 	movw	r3, #33488	; 0x82d0
4000439e:	f2cd 0301 	movt	r3, #53249	; 0xd001
400043a2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
400043a4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
400043a8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:346
#endif

#ifdef STATIC_TRAINING
		DEBUG_INIT_S("DDR3 Training Sequence - Ended Successfully (S) \n");
#else
		DEBUG_INIT_S("DDR3 Training Sequence - Ended Successfully \n");
400043aa:	4b0f      	ldr	r3, [pc, #60]	; (400043e8 <ddr3Init+0x320>)
400043ac:	447b      	add	r3, pc
400043ae:	4618      	mov	r0, r3
400043b0:	f000 fca8 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:349
#endif

	return MV_OK;
400043b4:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:350
}
400043b8:	4618      	mov	r0, r3
400043ba:	f107 077c 	add.w	r7, r7, #124	; 0x7c
400043be:	46bd      	mov	sp, r7
400043c0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400043c4:	4770      	bx	lr
400043c6:	bf00      	nop
400043c8:	0000949c 	muleq	r0, ip, r4
400043cc:	0000948a 	andeq	r9, r0, sl, lsl #9
400043d0:	000094a2 	andeq	r9, r0, r2, lsr #9
400043d4:	0000aa1c 	andeq	sl, r0, ip, lsl sl
400043d8:	0000a768 	andeq	sl, r0, r8, ror #14
400043dc:	000093ac 	andeq	r9, r0, ip, lsr #7
400043e0:	000093cc 	andeq	r9, r0, ip, asr #7
400043e4:	000093d4 	ldrdeq	r9, [r0], -r4
400043e8:	00009304 	andeq	r9, r0, r4, lsl #6

400043ec <ddr3GetCpuFreq>:
ddr3GetCpuFreq():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:361
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetCpuFreq(void)
{
400043ec:	b580      	push	{r7, lr}
400043ee:	b082      	sub	sp, #8
400043f0:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:365
	MV_U32 uiReg, uiCpuFreq;
		
	/* Read sample at reset setting */
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR);	/* 0x18230 [23:21] */
400043f2:	f248 2030 	movw	r0, #33328	; 0x8230
400043f6:	f2cd 0001 	movt	r0, #53249	; 0xd001
400043fa:	f7ff fe57 	bl	400040ac <MV_MEMIO_LE32_READ>
400043fe:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:371
#if defined(MV88F78X60)
	uiCpuFreq = ((uiReg & REG_SAMPLE_RESET_CPU_FREQ_MASK) >> REG_SAMPLE_RESET_CPU_FREQ_OFFS);
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR);	/* 0x18234 [20] */
	uiCpuFreq |= (((uiReg >> REG_SAMPLE_RESET_HIGH_CPU_FREQ_OFFS) & 0x1) << 3);
#elif defined(MV88F67XX)
	uiCpuFreq = ((uiReg & REG_SAMPLE_RESET_CPU_FREQ_MASK) >> REG_SAMPLE_RESET_CPU_FREQ_OFFS);
40004400:	687b      	ldr	r3, [r7, #4]
40004402:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
40004406:	ea4f 23d3 	mov.w	r3, r3, lsr #11
4000440a:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:373
#endif
	return uiCpuFreq;
4000440c:	683b      	ldr	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:374
}
4000440e:	4618      	mov	r0, r3
40004410:	f107 0708 	add.w	r7, r7, #8
40004414:	46bd      	mov	sp, r7
40004416:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000441a:	4770      	bx	lr

4000441c <ddr3GetFabOpt>:
ddr3GetFabOpt():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:385
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetFabOpt(void)
{
4000441c:	b580      	push	{r7, lr}
4000441e:	b082      	sub	sp, #8
40004420:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:389
	MV_U32 uiReg, uiFabOpt;
	
	/* Read sample at reset setting */
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR);
40004422:	f248 2030 	movw	r0, #33328	; 0x8230
40004426:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000442a:	f7ff fe3f 	bl	400040ac <MV_MEMIO_LE32_READ>
4000442e:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:390
	uiFabOpt = ((uiReg & REG_SAMPLE_RESET_FAB_MASK) >> REG_SAMPLE_RESET_FAB_OFFS);
40004430:	687b      	ldr	r3, [r7, #4]
40004432:	f403 2378 	and.w	r3, r3, #1015808	; 0xf8000
40004436:	ea4f 33d3 	mov.w	r3, r3, lsr #15
4000443a:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:397
#if defined(MV88F78X60)
	uiReg = MV_REG_READ(REG_SAMPLE_RESET_HIGH_ADDR);
	uiFabOpt |= (((uiReg >> 19) & 0x1) << 4);
#endif

	return uiFabOpt;
4000443c:	683b      	ldr	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:398
}
4000443e:	4618      	mov	r0, r3
40004440:	f107 0708 	add.w	r7, r7, #8
40004444:	46bd      	mov	sp, r7
40004446:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000444a:	4770      	bx	lr

4000444c <ddr3GetVCOFreq>:
ddr3GetVCOFreq():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:409
* Notes:
* Returns:	required value
*/

MV_U32 ddr3GetVCOFreq(void)
{
4000444c:	b580      	push	{r7, lr}
4000444e:	b084      	sub	sp, #16
40004450:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:412
	MV_U32 uiFab, uiCpuFreq, uiVCOFreq;
	
	uiFab = ddr3GetFabOpt();
40004452:	f7ff ffe3 	bl	4000441c <ddr3GetFabOpt>
40004456:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:413
	uiCpuFreq = ddr3GetCpuFreq();
40004458:	f7ff ffc8 	bl	400043ec <ddr3GetCpuFreq>
4000445c:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:415

	if (uiFab == 2 || uiFab == 3 || uiFab == 7 || uiFab == 8 || uiFab == 10 || uiFab == 15 ||
4000445e:	68bb      	ldr	r3, [r7, #8]
40004460:	2b02      	cmp	r3, #2
40004462:	d014      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
40004464:	68bb      	ldr	r3, [r7, #8]
40004466:	2b03      	cmp	r3, #3
40004468:	d011      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
4000446a:	68bb      	ldr	r3, [r7, #8]
4000446c:	2b07      	cmp	r3, #7
4000446e:	d00e      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
40004470:	68bb      	ldr	r3, [r7, #8]
40004472:	2b08      	cmp	r3, #8
40004474:	d00b      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
40004476:	68bb      	ldr	r3, [r7, #8]
40004478:	2b0a      	cmp	r3, #10
4000447a:	d008      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
4000447c:	68bb      	ldr	r3, [r7, #8]
4000447e:	2b0f      	cmp	r3, #15
40004480:	d005      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
40004482:	68bb      	ldr	r3, [r7, #8]
40004484:	2b11      	cmp	r3, #17
40004486:	d002      	beq.n	4000448e <ddr3GetVCOFreq+0x42>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:416
		   uiFab == 17 || uiFab == 20)
40004488:	68bb      	ldr	r3, [r7, #8]
4000448a:	2b14      	cmp	r3, #20
4000448c:	d104      	bne.n	40004498 <ddr3GetVCOFreq+0x4c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:417
		uiVCOFreq = uiCpuFreq + CLK_CPU;
4000448e:	687b      	ldr	r3, [r7, #4]
40004490:	f103 0308 	add.w	r3, r3, #8
40004494:	60fb      	str	r3, [r7, #12]
40004496:	e001      	b.n	4000449c <ddr3GetVCOFreq+0x50>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:419
	else
		uiVCOFreq = uiCpuFreq;
40004498:	687b      	ldr	r3, [r7, #4]
4000449a:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:421

	return uiVCOFreq;
4000449c:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:422
}
4000449e:	4618      	mov	r0, r3
400044a0:	f107 0710 	add.w	r7, r7, #16
400044a4:	46bd      	mov	sp, r7
400044a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400044aa:	4770      	bx	lr

400044ac <ddr3MRSCommand>:
ddr3MRSCommand():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:435
*			uiCsEna - CS configuration
* Notes:
* Returns:	None.
*/
MV_VOID ddr3MRSCommand(MV_U32 uiMR1Value, MV_U32 uiMR2Value, MV_U32 uiCsNum, MV_U32 uiCsEna)
{
400044ac:	b580      	push	{r7, lr}
400044ae:	b086      	sub	sp, #24
400044b0:	af00      	add	r7, sp, #0
400044b2:	60f8      	str	r0, [r7, #12]
400044b4:	60b9      	str	r1, [r7, #8]
400044b6:	607a      	str	r2, [r7, #4]
400044b8:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:438
	MV_U32 uiReg, uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400044ba:	f04f 0300 	mov.w	r3, #0
400044be:	613b      	str	r3, [r7, #16]
400044c0:	e085      	b.n	400045ce <ddr3MRSCommand+0x122>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:439
		if (uiCsEna & (1<<uiCs)) {
400044c2:	693b      	ldr	r3, [r7, #16]
400044c4:	f04f 0201 	mov.w	r2, #1
400044c8:	fa02 f303 	lsl.w	r3, r2, r3
400044cc:	461a      	mov	r2, r3
400044ce:	683b      	ldr	r3, [r7, #0]
400044d0:	4013      	ands	r3, r2
400044d2:	2b00      	cmp	r3, #0
400044d4:	d077      	beq.n	400045c6 <ddr3MRSCommand+0x11a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:441

			if (!uiMR1Value)
400044d6:	68fb      	ldr	r3, [r7, #12]
400044d8:	2b00      	cmp	r3, #0
400044da:	d10a      	bne.n	400044f2 <ddr3MRSCommand+0x46>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:442
				uiReg = (MV_REG_READ(REG_DDR3_MR1_ADDR) & REG_DDR3_MR1_ODT_MASK);
400044dc:	f241 50d4 	movw	r0, #5588	; 0x15d4
400044e0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400044e4:	f7ff fde2 	bl	400040ac <MV_MEMIO_LE32_READ>
400044e8:	4603      	mov	r3, r0
400044ea:	f423 7311 	bic.w	r3, r3, #580	; 0x244
400044ee:	617b      	str	r3, [r7, #20]
400044f0:	e003      	b.n	400044fa <ddr3MRSCommand+0x4e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:444
			else
				uiReg = (uiMR1Value & REG_DDR3_MR1_ODT_MASK);
400044f2:	68fb      	ldr	r3, [r7, #12]
400044f4:	f423 7311 	bic.w	r3, r3, #580	; 0x244
400044f8:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:446

			uiReg |= auiODTStatic[uiCsEna][uiCs];
400044fa:	4b3a      	ldr	r3, [pc, #232]	; (400045e4 <ddr3MRSCommand+0x138>)
400044fc:	447b      	add	r3, pc
400044fe:	683a      	ldr	r2, [r7, #0]
40004500:	ea4f 0182 	mov.w	r1, r2, lsl #2
40004504:	693a      	ldr	r2, [r7, #16]
40004506:	188a      	adds	r2, r1, r2
40004508:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000450c:	697a      	ldr	r2, [r7, #20]
4000450e:	4313      	orrs	r3, r2
40004510:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:448

			MV_REG_WRITE(REG_DDR3_MR1_ADDR, uiReg);  		/* 0x15D0 - DDR3 MR0 Register */
40004512:	f241 53d4 	movw	r3, #5588	; 0x15d4
40004516:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000451a:	697a      	ldr	r2, [r7, #20]
4000451c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:450
			/* Issue MRS Command to current uiCs */
			uiReg = (REG_SDRAM_OPERATION_CMD_MR1 & ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + uiCs)));
4000451e:	693b      	ldr	r3, [r7, #16]
40004520:	f103 0308 	add.w	r3, r3, #8
40004524:	f04f 0201 	mov.w	r2, #1
40004528:	fa02 f303 	lsl.w	r3, r2, r3
4000452c:	ea6f 0303 	mvn.w	r3, r3
40004530:	461a      	mov	r2, r3
40004532:	f640 7304 	movw	r3, #3844	; 0xf04
40004536:	4013      	ands	r3, r2
40004538:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:452
			/* [3-0] = 0x4 - MR1 Command, [11-8] - enable current uiCs */
			MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);  	/* 0x1418 - SDRAM Operation Register */
4000453a:	f241 4318 	movw	r3, #5144	; 0x1418
4000453e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004542:	697a      	ldr	r2, [r7, #20]
40004544:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:454

			uDelay(MRS_DELAY);
40004546:	f04f 0064 	mov.w	r0, #100	; 0x64
4000454a:	f003 fe03 	bl	40008154 <uDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:456

			if (!uiMR2Value)
4000454e:	68bb      	ldr	r3, [r7, #8]
40004550:	2b00      	cmp	r3, #0
40004552:	d10a      	bne.n	4000456a <ddr3MRSCommand+0xbe>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:457
				uiReg = (MV_REG_READ(REG_DDR3_MR2_ADDR) & REG_DDR3_MR2_ODT_MASK);
40004554:	f241 50d8 	movw	r0, #5592	; 0x15d8
40004558:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000455c:	f7ff fda6 	bl	400040ac <MV_MEMIO_LE32_READ>
40004560:	4603      	mov	r3, r0
40004562:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
40004566:	617b      	str	r3, [r7, #20]
40004568:	e003      	b.n	40004572 <ddr3MRSCommand+0xc6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:459
			else
				uiReg = (uiMR2Value & REG_DDR3_MR2_ODT_MASK);
4000456a:	68bb      	ldr	r3, [r7, #8]
4000456c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
40004570:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:461

			uiReg |= auiODTDynamic[uiCsEna][uiCs];
40004572:	4b1d      	ldr	r3, [pc, #116]	; (400045e8 <ddr3MRSCommand+0x13c>)
40004574:	447b      	add	r3, pc
40004576:	683a      	ldr	r2, [r7, #0]
40004578:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000457c:	693a      	ldr	r2, [r7, #16]
4000457e:	188a      	adds	r2, r1, r2
40004580:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
40004584:	697a      	ldr	r2, [r7, #20]
40004586:	4313      	orrs	r3, r2
40004588:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:463

			MV_REG_WRITE(REG_DDR3_MR2_ADDR, uiReg);  		/* 0x15D0 - DDR3 MR0 Register */
4000458a:	f241 53d8 	movw	r3, #5592	; 0x15d8
4000458e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40004592:	697a      	ldr	r2, [r7, #20]
40004594:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:465
			/* Issue MRS Command to current uiCs */
			uiReg = (REG_SDRAM_OPERATION_CMD_MR2 & ~(1 << (REG_SDRAM_OPERATION_CS_OFFS + uiCs)));
40004596:	693b      	ldr	r3, [r7, #16]
40004598:	f103 0308 	add.w	r3, r3, #8
4000459c:	f04f 0201 	mov.w	r2, #1
400045a0:	fa02 f303 	lsl.w	r3, r2, r3
400045a4:	ea6f 0303 	mvn.w	r3, r3
400045a8:	461a      	mov	r2, r3
400045aa:	f640 7308 	movw	r3, #3848	; 0xf08
400045ae:	4013      	ands	r3, r2
400045b0:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:467
			/* [3-0] = 0x4 - MR2 Command, [11-8] - enable current uiCs */
			MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);  	/* 0x1418 - SDRAM Operation Register */
400045b2:	f241 4318 	movw	r3, #5144	; 0x1418
400045b6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400045ba:	697a      	ldr	r2, [r7, #20]
400045bc:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:469

			uDelay(MRS_DELAY);
400045be:	f04f 0064 	mov.w	r0, #100	; 0x64
400045c2:	f003 fdc7 	bl	40008154 <uDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:438
*/
MV_VOID ddr3MRSCommand(MV_U32 uiMR1Value, MV_U32 uiMR2Value, MV_U32 uiCsNum, MV_U32 uiCsEna)
{
	MV_U32 uiReg, uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400045c6:	693b      	ldr	r3, [r7, #16]
400045c8:	f103 0301 	add.w	r3, r3, #1
400045cc:	613b      	str	r3, [r7, #16]
400045ce:	693b      	ldr	r3, [r7, #16]
400045d0:	2b03      	cmp	r3, #3
400045d2:	f67f af76 	bls.w	400044c2 <ddr3MRSCommand+0x16>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:472
			MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);  	/* 0x1418 - SDRAM Operation Register */

			uDelay(MRS_DELAY);
		}
	}
}
400045d6:	f107 0718 	add.w	r7, r7, #24
400045da:	46bd      	mov	sp, r7
400045dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400045e0:	4770      	bx	lr
400045e2:	bf00      	nop
400045e4:	0000a2e0 	andeq	sl, r0, r0, ror #5
400045e8:	0000a2e8 	andeq	sl, r0, r8, ror #5

400045ec <ddr3GetStaticMCValue>:
ddr3GetStaticMCValue():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:531
* Args:	 	None.
* Notes:
* Returns:	None.
*/
MV_U32 ddr3GetStaticMCValue(MV_U32 regAddr, MV_U32 offset1, MV_U32 mask1, MV_U32 offset2, MV_U32 mask2)
{
400045ec:	b580      	push	{r7, lr}
400045ee:	b086      	sub	sp, #24
400045f0:	af00      	add	r7, sp, #0
400045f2:	60f8      	str	r0, [r7, #12]
400045f4:	60b9      	str	r1, [r7, #8]
400045f6:	607a      	str	r2, [r7, #4]
400045f8:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:534
	MV_U32 uiReg, uiTemp;

	uiReg = MV_REG_READ(regAddr);
400045fa:	68fb      	ldr	r3, [r7, #12]
400045fc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004600:	4618      	mov	r0, r3
40004602:	f7ff fd53 	bl	400040ac <MV_MEMIO_LE32_READ>
40004606:	6138      	str	r0, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:536

	uiTemp = (uiReg >> offset1) & mask1;
40004608:	68bb      	ldr	r3, [r7, #8]
4000460a:	693a      	ldr	r2, [r7, #16]
4000460c:	fa22 f203 	lsr.w	r2, r2, r3
40004610:	687b      	ldr	r3, [r7, #4]
40004612:	4013      	ands	r3, r2
40004614:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:537
	if (mask2)
40004616:	6a3b      	ldr	r3, [r7, #32]
40004618:	2b00      	cmp	r3, #0
4000461a:	d008      	beq.n	4000462e <ddr3GetStaticMCValue+0x42>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:538
		uiTemp |= (uiReg >> offset2) & mask2;
4000461c:	683b      	ldr	r3, [r7, #0]
4000461e:	693a      	ldr	r2, [r7, #16]
40004620:	fa22 f203 	lsr.w	r2, r2, r3
40004624:	6a3b      	ldr	r3, [r7, #32]
40004626:	4013      	ands	r3, r2
40004628:	697a      	ldr	r2, [r7, #20]
4000462a:	4313      	orrs	r3, r2
4000462c:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:540

	return uiTemp;
4000462e:	697b      	ldr	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:541
}
40004630:	4618      	mov	r0, r3
40004632:	f107 0718 	add.w	r7, r7, #24
40004636:	46bd      	mov	sp, r7
40004638:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000463c:	4770      	bx	lr
4000463e:	bf00      	nop

40004640 <ddr3GetStaticDdrMode>:
ddr3GetStaticDdrMode():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:552
* Args:	 	None.
* Notes:
* Returns:	None.
*/
MV_U32 ddr3GetStaticDdrMode(void)
{
40004640:	b580      	push	{r7, lr}
40004642:	b082      	sub	sp, #8
40004644:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:556
	MV_U32 chipBoardRev, i;

/* Do not modify this code. relevant only for marvell Boards */
	chipBoardRev = A0;
40004646:	f04f 0300 	mov.w	r3, #0
4000464a:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:573
#endif
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
4000464c:	f04f 0300 	mov.w	r3, #0
40004650:	607b      	str	r3, [r7, #4]
40004652:	e02b      	b.n	400046ac <ddr3GetStaticDdrMode+0x6c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:574
		if ((ddr3GetCpuFreq() == ddr_modes[i].cpuFreq) && (ddr3GetFabOpt() == ddr_modes[i].fabFreq) &&
40004654:	f7ff feca 	bl	400043ec <ddr3GetCpuFreq>
40004658:	4602      	mov	r2, r0
4000465a:	4b1a      	ldr	r3, [pc, #104]	; (400046c4 <ddr3GetStaticDdrMode+0x84>)
4000465c:	447b      	add	r3, pc
4000465e:	4619      	mov	r1, r3
40004660:	687b      	ldr	r3, [r7, #4]
40004662:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004666:	18cb      	adds	r3, r1, r3
40004668:	791b      	ldrb	r3, [r3, #4]
4000466a:	429a      	cmp	r2, r3
4000466c:	d11a      	bne.n	400046a4 <ddr3GetStaticDdrMode+0x64>
4000466e:	f7ff fed5 	bl	4000441c <ddr3GetFabOpt>
40004672:	4602      	mov	r2, r0
40004674:	4b14      	ldr	r3, [pc, #80]	; (400046c8 <ddr3GetStaticDdrMode+0x88>)
40004676:	447b      	add	r3, pc
40004678:	4619      	mov	r1, r3
4000467a:	687b      	ldr	r3, [r7, #4]
4000467c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004680:	18cb      	adds	r3, r1, r3
40004682:	795b      	ldrb	r3, [r3, #5]
40004684:	429a      	cmp	r2, r3
40004686:	d10d      	bne.n	400046a4 <ddr3GetStaticDdrMode+0x64>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:575
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
40004688:	4b10      	ldr	r3, [pc, #64]	; (400046cc <ddr3GetStaticDdrMode+0x8c>)
4000468a:	447b      	add	r3, pc
4000468c:	461a      	mov	r2, r3
4000468e:	687b      	ldr	r3, [r7, #4]
40004690:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004694:	18d3      	adds	r3, r2, r3
40004696:	79db      	ldrb	r3, [r3, #7]
40004698:	461a      	mov	r2, r3
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:574
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
		if ((ddr3GetCpuFreq() == ddr_modes[i].cpuFreq) && (ddr3GetFabOpt() == ddr_modes[i].fabFreq) &&
4000469a:	683b      	ldr	r3, [r7, #0]
4000469c:	429a      	cmp	r2, r3
4000469e:	d101      	bne.n	400046a4 <ddr3GetStaticDdrMode+0x64>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:576
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
			return i;
400046a0:	687b      	ldr	r3, [r7, #4]
400046a2:	e008      	b.n	400046b6 <ddr3GetStaticDdrMode+0x76>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:573
#endif
#if defined (RD_88F6710)
	chipBoardRev = A0_RD;
#endif

	for (i = 0; i < MV_DDR3_MODES_NUMBER; i++) {
400046a4:	687b      	ldr	r3, [r7, #4]
400046a6:	f103 0301 	add.w	r3, r3, #1
400046aa:	607b      	str	r3, [r7, #4]
400046ac:	687b      	ldr	r3, [r7, #4]
400046ae:	2b0e      	cmp	r3, #14
400046b0:	d9d0      	bls.n	40004654 <ddr3GetStaticDdrMode+0x14>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:580
			(chipBoardRev == ddr_modes[i].chipBoardRev)) {
			return i;
		}
	}

	return 0;
400046b2:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:581
}
400046b6:	4618      	mov	r0, r3
400046b8:	f107 0708 	add.w	r7, r7, #8
400046bc:	46bd      	mov	sp, r7
400046be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400046c2:	4770      	bx	lr
400046c4:	0000cc28 	andeq	ip, r0, r8, lsr #24
400046c8:	0000cc0e 	andeq	ip, r0, lr, lsl #24
400046cc:	0000cbfa 	strdeq	ip, [r0], -sl

400046d0 <ddr3CheckConfig>:
ddr3CheckConfig():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:614
* Args:	 	twsi Address
* Notes:	Only Available for ArmadaXP/Armada 370 DB boards
* Returns:	None.
*/
MV_BOOL ddr3CheckConfig(MV_U32 twsiAddr, MV_CONFIG_TYPE configType)
{
400046d0:	b580      	push	{r7, lr}
400046d2:	b088      	sub	sp, #32
400046d4:	af00      	add	r7, sp, #0
400046d6:	6078      	str	r0, [r7, #4]
400046d8:	460b      	mov	r3, r1
400046da:	70fb      	strb	r3, [r7, #3]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:616
#ifdef AUTO_DETECTION_SUPPORT
	MV_U8 ucData = 0;
400046dc:	f04f 0300 	mov.w	r3, #0
400046e0:	77fb      	strb	r3, [r7, #31]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:618
	MV_TWSI_SLAVE twsiSlave;
	twsiSlave.slaveAddr.type = ADDR7_BIT;
400046e2:	f04f 0300 	mov.w	r3, #0
400046e6:	733b      	strb	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:619
	twsiSlave.validOffset = MV_TRUE;
400046e8:	f04f 0301 	mov.w	r3, #1
400046ec:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:620
	twsiSlave.moreThen256 = MV_FALSE;
400046ee:	f04f 0300 	mov.w	r3, #0
400046f2:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:621
	twsiSlave.slaveAddr.address = twsiAddr;
400046f4:	687b      	ldr	r3, [r7, #4]
400046f6:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:622
	if ((configType == CONFIG_ECC) || (configType == CONFIG_BUS_WIDTH))
400046f8:	78fb      	ldrb	r3, [r7, #3]
400046fa:	2b00      	cmp	r3, #0
400046fc:	d002      	beq.n	40004704 <ddr3CheckConfig+0x34>
400046fe:	78fb      	ldrb	r3, [r7, #3]
40004700:	2b02      	cmp	r3, #2
40004702:	d103      	bne.n	4000470c <ddr3CheckConfig+0x3c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:623
		twsiSlave.offset = 1;
40004704:	f04f 0301 	mov.w	r3, #1
40004708:	617b      	str	r3, [r7, #20]
4000470a:	e002      	b.n	40004712 <ddr3CheckConfig+0x42>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:625
	else
		twsiSlave.offset = 0;
4000470c:	f04f 0300 	mov.w	r3, #0
40004710:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:627
	
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1)) {
40004712:	f107 0208 	add.w	r2, r7, #8
40004716:	f107 031f 	add.w	r3, r7, #31
4000471a:	f04f 0000 	mov.w	r0, #0
4000471e:	4611      	mov	r1, r2
40004720:	461a      	mov	r2, r3
40004722:	f04f 0301 	mov.w	r3, #1
40004726:	f001 f949 	bl	400059bc <mvTwsiRead>
4000472a:	4603      	mov	r3, r0
4000472c:	2b00      	cmp	r3, #0
4000472e:	d128      	bne.n	40004782 <ddr3CheckConfig+0xb2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:628
		switch (configType) {
40004730:	78fb      	ldrb	r3, [r7, #3]
40004732:	2b01      	cmp	r3, #1
40004734:	d014      	beq.n	40004760 <ddr3CheckConfig+0x90>
40004736:	2b02      	cmp	r3, #2
40004738:	d009      	beq.n	4000474e <ddr3CheckConfig+0x7e>
4000473a:	2b00      	cmp	r3, #0
4000473c:	d121      	bne.n	40004782 <ddr3CheckConfig+0xb2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:630
		case CONFIG_ECC:
			if(ucData & 0x2)
4000473e:	7ffb      	ldrb	r3, [r7, #31]
40004740:	f003 0302 	and.w	r3, r3, #2
40004744:	2b00      	cmp	r3, #0
40004746:	d017      	beq.n	40004778 <ddr3CheckConfig+0xa8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:631
				return MV_TRUE;
40004748:	f04f 0301 	mov.w	r3, #1
4000474c:	e01b      	b.n	40004786 <ddr3CheckConfig+0xb6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:634
			break;
		case CONFIG_BUS_WIDTH:
			if(ucData & 0x1)
4000474e:	7ffb      	ldrb	r3, [r7, #31]
40004750:	f003 0301 	and.w	r3, r3, #1
40004754:	b2db      	uxtb	r3, r3
40004756:	2b00      	cmp	r3, #0
40004758:	d010      	beq.n	4000477c <ddr3CheckConfig+0xac>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:635
				return MV_TRUE;
4000475a:	f04f 0301 	mov.w	r3, #1
4000475e:	e012      	b.n	40004786 <ddr3CheckConfig+0xb6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:639
			break;
#ifdef DB_88F6710
		case CONFIG_MULTI_CS:
			if(CFG_MULTI_CS_MODE(ucData))
40004760:	7ffb      	ldrb	r3, [r7, #31]
40004762:	ea4f 1393 	mov.w	r3, r3, lsr #6
40004766:	b2db      	uxtb	r3, r3
40004768:	f003 0301 	and.w	r3, r3, #1
4000476c:	b2db      	uxtb	r3, r3
4000476e:	2b00      	cmp	r3, #0
40004770:	d006      	beq.n	40004780 <ddr3CheckConfig+0xb0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:640
				return MV_TRUE;
40004772:	f04f 0301 	mov.w	r3, #1
40004776:	e006      	b.n	40004786 <ddr3CheckConfig+0xb6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:632
	if (MV_OK == mvTwsiRead(0, &twsiSlave, &ucData, 1)) {
		switch (configType) {
		case CONFIG_ECC:
			if(ucData & 0x2)
				return MV_TRUE;
			break;
40004778:	bf00      	nop
4000477a:	e002      	b.n	40004782 <ddr3CheckConfig+0xb2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:636
		case CONFIG_BUS_WIDTH:
			if(ucData & 0x1)
				return MV_TRUE;
			break;
4000477c:	bf00      	nop
4000477e:	e000      	b.n	40004782 <ddr3CheckConfig+0xb2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:641
#ifdef DB_88F6710
		case CONFIG_MULTI_CS:
			if(CFG_MULTI_CS_MODE(ucData))
				return MV_TRUE;
			break;
40004780:	bf00      	nop
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:649
		break;
#endif
		}
	}
#endif
	return MV_FALSE;
40004782:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:650
}
40004786:	4618      	mov	r0, r3
40004788:	f107 0720 	add.w	r7, r7, #32
4000478c:	46bd      	mov	sp, r7
4000478e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004792:	4770      	bx	lr

40004794 <ddr3CLtoValidCL>:
ddr3CLtoValidCL():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:688

* Notes:
* Returns:	required CL value
*/
MV_U32 ddr3CLtoValidCL(MV_U32 uiCL)
{
40004794:	b480      	push	{r7}
40004796:	b083      	sub	sp, #12
40004798:	af00      	add	r7, sp, #0
4000479a:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:689
	switch (uiCL) {
4000479c:	687b      	ldr	r3, [r7, #4]
4000479e:	f1a3 0305 	sub.w	r3, r3, #5
400047a2:	2b09      	cmp	r3, #9
400047a4:	d836      	bhi.n	40004814 <ddr3CLtoValidCL+0x80>
400047a6:	a102      	add	r1, pc, #8	; (adr r1, 400047b0 <ddr3CLtoValidCL+0x1c>)
400047a8:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
400047ac:	4411      	add	r1, r2
400047ae:	4708      	bx	r1
400047b0:	00000029 	andeq	r0, r0, r9, lsr #32
400047b4:	0000002f 	andeq	r0, r0, pc, lsr #32
400047b8:	00000035 	andeq	r0, r0, r5, lsr r0
400047bc:	0000003b 	andeq	r0, r0, fp, lsr r0
400047c0:	00000041 	andeq	r0, r0, r1, asr #32
400047c4:	00000047 	andeq	r0, r0, r7, asr #32
400047c8:	0000004d 	andeq	r0, r0, sp, asr #32
400047cc:	00000053 	andeq	r0, r0, r3, asr r0
400047d0:	00000059 	andeq	r0, r0, r9, asr r0
400047d4:	0000005f 	andeq	r0, r0, pc, asr r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:691
		case 5:
			return 2;
400047d8:	f04f 0302 	mov.w	r3, #2
400047dc:	e01c      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:694
			break;
		case 6:
			return 4;
400047de:	f04f 0304 	mov.w	r3, #4
400047e2:	e019      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:697
			break;
		case 7:
			return 6;
400047e4:	f04f 0306 	mov.w	r3, #6
400047e8:	e016      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:700
			break;
		case 8:
			return 8;
400047ea:	f04f 0308 	mov.w	r3, #8
400047ee:	e013      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:703
			break;
		case 9:
			return 10;
400047f0:	f04f 030a 	mov.w	r3, #10
400047f4:	e010      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:706
			break;
		case 10:
			return 12;
400047f6:	f04f 030c 	mov.w	r3, #12
400047fa:	e00d      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:709
			break;
		case 11:
			return 14;
400047fc:	f04f 030e 	mov.w	r3, #14
40004800:	e00a      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:712
			break;
		case 12:
			return 1;
40004802:	f04f 0301 	mov.w	r3, #1
40004806:	e007      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:715
			break;
		case 13:
			return 3;
40004808:	f04f 0303 	mov.w	r3, #3
4000480c:	e004      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:718
			break;
		case 14:
			return 5;
4000480e:	f04f 0305 	mov.w	r3, #5
40004812:	e001      	b.n	40004818 <ddr3CLtoValidCL+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:721
			break;
		default:
			return 2;
40004814:	f04f 0302 	mov.w	r3, #2
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:723
	}
}
40004818:	4618      	mov	r0, r3
4000481a:	f107 070c 	add.w	r7, r7, #12
4000481e:	46bd      	mov	sp, r7
40004820:	bc80      	pop	{r7}
40004822:	4770      	bx	lr

40004824 <ddr3ValidCLtoCL>:
ddr3ValidCLtoCL():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:735

* Notes:
* Returns:	required CL value
*/
MV_U32 ddr3ValidCLtoCL(MV_U32 uiValidCL)
{
40004824:	b480      	push	{r7}
40004826:	b083      	sub	sp, #12
40004828:	af00      	add	r7, sp, #0
4000482a:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:736
	switch (uiValidCL) {
4000482c:	687b      	ldr	r3, [r7, #4]
4000482e:	f103 33ff 	add.w	r3, r3, #4294967295
40004832:	2b0d      	cmp	r3, #13
40004834:	d83e      	bhi.n	400048b4 <ddr3ValidCLtoCL+0x90>
40004836:	a102      	add	r1, pc, #8	; (adr r1, 40004840 <ddr3ValidCLtoCL+0x1c>)
40004838:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4000483c:	4411      	add	r1, r2
4000483e:	4708      	bx	r1
40004840:	00000039 	andeq	r0, r0, r9, lsr r0
40004844:	0000003f 	andeq	r0, r0, pc, lsr r0
40004848:	00000045 	andeq	r0, r0, r5, asr #32
4000484c:	0000004b 	andeq	r0, r0, fp, asr #32
40004850:	00000051 	andeq	r0, r0, r1, asr r0
40004854:	00000057 	andeq	r0, r0, r7, asr r0
40004858:	00000075 	andeq	r0, r0, r5, ror r0
4000485c:	0000005d 	andeq	r0, r0, sp, asr r0
40004860:	00000075 	andeq	r0, r0, r5, ror r0
40004864:	00000063 	andeq	r0, r0, r3, rrx
40004868:	00000075 	andeq	r0, r0, r5, ror r0
4000486c:	00000069 	andeq	r0, r0, r9, rrx
40004870:	00000075 	andeq	r0, r0, r5, ror r0
40004874:	0000006f 	andeq	r0, r0, pc, rrx
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:738
		case 1:
			return 12;
40004878:	f04f 030c 	mov.w	r3, #12
4000487c:	e01c      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:741
			break;
		case 2:
			return 5;
4000487e:	f04f 0305 	mov.w	r3, #5
40004882:	e019      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:744
			break;
		case 3:
			return 13;
40004884:	f04f 030d 	mov.w	r3, #13
40004888:	e016      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:747
			break;
		case 4:
			return 6;
4000488a:	f04f 0306 	mov.w	r3, #6
4000488e:	e013      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:750
			break;
		case 5:
			return 14;
40004890:	f04f 030e 	mov.w	r3, #14
40004894:	e010      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:753
			break;
		case 6:
			return 7;
40004896:	f04f 0307 	mov.w	r3, #7
4000489a:	e00d      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:756
			break;
		case 8:
			return 8;
4000489c:	f04f 0308 	mov.w	r3, #8
400048a0:	e00a      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:759
			break;
		case 10:
			return 9;
400048a2:	f04f 0309 	mov.w	r3, #9
400048a6:	e007      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:762
			break;
		case 12:
			return 10;
400048a8:	f04f 030a 	mov.w	r3, #10
400048ac:	e004      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:765
			break;
		case 14:
			return 11;
400048ae:	f04f 030b 	mov.w	r3, #11
400048b2:	e001      	b.n	400048b8 <ddr3ValidCLtoCL+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:768
			break;
		default:
			return 0;
400048b4:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:770
	}
}
400048b8:	4618      	mov	r0, r3
400048ba:	f107 070c 	add.w	r7, r7, #12
400048be:	46bd      	mov	sp, r7
400048c0:	bc80      	pop	{r7}
400048c2:	4770      	bx	lr

400048c4 <ddr3GetCSNumFromReg>:
ddr3GetCSNumFromReg():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:780
* Desc:
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetCSNumFromReg(void) {
400048c4:	b580      	push	{r7, lr}
400048c6:	b084      	sub	sp, #16
400048c8:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:782

	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
400048ca:	f000 f825 	bl	40004918 <ddr3GetCSEnaFromReg>
400048ce:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:783
	MV_U32 uiCsCount = 0;
400048d0:	f04f 0300 	mov.w	r3, #0
400048d4:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:786
	MV_U32 uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++)
400048d6:	f04f 0300 	mov.w	r3, #0
400048da:	60bb      	str	r3, [r7, #8]
400048dc:	e011      	b.n	40004902 <ddr3GetCSNumFromReg+0x3e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:787
		if (uiCsEna & (1<<uiCs))
400048de:	68bb      	ldr	r3, [r7, #8]
400048e0:	f04f 0201 	mov.w	r2, #1
400048e4:	fa02 f303 	lsl.w	r3, r2, r3
400048e8:	461a      	mov	r2, r3
400048ea:	687b      	ldr	r3, [r7, #4]
400048ec:	4013      	ands	r3, r2
400048ee:	2b00      	cmp	r3, #0
400048f0:	d003      	beq.n	400048fa <ddr3GetCSNumFromReg+0x36>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:788
			uiCsCount++;
400048f2:	68fb      	ldr	r3, [r7, #12]
400048f4:	f103 0301 	add.w	r3, r3, #1
400048f8:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:786

	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	MV_U32 uiCsCount = 0;
	MV_U32 uiCs;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++)
400048fa:	68bb      	ldr	r3, [r7, #8]
400048fc:	f103 0301 	add.w	r3, r3, #1
40004900:	60bb      	str	r3, [r7, #8]
40004902:	68bb      	ldr	r3, [r7, #8]
40004904:	2b03      	cmp	r3, #3
40004906:	d9ea      	bls.n	400048de <ddr3GetCSNumFromReg+0x1a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:790
		if (uiCsEna & (1<<uiCs))
			uiCsCount++;

	return uiCsCount;
40004908:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:791
}
4000490a:	4618      	mov	r0, r3
4000490c:	f107 0710 	add.w	r7, r7, #16
40004910:	46bd      	mov	sp, r7
40004912:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004916:	4770      	bx	lr

40004918 <ddr3GetCSEnaFromReg>:
ddr3GetCSEnaFromReg():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:800
* Desc:
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetCSEnaFromReg(void) {
40004918:	b580      	push	{r7, lr}
4000491a:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:802

	return (MV_REG_READ(REG_DDR3_RANK_CTRL_ADDR) & REG_DDR3_RANK_CTRL_CS_ENA_MASK);
4000491c:	f44f 50af 	mov.w	r0, #5600	; 0x15e0
40004920:	f2cd 0000 	movt	r0, #53248	; 0xd000
40004924:	f7ff fbc2 	bl	400040ac <MV_MEMIO_LE32_READ>
40004928:	4603      	mov	r3, r0
4000492a:	f003 030f 	and.w	r3, r3, #15
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:803
}
4000492e:	4618      	mov	r0, r3
40004930:	46bd      	mov	sp, r7
40004932:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004936:	4770      	bx	lr

40004938 <mvCtrlRevGet>:
mvCtrlRevGet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:824
* RETURN:
*       8bit desscribing Marvell controller revision number
*
*******************************************************************************/
MV_U8 mvCtrlRevGet(MV_VOID)
{
40004938:	b580      	push	{r7, lr}
4000493a:	b082      	sub	sp, #8
4000493c:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:833
	MV_U32 pexPower;
	pexPower = mvCtrlPwrClckGet(PEX_UNIT_ID, 0);
	if (pexPower == MV_FALSE)
		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_TRUE);
#endif
	revNum = (MV_U8) MV_REG_READ(PEX_CFG_DIRECT_ACCESS(0, PCI_CLASS_CODE_AND_REVISION_ID));
4000493e:	f04f 0008 	mov.w	r0, #8
40004942:	f2cd 0004 	movt	r0, #53252	; 0xd004
40004946:	f7ff fbb1 	bl	400040ac <MV_MEMIO_LE32_READ>
4000494a:	4603      	mov	r3, r0
4000494c:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:839
#if defined(MV_INCLUDE_CLK_PWR_CNTRL)
	/* Return to power off state */
	if (pexPower == MV_FALSE)
		mvCtrlPwrClckSet(PEX_UNIT_ID, 0, MV_FALSE);
#endif
	return ((revNum & PCCRIR_REVID_MASK) >> PCCRIR_REVID_OFFS);
4000494e:	79fb      	ldrb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:840
}
40004950:	4618      	mov	r0, r3
40004952:	f107 0708 	add.w	r7, r7, #8
40004956:	46bd      	mov	sp, r7
40004958:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000495c:	4770      	bx	lr
4000495e:	bf00      	nop

40004960 <ddr3SaveAndSetTrainingWindows>:
ddr3SaveAndSetTrainingWindows():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:843

static MV_VOID ddr3SaveAndSetTrainingWindows(MV_U32 *auWinBackup)
{
40004960:	b590      	push	{r4, r7, lr}
40004962:	b089      	sub	sp, #36	; 0x24
40004964:	af00      	add	r7, sp, #0
40004966:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:844
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
40004968:	f7ff ffd6 	bl	40004918 <ddr3GetCSEnaFromReg>
4000496c:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:848
	MV_U32	uiReg, uiTempCount, uiCs, ui;

	/* Save XBAR Windows 4-7 init configurations */
	for (ui = 0; ui < 16; ui++)
4000496e:	f04f 0300 	mov.w	r3, #0
40004972:	613b      	str	r3, [r7, #16]
40004974:	e016      	b.n	400049a4 <ddr3SaveAndSetTrainingWindows+0x44>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:849
		auWinBackup[ui] = MV_REG_READ(REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui);
40004976:	693b      	ldr	r3, [r7, #16]
40004978:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000497c:	687a      	ldr	r2, [r7, #4]
4000497e:	18d4      	adds	r4, r2, r3
40004980:	693b      	ldr	r3, [r7, #16]
40004982:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
40004986:	f103 0310 	add.w	r3, r3, #16
4000498a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000498e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004992:	4618      	mov	r0, r3
40004994:	f7ff fb8a 	bl	400040ac <MV_MEMIO_LE32_READ>
40004998:	4603      	mov	r3, r0
4000499a:	6023      	str	r3, [r4, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:848
{
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	MV_U32	uiReg, uiTempCount, uiCs, ui;

	/* Save XBAR Windows 4-7 init configurations */
	for (ui = 0; ui < 16; ui++)
4000499c:	693b      	ldr	r3, [r7, #16]
4000499e:	f103 0301 	add.w	r3, r3, #1
400049a2:	613b      	str	r3, [r7, #16]
400049a4:	693b      	ldr	r3, [r7, #16]
400049a6:	2b0f      	cmp	r3, #15
400049a8:	d9e5      	bls.n	40004976 <ddr3SaveAndSetTrainingWindows+0x16>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:853
		auWinBackup[ui] = MV_REG_READ(REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui);

/*  Close XBAR Window 19 - Not needed */
	/*{0x000200e8}	-	Open Mbus Window - 2G */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0);
400049aa:	f04f 03e8 	mov.w	r3, #232	; 0xe8
400049ae:	f2cd 0302 	movt	r3, #53250	; 0xd002
400049b2:	f04f 0200 	mov.w	r2, #0
400049b6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:856

/*  Open XBAR Windows 4-7 for other CS */
	uiReg = 0;
400049b8:	f04f 0300 	mov.w	r3, #0
400049bc:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:857
	uiTempCount = 0;
400049be:	f04f 0300 	mov.w	r3, #0
400049c2:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:858
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
400049c4:	f04f 0300 	mov.w	r3, #0
400049c8:	617b      	str	r3, [r7, #20]
400049ca:	e065      	b.n	40004a98 <ddr3SaveAndSetTrainingWindows+0x138>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:859
		if (uiCsEna & (1<<uiCs)) {
400049cc:	697b      	ldr	r3, [r7, #20]
400049ce:	f04f 0201 	mov.w	r2, #1
400049d2:	fa02 f303 	lsl.w	r3, r2, r3
400049d6:	461a      	mov	r2, r3
400049d8:	68fb      	ldr	r3, [r7, #12]
400049da:	4013      	ands	r3, r2
400049dc:	2b00      	cmp	r3, #0
400049de:	d057      	beq.n	40004a90 <ddr3SaveAndSetTrainingWindows+0x130>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:860
			switch (uiCs)	{
400049e0:	697b      	ldr	r3, [r7, #20]
400049e2:	2b03      	cmp	r3, #3
400049e4:	d81c      	bhi.n	40004a20 <ddr3SaveAndSetTrainingWindows+0xc0>
400049e6:	a102      	add	r1, pc, #8	; (adr r1, 400049f0 <ddr3SaveAndSetTrainingWindows+0x90>)
400049e8:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
400049ec:	4411      	add	r1, r2
400049ee:	4708      	bx	r1
400049f0:	00000011 	andeq	r0, r0, r1, lsl r0
400049f4:	00000019 	andeq	r0, r0, r9, lsl r0
400049f8:	00000021 	andeq	r0, r0, r1, lsr #32
400049fc:	00000029 	andeq	r0, r0, r9, lsr #32
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:862
			case 0:
				uiReg = 0x0E00;
40004a00:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40004a04:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:863
				break;
40004a06:	e00b      	b.n	40004a20 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:865
			case 1:
				uiReg = 0x0D00;
40004a08:	f44f 6350 	mov.w	r3, #3328	; 0xd00
40004a0c:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:866
				break;
40004a0e:	e007      	b.n	40004a20 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:868
			case 2:
				uiReg = 0x0B00;
40004a10:	f44f 6330 	mov.w	r3, #2816	; 0xb00
40004a14:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:869
				break;
40004a16:	e003      	b.n	40004a20 <ddr3SaveAndSetTrainingWindows+0xc0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:871
			case 3:
				uiReg = 0x0700;
40004a18:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40004a1c:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:872
				break;
40004a1e:	bf00      	nop
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:874
			}
			uiReg |= (1<<0);
40004a20:	69fb      	ldr	r3, [r7, #28]
40004a22:	f043 0301 	orr.w	r3, r3, #1
40004a26:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:875
			uiReg |= (SDRAM_CS_SIZE & 0xFFFF0000);
40004a28:	69fb      	ldr	r3, [r7, #28]
40004a2a:	f043 637f 	orr.w	r3, r3, #267386880	; 0xff00000
40004a2e:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
40004a32:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:876
			MV_REG_WRITE(REG_XBAR_WIN_4_CTRL_ADDR+0x10*uiTempCount, uiReg);
40004a34:	69bb      	ldr	r3, [r7, #24]
40004a36:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
40004a3a:	f103 0304 	add.w	r3, r3, #4
40004a3e:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004a42:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004a46:	69fa      	ldr	r2, [r7, #28]
40004a48:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:877
			uiReg = (((SDRAM_CS_SIZE+1)*(uiTempCount)) & 0xFFFF0000);
40004a4a:	69bb      	ldr	r3, [r7, #24]
40004a4c:	ea4f 7303 	mov.w	r3, r3, lsl #28
40004a50:	ea4f 4313 	mov.w	r3, r3, lsr #16
40004a54:	ea4f 4303 	mov.w	r3, r3, lsl #16
40004a58:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:878
			MV_REG_WRITE(REG_XBAR_WIN_4_BASE_ADDR+0x10*uiTempCount, uiReg);
40004a5a:	69bb      	ldr	r3, [r7, #24]
40004a5c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004a60:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
40004a64:	f103 0344 	add.w	r3, r3, #68	; 0x44
40004a68:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004a6c:	69fa      	ldr	r2, [r7, #28]
40004a6e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:879
			MV_REG_WRITE(REG_XBAR_WIN_4_REMAP_ADDR+0x10*uiTempCount, 0);
40004a70:	69bb      	ldr	r3, [r7, #24]
40004a72:	ea4f 1303 	mov.w	r3, r3, lsl #4
40004a76:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
40004a7a:	f103 0348 	add.w	r3, r3, #72	; 0x48
40004a7e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004a82:	f04f 0200 	mov.w	r2, #0
40004a86:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:880
			uiTempCount++;
40004a88:	69bb      	ldr	r3, [r7, #24]
40004a8a:	f103 0301 	add.w	r3, r3, #1
40004a8e:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:858
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0);

/*  Open XBAR Windows 4-7 for other CS */
	uiReg = 0;
	uiTempCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40004a90:	697b      	ldr	r3, [r7, #20]
40004a92:	f103 0301 	add.w	r3, r3, #1
40004a96:	617b      	str	r3, [r7, #20]
40004a98:	697b      	ldr	r3, [r7, #20]
40004a9a:	2b03      	cmp	r3, #3
40004a9c:	d996      	bls.n	400049cc <ddr3SaveAndSetTrainingWindows+0x6c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:883
			MV_REG_WRITE(REG_XBAR_WIN_4_BASE_ADDR+0x10*uiTempCount, uiReg);
			MV_REG_WRITE(REG_XBAR_WIN_4_REMAP_ADDR+0x10*uiTempCount, 0);
			uiTempCount++;
		}
	}
}
40004a9e:	f107 0724 	add.w	r7, r7, #36	; 0x24
40004aa2:	46bd      	mov	sp, r7
40004aa4:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40004aa8:	4770      	bx	lr
40004aaa:	bf00      	nop

40004aac <ddr3RestoreAndSetFinalWindows>:
ddr3RestoreAndSetFinalWindows():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:886

static MV_VOID ddr3RestoreAndSetFinalWindows(MV_U32 *auWinBackup)
{
40004aac:	b580      	push	{r7, lr}
40004aae:	b086      	sub	sp, #24
40004ab0:	af00      	add	r7, sp, #0
40004ab2:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:888
	MV_U32 ui, uiReg, uiCs;
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
40004ab4:	f7ff ff30 	bl	40004918 <ddr3GetCSEnaFromReg>
40004ab8:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:890
	/* Return XBAR windows 4-7 init configuration */
	for (ui = 0; ui < 16; ui++)
40004aba:	f04f 0300 	mov.w	r3, #0
40004abe:	617b      	str	r3, [r7, #20]
40004ac0:	e013      	b.n	40004aea <ddr3RestoreAndSetFinalWindows+0x3e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:891
		MV_REG_WRITE((REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui), auWinBackup[ui]);
40004ac2:	697b      	ldr	r3, [r7, #20]
40004ac4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
40004ac8:	f103 0310 	add.w	r3, r3, #16
40004acc:	ea4f 0383 	mov.w	r3, r3, lsl #2
40004ad0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004ad4:	697a      	ldr	r2, [r7, #20]
40004ad6:	ea4f 0282 	mov.w	r2, r2, lsl #2
40004ada:	6879      	ldr	r1, [r7, #4]
40004adc:	188a      	adds	r2, r1, r2
40004ade:	6812      	ldr	r2, [r2, #0]
40004ae0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:890
static MV_VOID ddr3RestoreAndSetFinalWindows(MV_U32 *auWinBackup)
{
	MV_U32 ui, uiReg, uiCs;
	MV_U32 uiCsEna = ddr3GetCSEnaFromReg();
	/* Return XBAR windows 4-7 init configuration */
	for (ui = 0; ui < 16; ui++)
40004ae2:	697b      	ldr	r3, [r7, #20]
40004ae4:	f103 0301 	add.w	r3, r3, #1
40004ae8:	617b      	str	r3, [r7, #20]
40004aea:	697b      	ldr	r3, [r7, #20]
40004aec:	2b0f      	cmp	r3, #15
40004aee:	d9e8      	bls.n	40004ac2 <ddr3RestoreAndSetFinalWindows+0x16>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:895
		MV_REG_WRITE((REG_XBAR_WIN_4_CTRL_ADDR+0x4*ui), auWinBackup[ui]);

	DEBUG_INIT_FULL_S("DDR3 Training Sequence - Switching XBAR Window to FastPath Window \n");

	uiReg = 0x1FFFFFE1;
40004af0:	f64f 73e1 	movw	r3, #65505	; 0xffe1
40004af4:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
40004af8:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:897

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40004afa:	f04f 0300 	mov.w	r3, #0
40004afe:	60fb      	str	r3, [r7, #12]
40004b00:	e014      	b.n	40004b2c <ddr3RestoreAndSetFinalWindows+0x80>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:898
		if (uiCsEna & (1<<uiCs)) {
40004b02:	68fb      	ldr	r3, [r7, #12]
40004b04:	f04f 0201 	mov.w	r2, #1
40004b08:	fa02 f303 	lsl.w	r3, r2, r3
40004b0c:	461a      	mov	r2, r3
40004b0e:	68bb      	ldr	r3, [r7, #8]
40004b10:	4013      	ands	r3, r2
40004b12:	2b00      	cmp	r3, #0
40004b14:	d006      	beq.n	40004b24 <ddr3RestoreAndSetFinalWindows+0x78>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:899
			uiReg |= (uiCs << 2);
40004b16:	68fb      	ldr	r3, [r7, #12]
40004b18:	ea4f 0383 	mov.w	r3, r3, lsl #2
40004b1c:	693a      	ldr	r2, [r7, #16]
40004b1e:	4313      	orrs	r3, r2
40004b20:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:900
			break;
40004b22:	e006      	b.n	40004b32 <ddr3RestoreAndSetFinalWindows+0x86>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:897

	DEBUG_INIT_FULL_S("DDR3 Training Sequence - Switching XBAR Window to FastPath Window \n");

	uiReg = 0x1FFFFFE1;

	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40004b24:	68fb      	ldr	r3, [r7, #12]
40004b26:	f103 0301 	add.w	r3, r3, #1
40004b2a:	60fb      	str	r3, [r7, #12]
40004b2c:	68fb      	ldr	r3, [r7, #12]
40004b2e:	2b03      	cmp	r3, #3
40004b30:	d9e7      	bls.n	40004b02 <ddr3RestoreAndSetFinalWindows+0x56>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:904
			uiReg |= (uiCs << 2);
			break;
		}
	}

	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, uiReg);	/*Open fast path Window to - 0.5G */
40004b32:	f44f 73c2 	mov.w	r3, #388	; 0x184
40004b36:	f2cd 0302 	movt	r3, #53250	; 0xd002
40004b3a:	693a      	ldr	r2, [r7, #16]
40004b3c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/ddr3_init.c:905
}
40004b3e:	f107 0718 	add.w	r7, r7, #24
40004b42:	46bd      	mov	sp, r7
40004b44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004b48:	4770      	bx	lr
40004b4a:	bf00      	nop

40004b4c <memset>:
memset():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:2
void *memset(void *s, int c, int n)
{
40004b4c:	b480      	push	{r7}
40004b4e:	b087      	sub	sp, #28
40004b50:	af00      	add	r7, sp, #0
40004b52:	60f8      	str	r0, [r7, #12]
40004b54:	60b9      	str	r1, [r7, #8]
40004b56:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:3
    unsigned char* p=s;
40004b58:	68fb      	ldr	r3, [r7, #12]
40004b5a:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:4
    while(n--)
40004b5c:	e007      	b.n	40004b6e <memset+0x22>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:5
        *p++ = (unsigned char)c;
40004b5e:	68bb      	ldr	r3, [r7, #8]
40004b60:	b2da      	uxtb	r2, r3
40004b62:	697b      	ldr	r3, [r7, #20]
40004b64:	701a      	strb	r2, [r3, #0]
40004b66:	697b      	ldr	r3, [r7, #20]
40004b68:	f103 0301 	add.w	r3, r3, #1
40004b6c:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:4
void *memset(void *s, int c, int n)
{
    unsigned char* p=s;
    while(n--)
40004b6e:	687b      	ldr	r3, [r7, #4]
40004b70:	2b00      	cmp	r3, #0
40004b72:	bf0c      	ite	eq
40004b74:	2300      	moveq	r3, #0
40004b76:	2301      	movne	r3, #1
40004b78:	b2db      	uxtb	r3, r3
40004b7a:	687a      	ldr	r2, [r7, #4]
40004b7c:	f102 32ff 	add.w	r2, r2, #4294967295
40004b80:	607a      	str	r2, [r7, #4]
40004b82:	2b00      	cmp	r3, #0
40004b84:	d1eb      	bne.n	40004b5e <memset+0x12>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:6
        *p++ = (unsigned char)c;
    return s;
40004b86:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:7
}
40004b88:	4618      	mov	r0, r3
40004b8a:	f107 071c 	add.w	r7, r7, #28
40004b8e:	46bd      	mov	sp, r7
40004b90:	bc80      	pop	{r7}
40004b92:	4770      	bx	lr

40004b94 <memcpy>:
memcpy():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:10

void *memcpy(void *dest, const void *src, int n)
{
40004b94:	b480      	push	{r7}
40004b96:	b087      	sub	sp, #28
40004b98:	af00      	add	r7, sp, #0
40004b9a:	60f8      	str	r0, [r7, #12]
40004b9c:	60b9      	str	r1, [r7, #8]
40004b9e:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:11
    char *dp = dest;
40004ba0:	68fb      	ldr	r3, [r7, #12]
40004ba2:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:12
    const char *sp = src;
40004ba4:	68bb      	ldr	r3, [r7, #8]
40004ba6:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:13
    while (n--)
40004ba8:	e00b      	b.n	40004bc2 <memcpy+0x2e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:14
        *dp++ = *sp++;
40004baa:	693b      	ldr	r3, [r7, #16]
40004bac:	781a      	ldrb	r2, [r3, #0]
40004bae:	697b      	ldr	r3, [r7, #20]
40004bb0:	701a      	strb	r2, [r3, #0]
40004bb2:	697b      	ldr	r3, [r7, #20]
40004bb4:	f103 0301 	add.w	r3, r3, #1
40004bb8:	617b      	str	r3, [r7, #20]
40004bba:	693b      	ldr	r3, [r7, #16]
40004bbc:	f103 0301 	add.w	r3, r3, #1
40004bc0:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:13

void *memcpy(void *dest, const void *src, int n)
{
    char *dp = dest;
    const char *sp = src;
    while (n--)
40004bc2:	687b      	ldr	r3, [r7, #4]
40004bc4:	2b00      	cmp	r3, #0
40004bc6:	bf0c      	ite	eq
40004bc8:	2300      	moveq	r3, #0
40004bca:	2301      	movne	r3, #1
40004bcc:	b2db      	uxtb	r3, r3
40004bce:	687a      	ldr	r2, [r7, #4]
40004bd0:	f102 32ff 	add.w	r2, r2, #4294967295
40004bd4:	607a      	str	r2, [r7, #4]
40004bd6:	2b00      	cmp	r3, #0
40004bd8:	d1e7      	bne.n	40004baa <memcpy+0x16>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:15
        *dp++ = *sp++;
    return dest;
40004bda:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/utils.c:16
}
40004bdc:	4618      	mov	r0, r3
40004bde:	f107 071c 	add.w	r7, r7, #28
40004be2:	46bd      	mov	sp, r7
40004be4:	bc80      	pop	{r7}
40004be6:	4770      	bx	lr

40004be8 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/bootstrap_os.h:393
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40004be8:	b480      	push	{r7}
40004bea:	b085      	sub	sp, #20
40004bec:	af00      	add	r7, sp, #0
40004bee:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/bootstrap_os.h:396
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
40004bf0:	687b      	ldr	r3, [r7, #4]
40004bf2:	681b      	ldr	r3, [r3, #0]
40004bf4:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/bootstrap_os.h:398

	return (MV_U32)MV_32BIT_LE_FAST(data);
40004bf6:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/bootstrap_os.h:399
}
40004bf8:	4618      	mov	r0, r3
40004bfa:	f107 0714 	add.w	r7, r7, #20
40004bfe:	46bd      	mov	sp, r7
40004c00:	bc80      	pop	{r7}
40004c02:	4770      	bx	lr

40004c04 <mvUartInit>:
mvUartInit():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:90
*	None.
*
*******************************************************************************/

MV_VOID mvUartInit(void)
{
40004c04:	b580      	push	{r7, lr}
40004c06:	b084      	sub	sp, #16
40004c08:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:92
	MV_U32 uiReg;
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
40004c0a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
40004c0e:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004c12:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:94
	MV_U32 	tmpTClkRate; 
	MV_U32 baudDivisor = 0;
40004c14:	f04f 0300 	mov.w	r3, #0
40004c18:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:96

	uiReg = (MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR) & (1 << REG_SAMPLE_RESET_TCLK_OFFS));
40004c1a:	f248 2030 	movw	r0, #33328	; 0x8230
40004c1e:	f2cd 0001 	movt	r0, #53249	; 0xd001
40004c22:	f7ff ffe1 	bl	40004be8 <MV_MEMIO_LE32_READ>
40004c26:	4603      	mov	r3, r0
40004c28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
40004c2c:	603b      	str	r3, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:103
	if(uiReg)
		tmpTClkRate = _200MHZ;	/* 200; */
	else
		tmpTClkRate = _250MHZ;	/* 250;	*/
#else /* defined(MV88F67XX) */
	if(uiReg)
40004c2e:	683b      	ldr	r3, [r7, #0]
40004c30:	2b00      	cmp	r3, #0
40004c32:	d005      	beq.n	40004c40 <mvUartInit+0x3c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:104
		tmpTClkRate = _200MHZ;	/* 200; */
40004c34:	f44f 4342 	mov.w	r3, #49664	; 0xc200
40004c38:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
40004c3c:	60fb      	str	r3, [r7, #12]
40004c3e:	e004      	b.n	40004c4a <mvUartInit+0x46>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:106
	else
		tmpTClkRate = _166MHZ;	/* 166; */
40004c40:	f242 13ab 	movw	r3, #8619	; 0x21ab
40004c44:	f6c0 13ef 	movt	r3, #2543	; 0x9ef
40004c48:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:110
#endif

	/*  UART Init */
	switch (tmpTClkRate)
40004c4a:	68fa      	ldr	r2, [r7, #12]
40004c4c:	f242 13ab 	movw	r3, #8619	; 0x21ab
40004c50:	f6c0 13ef 	movt	r3, #2543	; 0x9ef
40004c54:	429a      	cmp	r2, r3
40004c56:	d00f      	beq.n	40004c78 <mvUartInit+0x74>
40004c58:	f44f 4342 	mov.w	r3, #49664	; 0xc200
40004c5c:	f6c0 33eb 	movt	r3, #3051	; 0xbeb
40004c60:	429a      	cmp	r2, r3
40004c62:	d00d      	beq.n	40004c80 <mvUartInit+0x7c>
40004c64:	f647 0340 	movw	r3, #30784	; 0x7840
40004c68:	f2c0 137d 	movt	r3, #381	; 0x17d
40004c6c:	429a      	cmp	r2, r3
40004c6e:	d10b      	bne.n	40004c88 <mvUartInit+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:113
	{
		case _25MHZ:
			baudDivisor =  13; /* actually 13.5 */
40004c70:	f04f 030d 	mov.w	r3, #13
40004c74:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:114
			break;
40004c76:	e00b      	b.n	40004c90 <mvUartInit+0x8c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:116
		case _166MHZ:
			baudDivisor =  90;
40004c78:	f04f 035a 	mov.w	r3, #90	; 0x5a
40004c7c:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:117
			break;	
40004c7e:	e007      	b.n	40004c90 <mvUartInit+0x8c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:119
		case _200MHZ:
			baudDivisor = 108;
40004c80:	f04f 036c 	mov.w	r3, #108	; 0x6c
40004c84:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:120
			break;
40004c86:	e003      	b.n	40004c90 <mvUartInit+0x8c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:123
		case _250MHZ:
		default:
			baudDivisor =  135;
40004c88:	f04f 0387 	mov.w	r3, #135	; 0x87
40004c8c:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:124
			break;
40004c8e:	bf00      	nop
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:127
	}

	pUartPort->ier = 0x00;
40004c90:	687b      	ldr	r3, [r7, #4]
40004c92:	f04f 0200 	mov.w	r2, #0
40004c96:	711a      	strb	r2, [r3, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:128
	pUartPort->lcr = LCR_DIVL_EN;           /* Access baud rate */
40004c98:	687b      	ldr	r3, [r7, #4]
40004c9a:	f04f 0280 	mov.w	r2, #128	; 0x80
40004c9e:	731a      	strb	r2, [r3, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:129
	pUartPort->dll = baudDivisor & 0xff;    /* 9600 baud */
40004ca0:	68bb      	ldr	r3, [r7, #8]
40004ca2:	b2da      	uxtb	r2, r3
40004ca4:	687b      	ldr	r3, [r7, #4]
40004ca6:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:130
	pUartPort->dlm = (baudDivisor >> 8) & 0xff;
40004ca8:	68bb      	ldr	r3, [r7, #8]
40004caa:	ea4f 2313 	mov.w	r3, r3, lsr #8
40004cae:	b2da      	uxtb	r2, r3
40004cb0:	687b      	ldr	r3, [r7, #4]
40004cb2:	711a      	strb	r2, [r3, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:131
	pUartPort->lcr = LCR_8N1;               /* 8 data, 1 stop, no parity */
40004cb4:	687b      	ldr	r3, [r7, #4]
40004cb6:	f04f 0203 	mov.w	r2, #3
40004cba:	731a      	strb	r2, [r3, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:134

	/* Clear & enable FIFOs */
	pUartPort->fcr = FCR_FIFO_EN | FCR_RXSR | FCR_TXSR;
40004cbc:	687b      	ldr	r3, [r7, #4]
40004cbe:	f04f 0207 	mov.w	r2, #7
40004cc2:	721a      	strb	r2, [r3, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:136
	return;
}
40004cc4:	f107 0710 	add.w	r7, r7, #16
40004cc8:	46bd      	mov	sp, r7
40004cca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004cce:	4770      	bx	lr

40004cd0 <mvUartPutc>:
mvUartPutc():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:156
* RETURN:
*	None.
*
*******************************************************************************/
MV_VOID	mvUartPutc(MV_U8 c)
{
40004cd0:	b480      	push	{r7}
40004cd2:	b085      	sub	sp, #20
40004cd4:	af00      	add	r7, sp, #0
40004cd6:	4603      	mov	r3, r0
40004cd8:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:157
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
40004cda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
40004cde:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004ce2:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:158
	while ((pUartPort->lsr & LSR_THRE) == 0) ;
40004ce4:	bf00      	nop
40004ce6:	68fb      	ldr	r3, [r7, #12]
40004ce8:	7d1b      	ldrb	r3, [r3, #20]
40004cea:	b2db      	uxtb	r3, r3
40004cec:	f003 0320 	and.w	r3, r3, #32
40004cf0:	2b00      	cmp	r3, #0
40004cf2:	d0f8      	beq.n	40004ce6 <mvUartPutc+0x16>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:159
	pUartPort->thr = c;
40004cf4:	68fb      	ldr	r3, [r7, #12]
40004cf6:	79fa      	ldrb	r2, [r7, #7]
40004cf8:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:161
	return;
}
40004cfa:	f107 0714 	add.w	r7, r7, #20
40004cfe:	46bd      	mov	sp, r7
40004d00:	bc80      	pop	{r7}
40004d02:	4770      	bx	lr

40004d04 <putstring>:
putstring():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:173
/* Input value:     char *str    		*/
/*		*/
/* Return Value:    none    		*/
/*-----------------------------------------------------------------------------------		*/
void putstring(char *str)
{
40004d04:	b580      	push	{r7, lr}
40004d06:	b082      	sub	sp, #8
40004d08:	af00      	add	r7, sp, #0
40004d0a:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:176
#if !defined(MV_NO_PRINT)
/* For each character in the string...		*/
    while (*str != '\0')
40004d0c:	e010      	b.n	40004d30 <putstring+0x2c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:180
    {

        /* Write it to the serial port 	*/
        mvUartPutc(*str);
40004d0e:	687b      	ldr	r3, [r7, #4]
40004d10:	781b      	ldrb	r3, [r3, #0]
40004d12:	4618      	mov	r0, r3
40004d14:	f7ff ffdc 	bl	40004cd0 <mvUartPutc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:181
		if (*str == '\n') mvUartPutc('\r');
40004d18:	687b      	ldr	r3, [r7, #4]
40004d1a:	781b      	ldrb	r3, [r3, #0]
40004d1c:	2b0a      	cmp	r3, #10
40004d1e:	d103      	bne.n	40004d28 <putstring+0x24>
40004d20:	f04f 000d 	mov.w	r0, #13
40004d24:	f7ff ffd4 	bl	40004cd0 <mvUartPutc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:183

		str++;
40004d28:	687b      	ldr	r3, [r7, #4]
40004d2a:	f103 0301 	add.w	r3, r3, #1
40004d2e:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:176
/*-----------------------------------------------------------------------------------		*/
void putstring(char *str)
{
#if !defined(MV_NO_PRINT)
/* For each character in the string...		*/
    while (*str != '\0')
40004d30:	687b      	ldr	r3, [r7, #4]
40004d32:	781b      	ldrb	r3, [r3, #0]
40004d34:	2b00      	cmp	r3, #0
40004d36:	d1ea      	bne.n	40004d0e <putstring+0xa>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:186
		if (*str == '\n') mvUartPutc('\r');

		str++;
    }
#endif
}
40004d38:	f107 0708 	add.w	r7, r7, #8
40004d3c:	46bd      	mov	sp, r7
40004d3e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004d42:	4770      	bx	lr

40004d44 <putdata>:
putdata():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:199
/* Input value:     unit16 dec_num     	*/
/*	                                                                                    */
/* Return Value:    none    	*/
/*-----------------------------------------------------------------------------------	*/
void putdata (u32 dec_num,u32 length)
{
40004d44:	b580      	push	{r7, lr}
40004d46:	b088      	sub	sp, #32
40004d48:	af00      	add	r7, sp, #0
40004d4a:	6078      	str	r0, [r7, #4]
40004d4c:	6039      	str	r1, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:202
#if !defined(MV_NO_PRINT)
    char str[11];
    u32 i, flag = 0, mod_val;/*, length = 8;*/
40004d4e:	f04f 0300 	mov.w	r3, #0
40004d52:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:205

    /* Initial the modular value	*/
    mod_val = dec_num;
40004d54:	687b      	ldr	r3, [r7, #4]
40004d56:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:206
    for (i=length; i > 0; i--)
40004d58:	683b      	ldr	r3, [r7, #0]
40004d5a:	61fb      	str	r3, [r7, #28]
40004d5c:	e038      	b.n	40004dd0 <putdata+0x8c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:209
    {
	/* compute 1 hex number at a time	*/
	if (dec_num >= 16)
40004d5e:	687b      	ldr	r3, [r7, #4]
40004d60:	2b0f      	cmp	r3, #15
40004d62:	d908      	bls.n	40004d76 <putdata+0x32>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:211
	{
	     mod_val = dec_num & (16 -1);
40004d64:	687b      	ldr	r3, [r7, #4]
40004d66:	f003 030f 	and.w	r3, r3, #15
40004d6a:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:212
	     dec_num = (dec_num >> 4);
40004d6c:	687b      	ldr	r3, [r7, #4]
40004d6e:	ea4f 1313 	mov.w	r3, r3, lsr #4
40004d72:	607b      	str	r3, [r7, #4]
40004d74:	e004      	b.n	40004d80 <putdata+0x3c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:220
		dec_num = dec_num / 16; */
 	}	  
	/* set a flag to indicate the last digit	*/
	else
	{
	    mod_val = dec_num;
40004d76:	687b      	ldr	r3, [r7, #4]
40004d78:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:221
	    flag = 1;
40004d7a:	f04f 0301 	mov.w	r3, #1
40004d7e:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:224
        }
	/* convert into ASCII hex number range from 0-9	*/
	if (mod_val <= 9)
40004d80:	697b      	ldr	r3, [r7, #20]
40004d82:	2b09      	cmp	r3, #9
40004d84:	d80d      	bhi.n	40004da2 <putdata+0x5e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:226
	{
	    str[i-1] = mod_val + 48;
40004d86:	69fb      	ldr	r3, [r7, #28]
40004d88:	f103 33ff 	add.w	r3, r3, #4294967295
40004d8c:	697a      	ldr	r2, [r7, #20]
40004d8e:	b2d2      	uxtb	r2, r2
40004d90:	f102 0230 	add.w	r2, r2, #48	; 0x30
40004d94:	b2d2      	uxtb	r2, r2
40004d96:	f107 0120 	add.w	r1, r7, #32
40004d9a:	18cb      	adds	r3, r1, r3
40004d9c:	f803 2c18 	strb.w	r2, [r3, #-24]
40004da0:	e00c      	b.n	40004dbc <putdata+0x78>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:231
	}
	/* convert into ASCII hex number range from A-F 	*/
	else
	{
	    str[i-1] = mod_val + 55;
40004da2:	69fb      	ldr	r3, [r7, #28]
40004da4:	f103 33ff 	add.w	r3, r3, #4294967295
40004da8:	697a      	ldr	r2, [r7, #20]
40004daa:	b2d2      	uxtb	r2, r2
40004dac:	f102 0237 	add.w	r2, r2, #55	; 0x37
40004db0:	b2d2      	uxtb	r2, r2
40004db2:	f107 0120 	add.w	r1, r7, #32
40004db6:	18cb      	adds	r3, r1, r3
40004db8:	f803 2c18 	strb.w	r2, [r3, #-24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:234
	}
	/* indicate the last computed digit, so set the remaining digit to 0	*/
	if (flag)
40004dbc:	69bb      	ldr	r3, [r7, #24]
40004dbe:	2b00      	cmp	r3, #0
40004dc0:	d002      	beq.n	40004dc8 <putdata+0x84>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:236
	{
	    dec_num = 0;
40004dc2:	f04f 0300 	mov.w	r3, #0
40004dc6:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:206
    char str[11];
    u32 i, flag = 0, mod_val;/*, length = 8;*/

    /* Initial the modular value	*/
    mod_val = dec_num;
    for (i=length; i > 0; i--)
40004dc8:	69fb      	ldr	r3, [r7, #28]
40004dca:	f103 33ff 	add.w	r3, r3, #4294967295
40004dce:	61fb      	str	r3, [r7, #28]
40004dd0:	69fb      	ldr	r3, [r7, #28]
40004dd2:	2b00      	cmp	r3, #0
40004dd4:	d1c3      	bne.n	40004d5e <putdata+0x1a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:243
    }
	
    /*str[8] = '\n';
    str[9] = '';
    str[10] = '\0';*/
	str[length] = '\0';
40004dd6:	f107 0208 	add.w	r2, r7, #8
40004dda:	683b      	ldr	r3, [r7, #0]
40004ddc:	18d3      	adds	r3, r2, r3
40004dde:	f04f 0200 	mov.w	r2, #0
40004de2:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:244
    putstring(str);
40004de4:	f107 0308 	add.w	r3, r7, #8
40004de8:	4618      	mov	r0, r3
40004dea:	f7ff ff8b 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:247

#endif
}
40004dee:	f107 0720 	add.w	r7, r7, #32
40004df2:	46bd      	mov	sp, r7
40004df4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004df8:	4770      	bx	lr
40004dfa:	bf00      	nop

40004dfc <mvUartGetc>:
mvUartGetc():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:266
* RETURN:
*	carachter from the uart port.
*
*******************************************************************************/
MV_U8	mvUartGetc()
{
40004dfc:	b480      	push	{r7}
40004dfe:	b083      	sub	sp, #12
40004e00:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:268
#if !defined(MV_NO_INPUT)
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
40004e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
40004e06:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004e0a:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:269
	while ((pUartPort->lsr & LSR_DR) == 0) ;
40004e0c:	bf00      	nop
40004e0e:	687b      	ldr	r3, [r7, #4]
40004e10:	7d1b      	ldrb	r3, [r3, #20]
40004e12:	b2db      	uxtb	r3, r3
40004e14:	f003 0301 	and.w	r3, r3, #1
40004e18:	2b00      	cmp	r3, #0
40004e1a:	d0f8      	beq.n	40004e0e <mvUartGetc+0x12>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:270
	return (pUartPort->rbr);
40004e1c:	687b      	ldr	r3, [r7, #4]
40004e1e:	781b      	ldrb	r3, [r3, #0]
40004e20:	b2db      	uxtb	r3, r3
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:274
#else
	return 0xff;
#endif
}
40004e22:	4618      	mov	r0, r3
40004e24:	f107 070c 	add.w	r7, r7, #12
40004e28:	46bd      	mov	sp, r7
40004e2a:	bc80      	pop	{r7}
40004e2c:	4770      	bx	lr
40004e2e:	bf00      	nop

40004e30 <mvUartTstc>:
mvUartTstc():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:294
* RETURN:
*	None.
*
*******************************************************************************/
MV_BOOL mvUartTstc()
{
40004e30:	b480      	push	{r7}
40004e32:	b083      	sub	sp, #12
40004e34:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:296
#if !defined(MV_NO_INPUT)
	volatile MV_UART_PORT *pUartPort = (volatile MV_UART_PORT *)(INTER_REGS_BASE + UART0_REG_OFFSET);
40004e36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
40004e3a:	f2cd 0301 	movt	r3, #53249	; 0xd001
40004e3e:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:297
	return ((pUartPort->lsr & LSR_DR) != 0);
40004e40:	687b      	ldr	r3, [r7, #4]
40004e42:	7d1b      	ldrb	r3, [r3, #20]
40004e44:	b2db      	uxtb	r3, r3
40004e46:	f003 0301 	and.w	r3, r3, #1
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/mvUart.c:301
#else
	return FALSE;
#endif /* #if !defined(MV_NO_INPUT) */
}
40004e4a:	4618      	mov	r0, r3
40004e4c:	f107 070c 	add.w	r7, r7, #12
40004e50:	46bd      	mov	sp, r7
40004e52:	bc80      	pop	{r7}
40004e54:	4770      	bx	lr
40004e56:	bf00      	nop

40004e58 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40004e58:	b480      	push	{r7}
40004e5a:	b085      	sub	sp, #20
40004e5c:	af00      	add	r7, sp, #0
40004e5e:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
40004e60:	687b      	ldr	r3, [r7, #4]
40004e62:	681b      	ldr	r3, [r3, #0]
40004e64:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
40004e66:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:392
}
40004e68:	4618      	mov	r0, r3
40004e6a:	f107 0714 	add.w	r7, r7, #20
40004e6e:	46bd      	mov	sp, r7
40004e70:	bc80      	pop	{r7}
40004e72:	4770      	bx	lr

40004e74 <twsiTimeoutChk>:
twsiTimeoutChk():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:101
static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize);
static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize);
static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256);
static MV_VOID mvTwsiDelay(MV_U32 uiDelay);
static MV_BOOL twsiTimeoutChk(MV_U32 timeout, const MV_8 *pString)
{
40004e74:	b480      	push	{r7}
40004e76:	b083      	sub	sp, #12
40004e78:	af00      	add	r7, sp, #0
40004e7a:	6078      	str	r0, [r7, #4]
40004e7c:	6039      	str	r1, [r7, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:102
	if (timeout >= TWSI_TIMEOUT_VALUE) {
40004e7e:	687a      	ldr	r2, [r7, #4]
40004e80:	f240 43ff 	movw	r3, #1279	; 0x4ff
40004e84:	429a      	cmp	r2, r3
40004e86:	d902      	bls.n	40004e8e <twsiTimeoutChk+0x1a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:104
		/* DB(// mvOsPrintf("%s", pString));	*/
		return MV_TRUE;
40004e88:	f04f 0301 	mov.w	r3, #1
40004e8c:	e001      	b.n	40004e92 <twsiTimeoutChk+0x1e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:106
	}
	return MV_FALSE;
40004e8e:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:108

}
40004e92:	4618      	mov	r0, r3
40004e94:	f107 070c 	add.w	r7, r7, #12
40004e98:	46bd      	mov	sp, r7
40004e9a:	bc80      	pop	{r7}
40004e9c:	4770      	bx	lr
40004e9e:	bf00      	nop

40004ea0 <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:135
*       MV_OK is start bit was set successfuly on the bus.
*       MV_FAIL if interrupt flag was set before setting start bit.
*
*******************************************************************************/
MV_STATUS mvTwsiStartBitSet(MV_U8 chanNum)
{
40004ea0:	b580      	push	{r7, lr}
40004ea2:	b086      	sub	sp, #24
40004ea4:	af00      	add	r7, sp, #0
40004ea6:	4603      	mov	r3, r0
40004ea8:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:136
	MV_BOOL isIntFlag = MV_FALSE;
40004eaa:	f04f 0300 	mov.w	r3, #0
40004eae:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:141
	MV_U32 timeout, temp;

	/* DB(// mvOsPrintf("TWSI: mvTwsiStartBitSet \n"));	*/
	/* check Int flag */
	if (twsiMainIntGet(chanNum))
40004eb0:	79fb      	ldrb	r3, [r7, #7]
40004eb2:	4618      	mov	r0, r3
40004eb4:	f000 f8f6 	bl	400050a4 <twsiMainIntGet>
40004eb8:	4603      	mov	r3, r0
40004eba:	2b00      	cmp	r3, #0
40004ebc:	d002      	beq.n	40004ec4 <mvTwsiStartBitSet+0x24>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:142
		isIntFlag = MV_TRUE;
40004ebe:	f04f 0301 	mov.w	r3, #1
40004ec2:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:144
	/* set start Bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40004ec4:	79fb      	ldrb	r3, [r7, #7]
40004ec6:	f503 7388 	add.w	r3, r3, #272	; 0x110
40004eca:	ea4f 2303 	mov.w	r3, r3, lsl #8
40004ece:	f103 0308 	add.w	r3, r3, #8
40004ed2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004ed6:	4618      	mov	r0, r3
40004ed8:	f7ff ffbe 	bl	40004e58 <MV_MEMIO_LE32_READ>
40004edc:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:147
	
//	add = TWSI_CONTROL_REG(chanNum);
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_START_BIT);
40004ede:	79fb      	ldrb	r3, [r7, #7]
40004ee0:	f503 7388 	add.w	r3, r3, #272	; 0x110
40004ee4:	ea4f 2303 	mov.w	r3, r3, lsl #8
40004ee8:	f103 0308 	add.w	r3, r3, #8
40004eec:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004ef0:	68fa      	ldr	r2, [r7, #12]
40004ef2:	f042 0220 	orr.w	r2, r2, #32
40004ef6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:150

	/* in case that the int flag was set before i.e. repeated start bit */
	if (isIntFlag) {
40004ef8:	697b      	ldr	r3, [r7, #20]
40004efa:	2b00      	cmp	r3, #0
40004efc:	d003      	beq.n	40004f06 <mvTwsiStartBitSet+0x66>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:152
		/* DB(// mvOsPrintf("TWSI: mvTwsiStartBitSet repeated start Bit\n"));	*/
		twsiIntFlgClr(chanNum);
40004efe:	79fb      	ldrb	r3, [r7, #7]
40004f00:	4618      	mov	r0, r3
40004f02:	f000 f8f3 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:156
	}

	/* wait for interrupt */
	timeout = 0;
40004f06:	f04f 0300 	mov.w	r3, #0
40004f0a:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:157
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40004f0c:	bf00      	nop
40004f0e:	79fb      	ldrb	r3, [r7, #7]
40004f10:	4618      	mov	r0, r3
40004f12:	f000 f8c7 	bl	400050a4 <twsiMainIntGet>
40004f16:	4603      	mov	r3, r0
40004f18:	2b00      	cmp	r3, #0
40004f1a:	d10d      	bne.n	40004f38 <mvTwsiStartBitSet+0x98>
40004f1c:	693a      	ldr	r2, [r7, #16]
40004f1e:	f240 43ff 	movw	r3, #1279	; 0x4ff
40004f22:	429a      	cmp	r2, r3
40004f24:	bf8c      	ite	hi
40004f26:	2300      	movhi	r3, #0
40004f28:	2301      	movls	r3, #1
40004f2a:	b2db      	uxtb	r3, r3
40004f2c:	693a      	ldr	r2, [r7, #16]
40004f2e:	f102 0201 	add.w	r2, r2, #1
40004f32:	613a      	str	r2, [r7, #16]
40004f34:	2b00      	cmp	r3, #0
40004f36:	d1ea      	bne.n	40004f0e <mvTwsiStartBitSet+0x6e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:161
		;

	/* check for timeout */
	if (MV_TRUE == twsiTimeoutChk(timeout,
40004f38:	6938      	ldr	r0, [r7, #16]
40004f3a:	4b1b      	ldr	r3, [pc, #108]	; (40004fa8 <mvTwsiStartBitSet+0x108>)
40004f3c:	447b      	add	r3, pc
40004f3e:	4619      	mov	r1, r3
40004f40:	f7ff ff98 	bl	40004e74 <twsiTimeoutChk>
40004f44:	4603      	mov	r3, r0
40004f46:	2b01      	cmp	r3, #1
40004f48:	d102      	bne.n	40004f50 <mvTwsiStartBitSet+0xb0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:163
		"TWSI: mvTwsiStartBitSet ERROR - Start Clear bit TimeOut .\n"))
		return MV_TIMEOUT;
40004f4a:	f04f 030e 	mov.w	r3, #14
40004f4e:	e023      	b.n	40004f98 <mvTwsiStartBitSet+0xf8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:166

	/* check that start bit went down */
	if ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_START_BIT) != 0) {
40004f50:	79fb      	ldrb	r3, [r7, #7]
40004f52:	f503 7388 	add.w	r3, r3, #272	; 0x110
40004f56:	ea4f 2303 	mov.w	r3, r3, lsl #8
40004f5a:	f103 0308 	add.w	r3, r3, #8
40004f5e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004f62:	4618      	mov	r0, r3
40004f64:	f7ff ff78 	bl	40004e58 <MV_MEMIO_LE32_READ>
40004f68:	4603      	mov	r3, r0
40004f6a:	f003 0320 	and.w	r3, r3, #32
40004f6e:	2b00      	cmp	r3, #0
40004f70:	d002      	beq.n	40004f78 <mvTwsiStartBitSet+0xd8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:168
		/* mvOsPrintf("TWSI: mvTwsiStartBitSet ERROR - start bit didn't went down\n");	*/
		return MV_FAIL;
40004f72:	f04f 0301 	mov.w	r3, #1
40004f76:	e00f      	b.n	40004f98 <mvTwsiStartBitSet+0xf8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:172
	}

	/* check the status */
	temp = twsiStsGet(chanNum);
40004f78:	79fb      	ldrb	r3, [r7, #7]
40004f7a:	4618      	mov	r0, r3
40004f7c:	f000 fa24 	bl	400053c8 <twsiStsGet>
40004f80:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:173
	if ((temp != TWSI_START_CON_TRA) && (temp != TWSI_REPEATED_START_CON_TRA)) {
40004f82:	68fb      	ldr	r3, [r7, #12]
40004f84:	2b08      	cmp	r3, #8
40004f86:	d005      	beq.n	40004f94 <mvTwsiStartBitSet+0xf4>
40004f88:	68fb      	ldr	r3, [r7, #12]
40004f8a:	2b10      	cmp	r3, #16
40004f8c:	d002      	beq.n	40004f94 <mvTwsiStartBitSet+0xf4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:175
		/* mvOsPrintf("TWSI: mvTwsiStartBitSet ERROR - status %x after Set Start Bit. \n", temp);	*/
		return MV_FAIL;
40004f8e:	f04f 0301 	mov.w	r3, #1
40004f92:	e001      	b.n	40004f98 <mvTwsiStartBitSet+0xf8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:178
	}

	return MV_OK;
40004f94:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:180

}
40004f98:	4618      	mov	r0, r3
40004f9a:	f107 0718 	add.w	r7, r7, #24
40004f9e:	46bd      	mov	sp, r7
40004fa0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40004fa4:	4770      	bx	lr
40004fa6:	bf00      	nop
40004fa8:	000087a4 	andeq	r8, r0, r4, lsr #15

40004fac <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:201
* RETURN:
*       MV_TRUE is stop bit was set successfuly on the bus.
*
*******************************************************************************/
MV_STATUS mvTwsiStopBitSet(MV_U8 chanNum)
{
40004fac:	b580      	push	{r7, lr}
40004fae:	b084      	sub	sp, #16
40004fb0:	af00      	add	r7, sp, #0
40004fb2:	4603      	mov	r3, r0
40004fb4:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:205
	MV_U32 timeout, temp;

	/* Generate stop bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40004fb6:	79fb      	ldrb	r3, [r7, #7]
40004fb8:	f503 7388 	add.w	r3, r3, #272	; 0x110
40004fbc:	ea4f 2303 	mov.w	r3, r3, lsl #8
40004fc0:	f103 0308 	add.w	r3, r3, #8
40004fc4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004fc8:	4618      	mov	r0, r3
40004fca:	f7ff ff45 	bl	40004e58 <MV_MEMIO_LE32_READ>
40004fce:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:208
	
//	add = TWSI_CONTROL_REG(chanNum);
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_STOP_BIT);
40004fd0:	79fb      	ldrb	r3, [r7, #7]
40004fd2:	f503 7388 	add.w	r3, r3, #272	; 0x110
40004fd6:	ea4f 2303 	mov.w	r3, r3, lsl #8
40004fda:	f103 0308 	add.w	r3, r3, #8
40004fde:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40004fe2:	68ba      	ldr	r2, [r7, #8]
40004fe4:	f042 0210 	orr.w	r2, r2, #16
40004fe8:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:210

	twsiIntFlgClr(chanNum);
40004fea:	79fb      	ldrb	r3, [r7, #7]
40004fec:	4618      	mov	r0, r3
40004fee:	f000 f87d 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:213

	/* wait for stop bit to come down */
	timeout = 0;
40004ff2:	f04f 0300 	mov.w	r3, #0
40004ff6:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:214
	while (((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0)
40004ff8:	bf00      	nop
40004ffa:	79fb      	ldrb	r3, [r7, #7]
40004ffc:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005000:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005004:	f103 0308 	add.w	r3, r3, #8
40005008:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000500c:	4618      	mov	r0, r3
4000500e:	f7ff ff23 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005012:	4603      	mov	r3, r0
40005014:	f003 0310 	and.w	r3, r3, #16
40005018:	2b00      	cmp	r3, #0
4000501a:	d00d      	beq.n	40005038 <mvTwsiStopBitSet+0x8c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:215
				&& (timeout++ < TWSI_TIMEOUT_VALUE))
4000501c:	68fa      	ldr	r2, [r7, #12]
4000501e:	f240 43ff 	movw	r3, #1279	; 0x4ff
40005022:	429a      	cmp	r2, r3
40005024:	bf8c      	ite	hi
40005026:	2300      	movhi	r3, #0
40005028:	2301      	movls	r3, #1
4000502a:	b2db      	uxtb	r3, r3
4000502c:	68fa      	ldr	r2, [r7, #12]
4000502e:	f102 0201 	add.w	r2, r2, #1
40005032:	60fa      	str	r2, [r7, #12]
40005034:	2b00      	cmp	r3, #0
40005036:	d1e0      	bne.n	40004ffa <mvTwsiStopBitSet+0x4e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:219
		;

	/* check for timeout */
	if (MV_TRUE == twsiTimeoutChk(timeout, "TWSI: mvTwsiStopBitSet ERROR - Stop bit TimeOut .\n"))
40005038:	68f8      	ldr	r0, [r7, #12]
4000503a:	4b19      	ldr	r3, [pc, #100]	; (400050a0 <mvTwsiStopBitSet+0xf4>)
4000503c:	447b      	add	r3, pc
4000503e:	4619      	mov	r1, r3
40005040:	f7ff ff18 	bl	40004e74 <twsiTimeoutChk>
40005044:	4603      	mov	r3, r0
40005046:	2b01      	cmp	r3, #1
40005048:	d102      	bne.n	40005050 <mvTwsiStopBitSet+0xa4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:220
		return MV_TIMEOUT;
4000504a:	f04f 030e 	mov.w	r3, #14
4000504e:	e020      	b.n	40005092 <mvTwsiStopBitSet+0xe6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:223

	/* check that the stop bit went down */
	if ((MV_REG_READ(TWSI_CONTROL_REG(chanNum)) & TWSI_CONTROL_STOP_BIT) != 0) {
40005050:	79fb      	ldrb	r3, [r7, #7]
40005052:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005056:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000505a:	f103 0308 	add.w	r3, r3, #8
4000505e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005062:	4618      	mov	r0, r3
40005064:	f7ff fef8 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005068:	4603      	mov	r3, r0
4000506a:	f003 0310 	and.w	r3, r3, #16
4000506e:	2b00      	cmp	r3, #0
40005070:	d002      	beq.n	40005078 <mvTwsiStopBitSet+0xcc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:225
		/* mvOsPrintf("TWSI: mvTwsiStopBitSet ERROR - stop bit didn't went down. \n");	*/
		return MV_FAIL;
40005072:	f04f 0301 	mov.w	r3, #1
40005076:	e00c      	b.n	40005092 <mvTwsiStopBitSet+0xe6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:229
	}

	/* check the status */
	temp = twsiStsGet(chanNum);
40005078:	79fb      	ldrb	r3, [r7, #7]
4000507a:	4618      	mov	r0, r3
4000507c:	f000 f9a4 	bl	400053c8 <twsiStsGet>
40005080:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:230
	if (temp != TWSI_NO_REL_STS_INT_FLAG_IS_KEPT_0) {
40005082:	68bb      	ldr	r3, [r7, #8]
40005084:	2bf8      	cmp	r3, #248	; 0xf8
40005086:	d002      	beq.n	4000508e <mvTwsiStopBitSet+0xe2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:232
		/* mvOsPrintf("TWSI: mvTwsiStopBitSet ERROR - status %x after Stop Bit. \n", temp);	*/
		return MV_FAIL;
40005088:	f04f 0301 	mov.w	r3, #1
4000508c:	e001      	b.n	40005092 <mvTwsiStopBitSet+0xe6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:235
	}

	return MV_OK;
4000508e:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:236
}
40005092:	4618      	mov	r0, r3
40005094:	f107 0710 	add.w	r7, r7, #16
40005098:	46bd      	mov	sp, r7
4000509a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000509e:	4770      	bx	lr
400050a0:	000086e0 	andeq	r8, r0, r0, ror #13

400050a4 <twsiMainIntGet>:
twsiMainIntGet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:255
* RETURN:
*       MV_TRUE is interrupt flag is set, MV_FALSE otherwise.
*
*******************************************************************************/
static MV_BOOL twsiMainIntGet(MV_U8 chanNum)
{
400050a4:	b580      	push	{r7, lr}
400050a6:	b084      	sub	sp, #16
400050a8:	af00      	add	r7, sp, #0
400050aa:	4603      	mov	r3, r0
400050ac:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:260
	MV_U32 temp;

	/* get the int flag bit */

	temp = MV_REG_READ(MV_TWSI_CPU_MAIN_INT_CASUE(chanNum));
400050ae:	f641 0084 	movw	r0, #6276	; 0x1884
400050b2:	f2cd 0002 	movt	r0, #53250	; 0xd002
400050b6:	f7ff fecf 	bl	40004e58 <MV_MEMIO_LE32_READ>
400050ba:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:261
	if (temp & (1<<CPU_MAIN_INT_TWSI_OFFS(chanNum))) /*   (TWSI_CPU_MAIN_INT_BIT(chanNum)))	*/
400050bc:	79fb      	ldrb	r3, [r7, #7]
400050be:	f103 0302 	add.w	r3, r3, #2
400050c2:	f04f 0201 	mov.w	r2, #1
400050c6:	fa02 f303 	lsl.w	r3, r2, r3
400050ca:	461a      	mov	r2, r3
400050cc:	68fb      	ldr	r3, [r7, #12]
400050ce:	4013      	ands	r3, r2
400050d0:	2b00      	cmp	r3, #0
400050d2:	d002      	beq.n	400050da <twsiMainIntGet+0x36>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:262
		return MV_TRUE;
400050d4:	f04f 0301 	mov.w	r3, #1
400050d8:	e001      	b.n	400050de <twsiMainIntGet+0x3a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:264

	return MV_FALSE;
400050da:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:265
}
400050de:	4618      	mov	r0, r3
400050e0:	f107 0710 	add.w	r7, r7, #16
400050e4:	46bd      	mov	sp, r7
400050e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400050ea:	4770      	bx	lr

400050ec <twsiIntFlgClr>:
twsiIntFlgClr():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:286
* RETURN:
*       None.
*
*******************************************************************************/
static MV_VOID twsiIntFlgClr(MV_U8 chanNum)
{
400050ec:	b580      	push	{r7, lr}
400050ee:	b084      	sub	sp, #16
400050f0:	af00      	add	r7, sp, #0
400050f2:	4603      	mov	r3, r0
400050f4:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:289
	MV_U32 temp;

	mvTwsiDelay(1);
400050f6:	f04f 0001 	mov.w	r0, #1
400050fa:	f000 fd5b 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:291
	/* clear the int flag bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
400050fe:	79fb      	ldrb	r3, [r7, #7]
40005100:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005104:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005108:	f103 0308 	add.w	r3, r3, #8
4000510c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005110:	4618      	mov	r0, r3
40005112:	f7ff fea1 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005116:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:292
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp & ~(TWSI_CONTROL_INT_FLAG_SET));
40005118:	79fb      	ldrb	r3, [r7, #7]
4000511a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000511e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005122:	f103 0308 	add.w	r3, r3, #8
40005126:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000512a:	68fa      	ldr	r2, [r7, #12]
4000512c:	f022 0208 	bic.w	r2, r2, #8
40005130:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:295

	/* wait for 1 mili sec for the clear to take effect */
	mvTwsiDelay(1);
40005132:	f04f 0001 	mov.w	r0, #1
40005136:	f000 fd3d 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:298

	return;
}
4000513a:	f107 0710 	add.w	r7, r7, #16
4000513e:	46bd      	mov	sp, r7
40005140:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005144:	4770      	bx	lr
40005146:	bf00      	nop

40005148 <twsiAckBitSet>:
twsiAckBitSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:317
* RETURN:
*       None.
*
*******************************************************************************/
static MV_VOID twsiAckBitSet(MV_U8 chanNum)
{
40005148:	b580      	push	{r7, lr}
4000514a:	b084      	sub	sp, #16
4000514c:	af00      	add	r7, sp, #0
4000514e:	4603      	mov	r3, r0
40005150:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:321
	MV_U32 temp;

	/*Set the Ack bit */
	temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40005152:	79fb      	ldrb	r3, [r7, #7]
40005154:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005158:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000515c:	f103 0308 	add.w	r3, r3, #8
40005160:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005164:	4618      	mov	r0, r3
40005166:	f7ff fe77 	bl	40004e58 <MV_MEMIO_LE32_READ>
4000516a:	60f8      	str	r0, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:323
	
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp | TWSI_CONTROL_ACK);
4000516c:	79fb      	ldrb	r3, [r7, #7]
4000516e:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005172:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005176:	f103 0308 	add.w	r3, r3, #8
4000517a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000517e:	68fa      	ldr	r2, [r7, #12]
40005180:	f042 0204 	orr.w	r2, r2, #4
40005184:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:326

	/* Add delay of 1ms */
	mvTwsiDelay(1);
40005186:	f04f 0001 	mov.w	r0, #1
4000518a:	f000 fd13 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:328
	return;
}
4000518e:	f107 0710 	add.w	r7, r7, #16
40005192:	46bd      	mov	sp, r7
40005194:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005198:	4770      	bx	lr
4000519a:	bf00      	nop

4000519c <mvTwsiInit>:
mvTwsiInit():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:353
* RETURN:
*       Actual frequancy.
*
*******************************************************************************/
MV_U32 mvTwsiInit(MV_U8 chanNum, MV_HZ frequancy, MV_U32 Tclk, MV_TWSI_ADDR *pTwsiAddr, MV_BOOL generalCallEnable)
{
4000519c:	b580      	push	{r7, lr}
4000519e:	b08e      	sub	sp, #56	; 0x38
400051a0:	af00      	add	r7, sp, #0
400051a2:	60b9      	str	r1, [r7, #8]
400051a4:	607a      	str	r2, [r7, #4]
400051a6:	603b      	str	r3, [r7, #0]
400051a8:	4603      	mov	r3, r0
400051aa:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:354
	MV_U32 n, m, freq, margin, minMargin = 0xffffffff;
400051ac:	f04f 33ff 	mov.w	r3, #4294967295
400051b0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:356
	MV_U32 power;
	MV_U32 actualFreq = 0, actualN = 0, actualM = 0, val;
400051b2:	f04f 0300 	mov.w	r3, #0
400051b6:	62bb      	str	r3, [r7, #40]	; 0x28
400051b8:	f04f 0300 	mov.w	r3, #0
400051bc:	627b      	str	r3, [r7, #36]	; 0x24
400051be:	f04f 0300 	mov.w	r3, #0
400051c2:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:360

#ifdef MV88F67XX
	/* set twsi MPPS */
	val = (MV_REG_READ(REG_MPP_CONTROL_ADDR) | (REG_MPP_CONTROL_TWSI_VALUE << REG_MPP_CONTROL_TWSI_OFFS));
400051c4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
400051c8:	f2cd 0001 	movt	r0, #53249	; 0xd001
400051cc:	f7ff fe44 	bl	40004e58 <MV_MEMIO_LE32_READ>
400051d0:	4603      	mov	r3, r0
400051d2:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
400051d6:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:361
	MV_REG_WRITE(REG_MPP_CONTROL_ADDR, val);
400051d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
400051dc:	f2cd 0301 	movt	r3, #53249	; 0xd001
400051e0:	69fa      	ldr	r2, [r7, #28]
400051e2:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:370
		/* mvOsPrintf("Warning TWSI frequancy is too high, please use up tp 100Khz. \n");	*/
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n", Tclk, frequancy));	*/
	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
400051e4:	f04f 0300 	mov.w	r3, #0
400051e8:	637b      	str	r3, [r7, #52]	; 0x34
400051ea:	e03d      	b.n	40005268 <mvTwsiInit+0xcc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:371
		for (m = 0; m < 16; m++) {
400051ec:	f04f 0300 	mov.w	r3, #0
400051f0:	633b      	str	r3, [r7, #48]	; 0x30
400051f2:	e032      	b.n	4000525a <mvTwsiInit+0xbe>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:372
			power = 2 << n;	/* power = 2^(n+1) */
400051f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
400051f6:	f04f 0202 	mov.w	r2, #2
400051fa:	fa02 f303 	lsl.w	r3, r2, r3
400051fe:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:373
			freq = Tclk / (10 * (m + 1) * power);
40005200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40005202:	f103 0301 	add.w	r3, r3, #1
40005206:	69ba      	ldr	r2, [r7, #24]
40005208:	fb02 f203 	mul.w	r2, r2, r3
4000520c:	4613      	mov	r3, r2
4000520e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40005212:	189b      	adds	r3, r3, r2
40005214:	ea4f 0343 	mov.w	r3, r3, lsl #1
40005218:	6878      	ldr	r0, [r7, #4]
4000521a:	4619      	mov	r1, r3
4000521c:	f002 e964 	blx	400074e8 <__aeabi_uidiv>
40005220:	4603      	mov	r3, r0
40005222:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:374
			margin = MV_ABS(frequancy - freq);
40005224:	68ba      	ldr	r2, [r7, #8]
40005226:	697b      	ldr	r3, [r7, #20]
40005228:	1ad3      	subs	r3, r2, r3
4000522a:	2b00      	cmp	r3, #0
4000522c:	bfb8      	it	lt
4000522e:	425b      	neglt	r3, r3
40005230:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:376

			if ((freq <= frequancy) && (margin < minMargin)) {
40005232:	697a      	ldr	r2, [r7, #20]
40005234:	68bb      	ldr	r3, [r7, #8]
40005236:	429a      	cmp	r2, r3
40005238:	d80b      	bhi.n	40005252 <mvTwsiInit+0xb6>
4000523a:	693a      	ldr	r2, [r7, #16]
4000523c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000523e:	429a      	cmp	r2, r3
40005240:	d207      	bcs.n	40005252 <mvTwsiInit+0xb6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:377
				minMargin = margin;
40005242:	693b      	ldr	r3, [r7, #16]
40005244:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:378
				actualFreq = freq;
40005246:	697b      	ldr	r3, [r7, #20]
40005248:	62bb      	str	r3, [r7, #40]	; 0x28
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:379
				actualN = n;
4000524a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000524c:	627b      	str	r3, [r7, #36]	; 0x24
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:380
				actualM = m;
4000524e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40005250:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:371
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n", Tclk, frequancy));	*/
	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
		for (m = 0; m < 16; m++) {
40005252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40005254:	f103 0301 	add.w	r3, r3, #1
40005258:	633b      	str	r3, [r7, #48]	; 0x30
4000525a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000525c:	2b0f      	cmp	r3, #15
4000525e:	d9c9      	bls.n	400051f4 <mvTwsiInit+0x58>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:370
		/* mvOsPrintf("Warning TWSI frequancy is too high, please use up tp 100Khz. \n");	*/
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - Tclk = %d freq = %d\n", Tclk, frequancy));	*/
	/* Calucalte N and M for the TWSI clock baud rate */
	for (n = 0; n < 8; n++) {
40005260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40005262:	f103 0301 	add.w	r3, r3, #1
40005266:	637b      	str	r3, [r7, #52]	; 0x34
40005268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000526a:	2b07      	cmp	r3, #7
4000526c:	d9be      	bls.n	400051ec <mvTwsiInit+0x50>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:386
			}
		}
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiInit - actN %d actM %d actFreq %d\n", actualN, actualM, actualFreq));	*/
	/* Reset the TWSI logic */
	twsiReset(chanNum);
4000526e:	7bfb      	ldrb	r3, [r7, #15]
40005270:	4618      	mov	r0, r3
40005272:	f000 f8c3 	bl	400053fc <twsiReset>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:389

	/* Set the baud rate */
	val = ((actualM << TWSI_BAUD_RATE_M_OFFS) | actualN << TWSI_BAUD_RATE_N_OFFS);
40005276:	6a3b      	ldr	r3, [r7, #32]
40005278:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000527c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000527e:	4313      	orrs	r3, r2
40005280:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:391
//	add = TWSI_STATUS_BAUDE_RATE_REG(chanNum);
	MV_REG_WRITE(TWSI_STATUS_BAUDE_RATE_REG(chanNum), val);
40005282:	7bfb      	ldrb	r3, [r7, #15]
40005284:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005288:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000528c:	f103 030c 	add.w	r3, r3, #12
40005290:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005294:	69fa      	ldr	r2, [r7, #28]
40005296:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:395

	/* Enable the TWSI and slave */
//	add = TWSI_CONTROL_REG(chanNum);
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), TWSI_CONTROL_ENA | TWSI_CONTROL_ACK);
40005298:	7bfb      	ldrb	r3, [r7, #15]
4000529a:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000529e:	ea4f 2303 	mov.w	r3, r3, lsl #8
400052a2:	f103 0308 	add.w	r3, r3, #8
400052a6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400052aa:	f04f 0244 	mov.w	r2, #68	; 0x44
400052ae:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:398

	/* set the TWSI slave address */
	if (pTwsiAddr->type == ADDR10_BIT) {	/* 10 Bit deviceAddress */
400052b0:	683b      	ldr	r3, [r7, #0]
400052b2:	791b      	ldrb	r3, [r3, #4]
400052b4:	2b01      	cmp	r3, #1
400052b6:	d12a      	bne.n	4000530e <mvTwsiInit+0x172>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:400
		/* writing the 2 most significant bits of the 10 bit address */
		val = ((pTwsiAddr->address & TWSI_SLAVE_ADDR_10BIT_MASK) >> TWSI_SLAVE_ADDR_10BIT_OFFS);
400052b8:	683b      	ldr	r3, [r7, #0]
400052ba:	681b      	ldr	r3, [r3, #0]
400052bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
400052c0:	ea4f 13d3 	mov.w	r3, r3, lsr #7
400052c4:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:402
		/* bits 7:3 must be 0x11110 */
		val |= TWSI_SLAVE_ADDR_10BIT_CONST;
400052c6:	69fb      	ldr	r3, [r7, #28]
400052c8:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
400052cc:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:404
		/* set GCE bit */
		if (generalCallEnable)
400052ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
400052d0:	2b00      	cmp	r3, #0
400052d2:	d003      	beq.n	400052dc <mvTwsiInit+0x140>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:405
			val |= TWSI_SLAVE_ADDR_GCE_ENA;
400052d4:	69fb      	ldr	r3, [r7, #28]
400052d6:	f043 0301 	orr.w	r3, r3, #1
400052da:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:408
		/* write slave address */
//		add = TWSI_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
400052dc:	7bfb      	ldrb	r3, [r7, #15]
400052de:	f503 7388 	add.w	r3, r3, #272	; 0x110
400052e2:	ea4f 2303 	mov.w	r3, r3, lsl #8
400052e6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400052ea:	69fa      	ldr	r2, [r7, #28]
400052ec:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:411

		/* writing the 8 least significant bits of the 10 bit address */
		val = (pTwsiAddr->address << TWSI_EXTENDED_SLAVE_OFFS) & TWSI_EXTENDED_SLAVE_MASK;
400052ee:	683b      	ldr	r3, [r7, #0]
400052f0:	681b      	ldr	r3, [r3, #0]
400052f2:	b2db      	uxtb	r3, r3
400052f4:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:413
//		add = TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), val);
400052f6:	7bfb      	ldrb	r3, [r7, #15]
400052f8:	f503 7388 	add.w	r3, r3, #272	; 0x110
400052fc:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005300:	f103 0310 	add.w	r3, r3, #16
40005304:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005308:	69fa      	ldr	r2, [r7, #28]
4000530a:	601a      	str	r2, [r3, #0]
4000530c:	e01b      	b.n	40005346 <mvTwsiInit+0x1aa>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:418
	} else {		/*7 bit address */

		/* set the 7 Bits address */
//		add = TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_EXTENDED_SLAVE_ADDR_REG(chanNum), 0x0);
4000530e:	7bfb      	ldrb	r3, [r7, #15]
40005310:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005314:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005318:	f103 0310 	add.w	r3, r3, #16
4000531c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005320:	f04f 0200 	mov.w	r2, #0
40005324:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:419
		val = (pTwsiAddr->address << TWSI_SLAVE_ADDR_7BIT_OFFS) & TWSI_SLAVE_ADDR_7BIT_MASK;
40005326:	683b      	ldr	r3, [r7, #0]
40005328:	681b      	ldr	r3, [r3, #0]
4000532a:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000532e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
40005332:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:421
//		add = TWSI_SLAVE_ADDR_REG(chanNum);
		MV_REG_WRITE(TWSI_SLAVE_ADDR_REG(chanNum), val);
40005334:	7bfb      	ldrb	r3, [r7, #15]
40005336:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000533a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000533e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005342:	69fa      	ldr	r2, [r7, #28]
40005344:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:425
	}

	/* unmask twsi int */
	val = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
40005346:	7bfb      	ldrb	r3, [r7, #15]
40005348:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000534c:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005350:	f103 0308 	add.w	r3, r3, #8
40005354:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005358:	4618      	mov	r0, r3
4000535a:	f7ff fd7d 	bl	40004e58 <MV_MEMIO_LE32_READ>
4000535e:	61f8      	str	r0, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:426
	MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), val | TWSI_CONTROL_INT_ENA);
40005360:	7bfb      	ldrb	r3, [r7, #15]
40005362:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005366:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000536a:	f103 0308 	add.w	r3, r3, #8
4000536e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005372:	69fa      	ldr	r2, [r7, #28]
40005374:	f042 0280 	orr.w	r2, r2, #128	; 0x80
40005378:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:429
		
	/* unmask twsi int in Interrupt source control register */
	val = (MV_REG_READ(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum))) |
4000537a:	7bfb      	ldrb	r3, [r7, #15]
4000537c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
40005380:	f103 03df 	add.w	r3, r3, #223	; 0xdf
40005384:	ea4f 0383 	mov.w	r3, r3, lsl #2
40005388:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000538c:	4618      	mov	r0, r3
4000538e:	f7ff fd63 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005392:	4603      	mov	r3, r0
40005394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
40005398:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:431
			 (1<<CPU_INT_SOURCE_CONTROL_ENA_OFFS));
	MV_REG_WRITE(CPU_INT_SOURCE_CONTROL_REG(CPU_MAIN_INT_CAUSE_TWSI(chanNum)),val);
4000539a:	7bfb      	ldrb	r3, [r7, #15]
4000539c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
400053a0:	f103 03df 	add.w	r3, r3, #223	; 0xdf
400053a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400053a8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400053ac:	69fa      	ldr	r2, [r7, #28]
400053ae:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:434

	/* Add delay of 1ms */
	mvTwsiDelay(1);
400053b0:	f04f 0001 	mov.w	r0, #1
400053b4:	f000 fbfe 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:436

	return actualFreq;
400053b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:437
}
400053ba:	4618      	mov	r0, r3
400053bc:	f107 0738 	add.w	r7, r7, #56	; 0x38
400053c0:	46bd      	mov	sp, r7
400053c2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400053c6:	4770      	bx	lr

400053c8 <twsiStsGet>:
twsiStsGet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:456
* RETURN:
*       MV_U32 - the TWSI status.
*
*******************************************************************************/
static MV_U32 twsiStsGet(MV_U8 chanNum)
{
400053c8:	b580      	push	{r7, lr}
400053ca:	b082      	sub	sp, #8
400053cc:	af00      	add	r7, sp, #0
400053ce:	4603      	mov	r3, r0
400053d0:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:457
	return MV_REG_READ(TWSI_STATUS_BAUDE_RATE_REG(chanNum));
400053d2:	79fb      	ldrb	r3, [r7, #7]
400053d4:	f503 7388 	add.w	r3, r3, #272	; 0x110
400053d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
400053dc:	f103 030c 	add.w	r3, r3, #12
400053e0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400053e4:	4618      	mov	r0, r3
400053e6:	f7ff fd37 	bl	40004e58 <MV_MEMIO_LE32_READ>
400053ea:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:459

}
400053ec:	4618      	mov	r0, r3
400053ee:	f107 0708 	add.w	r7, r7, #8
400053f2:	46bd      	mov	sp, r7
400053f4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400053f8:	4770      	bx	lr
400053fa:	bf00      	nop

400053fc <twsiReset>:
twsiReset():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:478
* RETURN:
*       None
*
*******************************************************************************/
static MV_VOID twsiReset(MV_U8 chanNum)
{
400053fc:	b580      	push	{r7, lr}
400053fe:	b082      	sub	sp, #8
40005400:	af00      	add	r7, sp, #0
40005402:	4603      	mov	r3, r0
40005404:	71fb      	strb	r3, [r7, #7]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:481

	/* Reset the TWSI logic */
	MV_REG_WRITE(TWSI_SOFT_RESET_REG(chanNum), 0);
40005406:	79fb      	ldrb	r3, [r7, #7]
40005408:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000540c:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005410:	f103 031c 	add.w	r3, r3, #28
40005414:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005418:	f04f 0200 	mov.w	r2, #0
4000541c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:484

	/* wait for 2 mili sec */
	mvTwsiDelay(2);
4000541e:	f04f 0002 	mov.w	r0, #2
40005422:	f000 fbc7 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:487

	return;
}
40005426:	f107 0708 	add.w	r7, r7, #8
4000542a:	46bd      	mov	sp, r7
4000542c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005430:	4770      	bx	lr
40005432:	bf00      	nop

40005434 <mvTwsiAddrSet>:
mvTwsiAddrSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:511
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
MV_STATUS mvTwsiAddrSet(MV_U8 chanNum, MV_TWSI_ADDR *pTwsiAddr, MV_TWSI_CMD command)
{
40005434:	b580      	push	{r7, lr}
40005436:	b082      	sub	sp, #8
40005438:	af00      	add	r7, sp, #0
4000543a:	6039      	str	r1, [r7, #0]
4000543c:	4613      	mov	r3, r2
4000543e:	4602      	mov	r2, r0
40005440:	71fa      	strb	r2, [r7, #7]
40005442:	71bb      	strb	r3, [r7, #6]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:515
	/* DB(// mvOsPrintf("TWSI: mvTwsiAddr7BitSet addr %x , type %d, cmd is %s\n", pTwsiAddr->address,	*/
/*	   pTwsiAddr->type, ((command == MV_TWSI_WRITE) ? "Write" : "Read")));	*/
	/* 10 Bit address */
	if (pTwsiAddr->type == ADDR10_BIT) {
40005444:	683b      	ldr	r3, [r7, #0]
40005446:	791b      	ldrb	r3, [r3, #4]
40005448:	2b01      	cmp	r3, #1
4000544a:	d10a      	bne.n	40005462 <mvTwsiAddrSet+0x2e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:516
		return twsiAddr10BitSet(chanNum, pTwsiAddr->address, command);
4000544c:	683b      	ldr	r3, [r7, #0]
4000544e:	681a      	ldr	r2, [r3, #0]
40005450:	79f9      	ldrb	r1, [r7, #7]
40005452:	79bb      	ldrb	r3, [r7, #6]
40005454:	4608      	mov	r0, r1
40005456:	4611      	mov	r1, r2
40005458:	461a      	mov	r2, r3
4000545a:	f000 f813 	bl	40005484 <twsiAddr10BitSet>
4000545e:	4603      	mov	r3, r0
40005460:	e009      	b.n	40005476 <mvTwsiAddrSet+0x42>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:520
	}
	/* 7 Bit address */
	else {
		return twsiAddr7BitSet(chanNum, pTwsiAddr->address, command);
40005462:	683b      	ldr	r3, [r7, #0]
40005464:	681a      	ldr	r2, [r3, #0]
40005466:	79f9      	ldrb	r1, [r7, #7]
40005468:	79bb      	ldrb	r3, [r7, #6]
4000546a:	4608      	mov	r0, r1
4000546c:	4611      	mov	r1, r2
4000546e:	461a      	mov	r2, r3
40005470:	f000 f8c6 	bl	40005600 <twsiAddr7BitSet>
40005474:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:523
	}

}
40005476:	4618      	mov	r0, r3
40005478:	f107 0708 	add.w	r7, r7, #8
4000547c:	46bd      	mov	sp, r7
4000547e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005482:	4770      	bx	lr

40005484 <twsiAddr10BitSet>:
twsiAddr10BitSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:554
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiAddr10BitSet(MV_U8 chanNum, MV_U32 deviceAddress, MV_TWSI_CMD command)
{
40005484:	b580      	push	{r7, lr}
40005486:	b084      	sub	sp, #16
40005488:	af00      	add	r7, sp, #0
4000548a:	6039      	str	r1, [r7, #0]
4000548c:	4613      	mov	r3, r2
4000548e:	4602      	mov	r2, r0
40005490:	71fa      	strb	r2, [r7, #7]
40005492:	71bb      	strb	r3, [r7, #6]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:558
	MV_U32 val, timeout;

	/* writing the 2 most significant bits of the 10 bit address */
	val = ((deviceAddress & TWSI_DATA_ADDR_10BIT_MASK) >> TWSI_DATA_ADDR_10BIT_OFFS);
40005494:	683b      	ldr	r3, [r7, #0]
40005496:	f403 7340 	and.w	r3, r3, #768	; 0x300
4000549a:	ea4f 13d3 	mov.w	r3, r3, lsr #7
4000549e:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:560
	/* bits 7:3 must be 0x11110 */
	val |= TWSI_DATA_ADDR_10BIT_CONST;
400054a0:	68bb      	ldr	r3, [r7, #8]
400054a2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
400054a6:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:562
	/* set command */
	val |= command;
400054a8:	79bb      	ldrb	r3, [r7, #6]
400054aa:	68ba      	ldr	r2, [r7, #8]
400054ac:	4313      	orrs	r3, r2
400054ae:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:563
	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
400054b0:	79fb      	ldrb	r3, [r7, #7]
400054b2:	f503 7388 	add.w	r3, r3, #272	; 0x110
400054b6:	ea4f 2303 	mov.w	r3, r3, lsl #8
400054ba:	f103 0304 	add.w	r3, r3, #4
400054be:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400054c2:	68ba      	ldr	r2, [r7, #8]
400054c4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:565

	mvTwsiDelay(1);
400054c6:	f04f 0001 	mov.w	r0, #1
400054ca:	f000 fb73 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:568

	/* clear Int flag */
	twsiIntFlgClr(chanNum);
400054ce:	79fb      	ldrb	r3, [r7, #7]
400054d0:	4618      	mov	r0, r3
400054d2:	f7ff fe0b 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:571

	/* wait for Int to be Set */
	timeout = 0;
400054d6:	f04f 0300 	mov.w	r3, #0
400054da:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:572
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
400054dc:	bf00      	nop
400054de:	79fb      	ldrb	r3, [r7, #7]
400054e0:	4618      	mov	r0, r3
400054e2:	f7ff fddf 	bl	400050a4 <twsiMainIntGet>
400054e6:	4603      	mov	r3, r0
400054e8:	2b00      	cmp	r3, #0
400054ea:	d10d      	bne.n	40005508 <twsiAddr10BitSet+0x84>
400054ec:	68fa      	ldr	r2, [r7, #12]
400054ee:	f240 43ff 	movw	r3, #1279	; 0x4ff
400054f2:	429a      	cmp	r2, r3
400054f4:	bf8c      	ite	hi
400054f6:	2300      	movhi	r3, #0
400054f8:	2301      	movls	r3, #1
400054fa:	b2db      	uxtb	r3, r3
400054fc:	68fa      	ldr	r2, [r7, #12]
400054fe:	f102 0201 	add.w	r2, r2, #1
40005502:	60fa      	str	r2, [r7, #12]
40005504:	2b00      	cmp	r3, #0
40005506:	d1ea      	bne.n	400054de <twsiAddr10BitSet+0x5a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:577
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
40005508:	68f8      	ldr	r0, [r7, #12]
4000550a:	4b3b      	ldr	r3, [pc, #236]	; (400055f8 <twsiAddr10BitSet+0x174>)
4000550c:	447b      	add	r3, pc
4000550e:	4619      	mov	r1, r3
40005510:	f7ff fcb0 	bl	40004e74 <twsiTimeoutChk>
40005514:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:576
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
40005516:	2b01      	cmp	r3, #1
40005518:	d102      	bne.n	40005520 <twsiAddr10BitSet+0x9c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:578
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 1st addr (10Bit) Int TimeOut.\n"))
		return MV_TIMEOUT;
4000551a:	f04f 030e 	mov.w	r3, #14
4000551e:	e063      	b.n	400055e8 <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:581

	/* check the status */
	val = twsiStsGet(chanNum);
40005520:	79fb      	ldrb	r3, [r7, #7]
40005522:	4618      	mov	r0, r3
40005524:	f7ff ff50 	bl	400053c8 <twsiStsGet>
40005528:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:582
	if (((val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
4000552a:	68bb      	ldr	r3, [r7, #8]
4000552c:	2b40      	cmp	r3, #64	; 0x40
4000552e:	d002      	beq.n	40005536 <twsiAddr10BitSet+0xb2>
40005530:	79bb      	ldrb	r3, [r7, #6]
40005532:	2b01      	cmp	r3, #1
40005534:	d005      	beq.n	40005542 <twsiAddr10BitSet+0xbe>
40005536:	68bb      	ldr	r3, [r7, #8]
40005538:	2b18      	cmp	r3, #24
4000553a:	d005      	beq.n	40005548 <twsiAddr10BitSet+0xc4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:583
			 ((val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
4000553c:	79bb      	ldrb	r3, [r7, #6]
4000553e:	2b00      	cmp	r3, #0
40005540:	d102      	bne.n	40005548 <twsiAddr10BitSet+0xc4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:586
		/* mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 1st addr (10 Bit) in %s mode.\n", val,	*/
/*				   ((command == MV_TWSI_WRITE) ? "Write" : "Read"));	*/
		return MV_FAIL;
40005542:	f04f 0301 	mov.w	r3, #1
40005546:	e04f      	b.n	400055e8 <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:590
			 }

			 /* set  8 LSB of the address */
			 val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
40005548:	683b      	ldr	r3, [r7, #0]
4000554a:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000554e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
40005552:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:591
			 MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
40005554:	79fb      	ldrb	r3, [r7, #7]
40005556:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000555a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000555e:	f103 0304 	add.w	r3, r3, #4
40005562:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005566:	68ba      	ldr	r2, [r7, #8]
40005568:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:594

			 /* clear Int flag */
			 twsiIntFlgClr(chanNum);
4000556a:	79fb      	ldrb	r3, [r7, #7]
4000556c:	4618      	mov	r0, r3
4000556e:	f7ff fdbd 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:597

			 /* wait for Int to be Set */
			 timeout = 0;
40005572:	f04f 0300 	mov.w	r3, #0
40005576:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:598
			 while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40005578:	bf00      	nop
4000557a:	79fb      	ldrb	r3, [r7, #7]
4000557c:	4618      	mov	r0, r3
4000557e:	f7ff fd91 	bl	400050a4 <twsiMainIntGet>
40005582:	4603      	mov	r3, r0
40005584:	2b00      	cmp	r3, #0
40005586:	d10d      	bne.n	400055a4 <twsiAddr10BitSet+0x120>
40005588:	68fa      	ldr	r2, [r7, #12]
4000558a:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000558e:	429a      	cmp	r2, r3
40005590:	bf8c      	ite	hi
40005592:	2300      	movhi	r3, #0
40005594:	2301      	movls	r3, #1
40005596:	b2db      	uxtb	r3, r3
40005598:	68fa      	ldr	r2, [r7, #12]
4000559a:	f102 0201 	add.w	r2, r2, #1
4000559e:	60fa      	str	r2, [r7, #12]
400055a0:	2b00      	cmp	r3, #0
400055a2:	d1ea      	bne.n	4000557a <twsiAddr10BitSet+0xf6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:603
				 ;

			 /* check for timeout */
			 if (MV_TRUE ==
						  twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
400055a4:	68f8      	ldr	r0, [r7, #12]
400055a6:	4b15      	ldr	r3, [pc, #84]	; (400055fc <twsiAddr10BitSet+0x178>)
400055a8:	447b      	add	r3, pc
400055aa:	4619      	mov	r1, r3
400055ac:	f7ff fc62 	bl	40004e74 <twsiTimeoutChk>
400055b0:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:602
			 timeout = 0;
			 while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
				 ;

			 /* check for timeout */
			 if (MV_TRUE ==
400055b2:	2b01      	cmp	r3, #1
400055b4:	d102      	bne.n	400055bc <twsiAddr10BitSet+0x138>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:604
						  twsiTimeoutChk(timeout, "TWSI: twsiAddr10BitSet ERROR - 2nd (10 Bit) Int TimOut.\n"))
				 return MV_TIMEOUT;
400055b6:	f04f 030e 	mov.w	r3, #14
400055ba:	e015      	b.n	400055e8 <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:607

			 /* check the status */
			 val = twsiStsGet(chanNum);
400055bc:	79fb      	ldrb	r3, [r7, #7]
400055be:	4618      	mov	r0, r3
400055c0:	f7ff ff02 	bl	400053c8 <twsiStsGet>
400055c4:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:608
			 if (((val != TWSI_SEC_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
400055c6:	68bb      	ldr	r3, [r7, #8]
400055c8:	2be0      	cmp	r3, #224	; 0xe0
400055ca:	d002      	beq.n	400055d2 <twsiAddr10BitSet+0x14e>
400055cc:	79bb      	ldrb	r3, [r7, #6]
400055ce:	2b01      	cmp	r3, #1
400055d0:	d005      	beq.n	400055de <twsiAddr10BitSet+0x15a>
400055d2:	68bb      	ldr	r3, [r7, #8]
400055d4:	2bd0      	cmp	r3, #208	; 0xd0
400055d6:	d005      	beq.n	400055e4 <twsiAddr10BitSet+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:609
							((val != TWSI_SEC_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
400055d8:	79bb      	ldrb	r3, [r7, #6]
400055da:	2b00      	cmp	r3, #0
400055dc:	d102      	bne.n	400055e4 <twsiAddr10BitSet+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:612
				 /* mvOsPrintf("TWSI: twsiAddr10BitSet ERROR - status %x 2nd addr(10 Bit) in %s mode.\n", val,	*/
/*							((command == MV_TWSI_WRITE) ? "Write" : "Read"));	*/
				 return MV_FAIL;
400055de:	f04f 0301 	mov.w	r3, #1
400055e2:	e001      	b.n	400055e8 <twsiAddr10BitSet+0x164>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:615
							}

							return MV_OK;
400055e4:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:616
}
400055e8:	4618      	mov	r0, r3
400055ea:	f107 0710 	add.w	r7, r7, #16
400055ee:	46bd      	mov	sp, r7
400055f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400055f4:	4770      	bx	lr
400055f6:	bf00      	nop
400055f8:	00008244 	andeq	r8, r0, r4, asr #4
400055fc:	000081e8 	andeq	r8, r0, r8, ror #3

40005600 <twsiAddr7BitSet>:
twsiAddr7BitSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:641
*       MV_OK - if setting the address completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiAddr7BitSet(MV_U8 chanNum, MV_U32 deviceAddress, MV_TWSI_CMD command)
{
40005600:	b580      	push	{r7, lr}
40005602:	b084      	sub	sp, #16
40005604:	af00      	add	r7, sp, #0
40005606:	6039      	str	r1, [r7, #0]
40005608:	4613      	mov	r3, r2
4000560a:	4602      	mov	r2, r0
4000560c:	71fa      	strb	r2, [r7, #7]
4000560e:	71bb      	strb	r3, [r7, #6]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:645
	MV_U32 val, timeout;

	/* set the address */
	val = (deviceAddress << TWSI_DATA_ADDR_7BIT_OFFS) & TWSI_DATA_ADDR_7BIT_MASK;
40005610:	683b      	ldr	r3, [r7, #0]
40005612:	ea4f 0343 	mov.w	r3, r3, lsl #1
40005616:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
4000561a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:647
	/* set command */
	val |= command;
4000561c:	79bb      	ldrb	r3, [r7, #6]
4000561e:	68ba      	ldr	r2, [r7, #8]
40005620:	4313      	orrs	r3, r2
40005622:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:648
	MV_REG_WRITE(TWSI_DATA_REG(chanNum), val);
40005624:	79fb      	ldrb	r3, [r7, #7]
40005626:	f503 7388 	add.w	r3, r3, #272	; 0x110
4000562a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000562e:	f103 0304 	add.w	r3, r3, #4
40005632:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005636:	68ba      	ldr	r2, [r7, #8]
40005638:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:650
	/* WA add a delay */
	mvTwsiDelay(1);
4000563a:	f04f 0001 	mov.w	r0, #1
4000563e:	f000 fab9 	bl	40005bb4 <mvTwsiDelay>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:653

	/* clear Int flag */
	twsiIntFlgClr(chanNum);
40005642:	79fb      	ldrb	r3, [r7, #7]
40005644:	4618      	mov	r0, r3
40005646:	f7ff fd51 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:656

	/* wait for Int to be Set */
	timeout = 0;
4000564a:	f04f 0300 	mov.w	r3, #0
4000564e:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:657
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40005650:	bf00      	nop
40005652:	79fb      	ldrb	r3, [r7, #7]
40005654:	4618      	mov	r0, r3
40005656:	f7ff fd25 	bl	400050a4 <twsiMainIntGet>
4000565a:	4603      	mov	r3, r0
4000565c:	2b00      	cmp	r3, #0
4000565e:	d10d      	bne.n	4000567c <twsiAddr7BitSet+0x7c>
40005660:	68fa      	ldr	r2, [r7, #12]
40005662:	f240 43ff 	movw	r3, #1279	; 0x4ff
40005666:	429a      	cmp	r2, r3
40005668:	bf8c      	ite	hi
4000566a:	2300      	movhi	r3, #0
4000566c:	2301      	movls	r3, #1
4000566e:	b2db      	uxtb	r3, r3
40005670:	68fa      	ldr	r2, [r7, #12]
40005672:	f102 0201 	add.w	r2, r2, #1
40005676:	60fa      	str	r2, [r7, #12]
40005678:	2b00      	cmp	r3, #0
4000567a:	d1ea      	bne.n	40005652 <twsiAddr7BitSet+0x52>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:662
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
4000567c:	68f8      	ldr	r0, [r7, #12]
4000567e:	4b14      	ldr	r3, [pc, #80]	; (400056d0 <twsiAddr7BitSet+0xd0>)
40005680:	447b      	add	r3, pc
40005682:	4619      	mov	r1, r3
40005684:	f7ff fbf6 	bl	40004e74 <twsiTimeoutChk>
40005688:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:661
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
4000568a:	2b01      	cmp	r3, #1
4000568c:	d102      	bne.n	40005694 <twsiAddr7BitSet+0x94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:663
		   twsiTimeoutChk(timeout, "TWSI: twsiAddr7BitSet ERROR - Addr (7 Bit) int TimeOut.\n"))
		return MV_TIMEOUT;
4000568e:	f04f 030e 	mov.w	r3, #14
40005692:	e015      	b.n	400056c0 <twsiAddr7BitSet+0xc0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:666

	/* check the status */
	val = twsiStsGet(chanNum);
40005694:	79fb      	ldrb	r3, [r7, #7]
40005696:	4618      	mov	r0, r3
40005698:	f7ff fe96 	bl	400053c8 <twsiStsGet>
4000569c:	60b8      	str	r0, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:667
	if (((val != TWSI_AD_PLS_RD_BIT_TRA_ACK_REC) && (command == MV_TWSI_READ)) ||
4000569e:	68bb      	ldr	r3, [r7, #8]
400056a0:	2b40      	cmp	r3, #64	; 0x40
400056a2:	d002      	beq.n	400056aa <twsiAddr7BitSet+0xaa>
400056a4:	79bb      	ldrb	r3, [r7, #6]
400056a6:	2b01      	cmp	r3, #1
400056a8:	d005      	beq.n	400056b6 <twsiAddr7BitSet+0xb6>
400056aa:	68bb      	ldr	r3, [r7, #8]
400056ac:	2b18      	cmp	r3, #24
400056ae:	d005      	beq.n	400056bc <twsiAddr7BitSet+0xbc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:668
			 ((val != TWSI_AD_PLS_WR_BIT_TRA_ACK_REC) && (command == MV_TWSI_WRITE))) {
400056b0:	79bb      	ldrb	r3, [r7, #6]
400056b2:	2b00      	cmp	r3, #0
400056b4:	d102      	bne.n	400056bc <twsiAddr7BitSet+0xbc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:674
		/* only in debug, since in boot we try to read the SPD of both DRAM, and we don't
		want error messeges in case DIMM doesn't exist. */
		/* DB(// mvOsPrintf	*/
			/*	("TWSI: twsiAddr7BitSet ERROR - status %x addr (7 Bit) in %s mode.\n", val,	*/
			/*	 ((command == MV_TWSI_WRITE) ? "Write" : "Read")));	*/
		return MV_FAIL;
400056b6:	f04f 0301 	mov.w	r3, #1
400056ba:	e001      	b.n	400056c0 <twsiAddr7BitSet+0xc0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:677
			 }

			 return MV_OK;
400056bc:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:678
}
400056c0:	4618      	mov	r0, r3
400056c2:	f107 0710 	add.w	r7, r7, #16
400056c6:	46bd      	mov	sp, r7
400056c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400056cc:	4770      	bx	lr
400056ce:	bf00      	nop
400056d0:	0000814c 	andeq	r8, r0, ip, asr #2

400056d4 <twsiDataTransmit>:
twsiDataTransmit():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:708
*	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiDataTransmit(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
{
400056d4:	b580      	push	{r7, lr}
400056d6:	b088      	sub	sp, #32
400056d8:	af00      	add	r7, sp, #0
400056da:	4603      	mov	r3, r0
400056dc:	60b9      	str	r1, [r7, #8]
400056de:	607a      	str	r2, [r7, #4]
400056e0:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:709
	MV_U32 timeout, temp, blockSizeWr = blockSize;
400056e2:	687b      	ldr	r3, [r7, #4]
400056e4:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:711

	if (NULL == pBlock)
400056e6:	68bb      	ldr	r3, [r7, #8]
400056e8:	2b00      	cmp	r3, #0
400056ea:	d102      	bne.n	400056f2 <twsiDataTransmit+0x1e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:712
		return MV_BAD_PARAM;
400056ec:	f04f 0304 	mov.w	r3, #4
400056f0:	e071      	b.n	400057d6 <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:715

	/* wait for Int to be Set */
	timeout = 0;
400056f2:	f04f 0300 	mov.w	r3, #0
400056f6:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:716
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
400056f8:	bf00      	nop
400056fa:	7bfb      	ldrb	r3, [r7, #15]
400056fc:	4618      	mov	r0, r3
400056fe:	f7ff fcd1 	bl	400050a4 <twsiMainIntGet>
40005702:	4603      	mov	r3, r0
40005704:	2b00      	cmp	r3, #0
40005706:	d10d      	bne.n	40005724 <twsiDataTransmit+0x50>
40005708:	69fa      	ldr	r2, [r7, #28]
4000570a:	f240 43ff 	movw	r3, #1279	; 0x4ff
4000570e:	429a      	cmp	r2, r3
40005710:	bf8c      	ite	hi
40005712:	2300      	movhi	r3, #0
40005714:	2301      	movls	r3, #1
40005716:	b2db      	uxtb	r3, r3
40005718:	69fa      	ldr	r2, [r7, #28]
4000571a:	f102 0201 	add.w	r2, r2, #1
4000571e:	61fa      	str	r2, [r7, #28]
40005720:	2b00      	cmp	r3, #0
40005722:	d1ea      	bne.n	400056fa <twsiDataTransmit+0x26>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:721
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
40005724:	69f8      	ldr	r0, [r7, #28]
40005726:	4b2f      	ldr	r3, [pc, #188]	; (400057e4 <twsiDataTransmit+0x110>)
40005728:	447b      	add	r3, pc
4000572a:	4619      	mov	r1, r3
4000572c:	f7ff fba2 	bl	40004e74 <twsiTimeoutChk>
40005730:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:720
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
40005732:	2b01      	cmp	r3, #1
40005734:	d14a      	bne.n	400057cc <twsiDataTransmit+0xf8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:722
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
		return MV_TIMEOUT;
40005736:	f04f 030e 	mov.w	r3, #14
4000573a:	e04c      	b.n	400057d6 <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:726

	while (blockSizeWr) {
		/* write the data */
		MV_REG_WRITE(TWSI_DATA_REG(chanNum), (MV_U32) *pBlock);
4000573c:	7bfb      	ldrb	r3, [r7, #15]
4000573e:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005742:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005746:	f103 0304 	add.w	r3, r3, #4
4000574a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000574e:	68ba      	ldr	r2, [r7, #8]
40005750:	7812      	ldrb	r2, [r2, #0]
40005752:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:728
		/* DB(// mvOsPrintf("TWSI: twsiDataTransmit place = %d write %x \n", blockSize - blockSizeWr, *pBlock));	*/
		pBlock++;
40005754:	68bb      	ldr	r3, [r7, #8]
40005756:	f103 0301 	add.w	r3, r3, #1
4000575a:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:729
		blockSizeWr--;
4000575c:	69bb      	ldr	r3, [r7, #24]
4000575e:	f103 33ff 	add.w	r3, r3, #4294967295
40005762:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:731

		twsiIntFlgClr(chanNum);
40005764:	7bfb      	ldrb	r3, [r7, #15]
40005766:	4618      	mov	r0, r3
40005768:	f7ff fcc0 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:734

		/* wait for Int to be Set */
		timeout = 0;
4000576c:	f04f 0300 	mov.w	r3, #0
40005770:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:735
		while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40005772:	bf00      	nop
40005774:	7bfb      	ldrb	r3, [r7, #15]
40005776:	4618      	mov	r0, r3
40005778:	f7ff fc94 	bl	400050a4 <twsiMainIntGet>
4000577c:	4603      	mov	r3, r0
4000577e:	2b00      	cmp	r3, #0
40005780:	d10d      	bne.n	4000579e <twsiDataTransmit+0xca>
40005782:	69fa      	ldr	r2, [r7, #28]
40005784:	f240 43ff 	movw	r3, #1279	; 0x4ff
40005788:	429a      	cmp	r2, r3
4000578a:	bf8c      	ite	hi
4000578c:	2300      	movhi	r3, #0
4000578e:	2301      	movls	r3, #1
40005790:	b2db      	uxtb	r3, r3
40005792:	69fa      	ldr	r2, [r7, #28]
40005794:	f102 0201 	add.w	r2, r2, #1
40005798:	61fa      	str	r2, [r7, #28]
4000579a:	2b00      	cmp	r3, #0
4000579c:	d1ea      	bne.n	40005774 <twsiDataTransmit+0xa0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:740
			;

		/* check for timeout */
		if (MV_TRUE ==
				  twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
4000579e:	69f8      	ldr	r0, [r7, #28]
400057a0:	4b11      	ldr	r3, [pc, #68]	; (400057e8 <twsiDataTransmit+0x114>)
400057a2:	447b      	add	r3, pc
400057a4:	4619      	mov	r1, r3
400057a6:	f7ff fb65 	bl	40004e74 <twsiTimeoutChk>
400057aa:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:739
		timeout = 0;
		while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
			;

		/* check for timeout */
		if (MV_TRUE ==
400057ac:	2b01      	cmp	r3, #1
400057ae:	d102      	bne.n	400057b6 <twsiDataTransmit+0xe2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:741
				  twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
			return MV_TIMEOUT;
400057b0:	f04f 030e 	mov.w	r3, #14
400057b4:	e00f      	b.n	400057d6 <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:744

		/* check the status */
		temp = twsiStsGet(chanNum);
400057b6:	7bfb      	ldrb	r3, [r7, #15]
400057b8:	4618      	mov	r0, r3
400057ba:	f7ff fe05 	bl	400053c8 <twsiStsGet>
400057be:	6178      	str	r0, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:745
		if (temp != TWSI_M_TRAN_DATA_BYTE_ACK_REC) {
400057c0:	697b      	ldr	r3, [r7, #20]
400057c2:	2b28      	cmp	r3, #40	; 0x28
400057c4:	d002      	beq.n	400057cc <twsiDataTransmit+0xf8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:747
			/* mvOsPrintf("TWSI: twsiDataTransmit ERROR - status %x in write trans\n", temp);	*/
			return MV_FAIL;
400057c6:	f04f 0301 	mov.w	r3, #1
400057ca:	e004      	b.n	400057d6 <twsiDataTransmit+0x102>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:724
	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataTransmit ERROR - Read Data Int TimeOut.\n"))
		return MV_TIMEOUT;

	while (blockSizeWr) {
400057cc:	69bb      	ldr	r3, [r7, #24]
400057ce:	2b00      	cmp	r3, #0
400057d0:	d1b4      	bne.n	4000573c <twsiDataTransmit+0x68>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:752
			return MV_FAIL;
		}

	}

	return MV_OK;
400057d2:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:753
}
400057d6:	4618      	mov	r0, r3
400057d8:	f107 0720 	add.w	r7, r7, #32
400057dc:	46bd      	mov	sp, r7
400057de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400057e2:	4770      	bx	lr
400057e4:	000080e0 	andeq	r8, r0, r0, ror #1
400057e8:	00008066 	andeq	r8, r0, r6, rrx

400057ec <twsiDataReceive>:
twsiDataReceive():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:784
*	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiDataReceive(MV_U8 chanNum, MV_U8 *pBlock, MV_U32 blockSize)
{
400057ec:	b580      	push	{r7, lr}
400057ee:	b088      	sub	sp, #32
400057f0:	af00      	add	r7, sp, #0
400057f2:	4603      	mov	r3, r0
400057f4:	60b9      	str	r1, [r7, #8]
400057f6:	607a      	str	r2, [r7, #4]
400057f8:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:785
	MV_U32 timeout, temp, blockSizeRd = blockSize;
400057fa:	687b      	ldr	r3, [r7, #4]
400057fc:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:787

	if (NULL == pBlock)
400057fe:	68bb      	ldr	r3, [r7, #8]
40005800:	2b00      	cmp	r3, #0
40005802:	d102      	bne.n	4000580a <twsiDataReceive+0x1e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:788
		return MV_BAD_PARAM;
40005804:	f04f 0304 	mov.w	r3, #4
40005808:	e0a0      	b.n	4000594c <twsiDataReceive+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:791

	/* wait for Int to be Set */
	timeout = 0;
4000580a:	f04f 0300 	mov.w	r3, #0
4000580e:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:792
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
40005810:	bf00      	nop
40005812:	7bfb      	ldrb	r3, [r7, #15]
40005814:	4618      	mov	r0, r3
40005816:	f7ff fc45 	bl	400050a4 <twsiMainIntGet>
4000581a:	4603      	mov	r3, r0
4000581c:	2b00      	cmp	r3, #0
4000581e:	d10d      	bne.n	4000583c <twsiDataReceive+0x50>
40005820:	69fa      	ldr	r2, [r7, #28]
40005822:	f240 43ff 	movw	r3, #1279	; 0x4ff
40005826:	429a      	cmp	r2, r3
40005828:	bf8c      	ite	hi
4000582a:	2300      	movhi	r3, #0
4000582c:	2301      	movls	r3, #1
4000582e:	b2db      	uxtb	r3, r3
40005830:	69fa      	ldr	r2, [r7, #28]
40005832:	f102 0201 	add.w	r2, r2, #1
40005836:	61fa      	str	r2, [r7, #28]
40005838:	2b00      	cmp	r3, #0
4000583a:	d1ea      	bne.n	40005812 <twsiDataReceive+0x26>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:797
		;

	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
4000583c:	69f8      	ldr	r0, [r7, #28]
4000583e:	4b47      	ldr	r3, [pc, #284]	; (4000595c <twsiDataReceive+0x170>)
40005840:	447b      	add	r3, pc
40005842:	4619      	mov	r1, r3
40005844:	f7ff fb16 	bl	40004e74 <twsiTimeoutChk>
40005848:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:796
	timeout = 0;
	while (!twsiMainIntGet(chanNum) && (timeout++ < TWSI_TIMEOUT_VALUE))
		;

	/* check for timeout */
	if (MV_TRUE ==
4000584a:	2b01      	cmp	r3, #1
4000584c:	d179      	bne.n	40005942 <twsiDataReceive+0x156>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:798
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
		return MV_TIMEOUT;
4000584e:	f04f 030e 	mov.w	r3, #14
40005852:	e07b      	b.n	4000594c <twsiDataReceive+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:801

	while (blockSizeRd) {
		if (blockSizeRd == 1) {
40005854:	69bb      	ldr	r3, [r7, #24]
40005856:	2b01      	cmp	r3, #1
40005858:	d11b      	bne.n	40005892 <twsiDataReceive+0xa6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:803
			/* clear ack and Int flag */
			temp = MV_REG_READ(TWSI_CONTROL_REG(chanNum));
4000585a:	7bfb      	ldrb	r3, [r7, #15]
4000585c:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005860:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005864:	f103 0308 	add.w	r3, r3, #8
40005868:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000586c:	4618      	mov	r0, r3
4000586e:	f7ff faf3 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005872:	6178      	str	r0, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:804
			temp &= ~(TWSI_CONTROL_ACK);
40005874:	697b      	ldr	r3, [r7, #20]
40005876:	f023 0304 	bic.w	r3, r3, #4
4000587a:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:805
			MV_REG_WRITE(TWSI_CONTROL_REG(chanNum), temp);
4000587c:	7bfb      	ldrb	r3, [r7, #15]
4000587e:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005882:	ea4f 2303 	mov.w	r3, r3, lsl #8
40005886:	f103 0308 	add.w	r3, r3, #8
4000588a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000588e:	697a      	ldr	r2, [r7, #20]
40005890:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:807
		}
		twsiIntFlgClr(chanNum);
40005892:	7bfb      	ldrb	r3, [r7, #15]
40005894:	4618      	mov	r0, r3
40005896:	f7ff fc29 	bl	400050ec <twsiIntFlgClr>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:809
		/* wait for Int to be Set */
		timeout = 0;
4000589a:	f04f 0300 	mov.w	r3, #0
4000589e:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:810
		while ((!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE))
400058a0:	bf00      	nop
400058a2:	7bfb      	ldrb	r3, [r7, #15]
400058a4:	4618      	mov	r0, r3
400058a6:	f7ff fbfd 	bl	400050a4 <twsiMainIntGet>
400058aa:	4603      	mov	r3, r0
400058ac:	2b00      	cmp	r3, #0
400058ae:	d10d      	bne.n	400058cc <twsiDataReceive+0xe0>
400058b0:	69fa      	ldr	r2, [r7, #28]
400058b2:	f240 43ff 	movw	r3, #1279	; 0x4ff
400058b6:	429a      	cmp	r2, r3
400058b8:	bf8c      	ite	hi
400058ba:	2300      	movhi	r3, #0
400058bc:	2301      	movls	r3, #1
400058be:	b2db      	uxtb	r3, r3
400058c0:	69fa      	ldr	r2, [r7, #28]
400058c2:	f102 0201 	add.w	r2, r2, #1
400058c6:	61fa      	str	r2, [r7, #28]
400058c8:	2b00      	cmp	r3, #0
400058ca:	d1ea      	bne.n	400058a2 <twsiDataReceive+0xb6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:815
			;

		/* check for timeout */
		if (MV_TRUE ==
				  twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
400058cc:	69f8      	ldr	r0, [r7, #28]
400058ce:	4b24      	ldr	r3, [pc, #144]	; (40005960 <twsiDataReceive+0x174>)
400058d0:	447b      	add	r3, pc
400058d2:	4619      	mov	r1, r3
400058d4:	f7ff face 	bl	40004e74 <twsiTimeoutChk>
400058d8:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:814
		timeout = 0;
		while ((!twsiMainIntGet(chanNum)) && (timeout++ < TWSI_TIMEOUT_VALUE))
			;

		/* check for timeout */
		if (MV_TRUE ==
400058da:	2b01      	cmp	r3, #1
400058dc:	d102      	bne.n	400058e4 <twsiDataReceive+0xf8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:816
				  twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data Int Time out .\n"))
			return MV_TIMEOUT;
400058de:	f04f 030e 	mov.w	r3, #14
400058e2:	e033      	b.n	4000594c <twsiDataReceive+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:819

		/* check the status */
		temp = twsiStsGet(chanNum);
400058e4:	7bfb      	ldrb	r3, [r7, #15]
400058e6:	4618      	mov	r0, r3
400058e8:	f7ff fd6e 	bl	400053c8 <twsiStsGet>
400058ec:	6178      	str	r0, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:820
		if ((temp != TWSI_M_REC_RD_DATA_ACK_TRA) && (blockSizeRd != 1)) {
400058ee:	697b      	ldr	r3, [r7, #20]
400058f0:	2b50      	cmp	r3, #80	; 0x50
400058f2:	d005      	beq.n	40005900 <twsiDataReceive+0x114>
400058f4:	69bb      	ldr	r3, [r7, #24]
400058f6:	2b01      	cmp	r3, #1
400058f8:	d002      	beq.n	40005900 <twsiDataReceive+0x114>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:822
			/* mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in read trans \n", temp);	*/
			return MV_FAIL;
400058fa:	f04f 0301 	mov.w	r3, #1
400058fe:	e025      	b.n	4000594c <twsiDataReceive+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:823
		} else if ((temp != TWSI_M_REC_RD_DATA_ACK_NOT_TRA) && (blockSizeRd == 1)) {
40005900:	697b      	ldr	r3, [r7, #20]
40005902:	2b58      	cmp	r3, #88	; 0x58
40005904:	d005      	beq.n	40005912 <twsiDataReceive+0x126>
40005906:	69bb      	ldr	r3, [r7, #24]
40005908:	2b01      	cmp	r3, #1
4000590a:	d102      	bne.n	40005912 <twsiDataReceive+0x126>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:825
			/* mvOsPrintf("TWSI: twsiDataReceive ERROR - status %x in Rd Terminate\n", temp);	*/
			return MV_FAIL;
4000590c:	f04f 0301 	mov.w	r3, #1
40005910:	e01c      	b.n	4000594c <twsiDataReceive+0x160>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:829
		}

		/* read the data */
		*pBlock = (MV_U8) MV_REG_READ(TWSI_DATA_REG(chanNum));
40005912:	7bfb      	ldrb	r3, [r7, #15]
40005914:	f503 7388 	add.w	r3, r3, #272	; 0x110
40005918:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000591c:	f103 0304 	add.w	r3, r3, #4
40005920:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40005924:	4618      	mov	r0, r3
40005926:	f7ff fa97 	bl	40004e58 <MV_MEMIO_LE32_READ>
4000592a:	4603      	mov	r3, r0
4000592c:	b2da      	uxtb	r2, r3
4000592e:	68bb      	ldr	r3, [r7, #8]
40005930:	701a      	strb	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:831
		/* DB(// mvOsPrintf("TWSI: twsiDataReceive  place %d read %x \n", blockSize - blockSizeRd, *pBlock));	*/
		pBlock++;
40005932:	68bb      	ldr	r3, [r7, #8]
40005934:	f103 0301 	add.w	r3, r3, #1
40005938:	60bb      	str	r3, [r7, #8]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:832
		blockSizeRd--;
4000593a:	69bb      	ldr	r3, [r7, #24]
4000593c:	f103 33ff 	add.w	r3, r3, #4294967295
40005940:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:800
	/* check for timeout */
	if (MV_TRUE ==
		   twsiTimeoutChk(timeout, "TWSI: twsiDataReceive ERROR - Read Data int Time out .\n"))
		return MV_TIMEOUT;

	while (blockSizeRd) {
40005942:	69bb      	ldr	r3, [r7, #24]
40005944:	2b00      	cmp	r3, #0
40005946:	d185      	bne.n	40005854 <twsiDataReceive+0x68>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:835
		/* DB(// mvOsPrintf("TWSI: twsiDataReceive  place %d read %x \n", blockSize - blockSizeRd, *pBlock));	*/
		pBlock++;
		blockSizeRd--;
	}

	return MV_OK;
40005948:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:836
}
4000594c:	4618      	mov	r0, r3
4000594e:	f107 0720 	add.w	r7, r7, #32
40005952:	46bd      	mov	sp, r7
40005954:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005958:	4770      	bx	lr
4000595a:	bf00      	nop
4000595c:	00008000 	andeq	r8, r0, r0
40005960:	00007fa8 	andeq	r7, r0, r8, lsr #31

40005964 <twsiTargetOffsSet>:
twsiTargetOffsSet():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:864
*       MV_OK - if setting the offset completed succesfully.
*	MV_FAIL otherwmise.
*
*******************************************************************************/
static MV_STATUS twsiTargetOffsSet(MV_U8 chanNum, MV_U32 offset, MV_BOOL moreThen256)
{
40005964:	b580      	push	{r7, lr}
40005966:	b086      	sub	sp, #24
40005968:	af00      	add	r7, sp, #0
4000596a:	4603      	mov	r3, r0
4000596c:	60b9      	str	r1, [r7, #8]
4000596e:	607a      	str	r2, [r7, #4]
40005970:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:868
	MV_U8 offBlock[2];
	MV_U32 offSize;

	if (moreThen256 == MV_TRUE) {
40005972:	687b      	ldr	r3, [r7, #4]
40005974:	2b01      	cmp	r3, #1
40005976:	d10b      	bne.n	40005990 <twsiTargetOffsSet+0x2c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:869
		offBlock[0] = (offset >> 8) & 0xff;
40005978:	68bb      	ldr	r3, [r7, #8]
4000597a:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000597e:	b2db      	uxtb	r3, r3
40005980:	743b      	strb	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:870
		offBlock[1] = offset & 0xff;
40005982:	68bb      	ldr	r3, [r7, #8]
40005984:	b2db      	uxtb	r3, r3
40005986:	747b      	strb	r3, [r7, #17]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:871
		offSize = 2;
40005988:	f04f 0302 	mov.w	r3, #2
4000598c:	617b      	str	r3, [r7, #20]
4000598e:	e005      	b.n	4000599c <twsiTargetOffsSet+0x38>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:873
	} else {
		offBlock[0] = offset & 0xff;
40005990:	68bb      	ldr	r3, [r7, #8]
40005992:	b2db      	uxtb	r3, r3
40005994:	743b      	strb	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:874
		offSize = 1;
40005996:	f04f 0301 	mov.w	r3, #1
4000599a:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:878
	}
	/* DB(// mvOsPrintf("TWSI: twsiTargetOffsSet offSize = %x addr1 = %x addr2 = %x\n",	*/
/*	   offSize, offBlock[0], offBlock[1]));	*/
	return twsiDataTransmit(chanNum, offBlock, offSize);
4000599c:	7bfa      	ldrb	r2, [r7, #15]
4000599e:	f107 0310 	add.w	r3, r7, #16
400059a2:	4610      	mov	r0, r2
400059a4:	4619      	mov	r1, r3
400059a6:	697a      	ldr	r2, [r7, #20]
400059a8:	f7ff fe94 	bl	400056d4 <twsiDataTransmit>
400059ac:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:880

}
400059ae:	4618      	mov	r0, r3
400059b0:	f107 0718 	add.w	r7, r7, #24
400059b4:	46bd      	mov	sp, r7
400059b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400059ba:	4770      	bx	lr

400059bc <mvTwsiRead>:
mvTwsiRead():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:911
* 	MV_BAD_PARAM - if pBlock is NULL,
*	MV_FAIL otherwmise.
*
*******************************************************************************/
MV_STATUS mvTwsiRead(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
{
400059bc:	b580      	push	{r7, lr}
400059be:	b084      	sub	sp, #16
400059c0:	af00      	add	r7, sp, #0
400059c2:	60b9      	str	r1, [r7, #8]
400059c4:	607a      	str	r2, [r7, #4]
400059c6:	603b      	str	r3, [r7, #0]
400059c8:	4603      	mov	r3, r0
400059ca:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:912
	if ((NULL == pBlock) || (NULL == pTwsiSlave))
400059cc:	687b      	ldr	r3, [r7, #4]
400059ce:	2b00      	cmp	r3, #0
400059d0:	d002      	beq.n	400059d8 <mvTwsiRead+0x1c>
400059d2:	68bb      	ldr	r3, [r7, #8]
400059d4:	2b00      	cmp	r3, #0
400059d6:	d102      	bne.n	400059de <mvTwsiRead+0x22>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:913
		return MV_BAD_PARAM;
400059d8:	f04f 0304 	mov.w	r3, #4
400059dc:	e077      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:914
	if (MV_OK != mvTwsiStartBitSet(chanNum)) {
400059de:	7bfb      	ldrb	r3, [r7, #15]
400059e0:	4618      	mov	r0, r3
400059e2:	f7ff fa5d 	bl	40004ea0 <mvTwsiStartBitSet>
400059e6:	4603      	mov	r3, r0
400059e8:	2b00      	cmp	r3, #0
400059ea:	d006      	beq.n	400059fa <mvTwsiRead+0x3e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:915
		mvTwsiStopBitSet(chanNum);
400059ec:	7bfb      	ldrb	r3, [r7, #15]
400059ee:	4618      	mov	r0, r3
400059f0:	f7ff fadc 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:916
		return MV_FAIL;
400059f4:	f04f 0301 	mov.w	r3, #1
400059f8:	e069      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:922
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStartBitSet\n"));	*/

	/* in case offset exsist (i.e. eeprom ) */
	if (MV_TRUE == pTwsiSlave->validOffset) {
400059fa:	68bb      	ldr	r3, [r7, #8]
400059fc:	689b      	ldr	r3, [r3, #8]
400059fe:	2b01      	cmp	r3, #1
40005a00:	d133      	bne.n	40005a6a <mvTwsiRead+0xae>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:923
		if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) {
40005a02:	68bb      	ldr	r3, [r7, #8]
40005a04:	7bfa      	ldrb	r2, [r7, #15]
40005a06:	4610      	mov	r0, r2
40005a08:	4619      	mov	r1, r3
40005a0a:	f04f 0200 	mov.w	r2, #0
40005a0e:	f7ff fd11 	bl	40005434 <mvTwsiAddrSet>
40005a12:	4603      	mov	r3, r0
40005a14:	2b00      	cmp	r3, #0
40005a16:	d006      	beq.n	40005a26 <mvTwsiRead+0x6a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:924
			mvTwsiStopBitSet(chanNum);
40005a18:	7bfb      	ldrb	r3, [r7, #15]
40005a1a:	4618      	mov	r0, r3
40005a1c:	f7ff fac6 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:925
			return MV_FAIL;
40005a20:	f04f 0301 	mov.w	r3, #1
40005a24:	e053      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:928
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiAddrSet\n"));	*/
		if (MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) {
40005a26:	68bb      	ldr	r3, [r7, #8]
40005a28:	68da      	ldr	r2, [r3, #12]
40005a2a:	68bb      	ldr	r3, [r7, #8]
40005a2c:	691b      	ldr	r3, [r3, #16]
40005a2e:	7bf9      	ldrb	r1, [r7, #15]
40005a30:	4608      	mov	r0, r1
40005a32:	4611      	mov	r1, r2
40005a34:	461a      	mov	r2, r3
40005a36:	f7ff ff95 	bl	40005964 <twsiTargetOffsSet>
40005a3a:	4603      	mov	r3, r0
40005a3c:	2b00      	cmp	r3, #0
40005a3e:	d006      	beq.n	40005a4e <mvTwsiRead+0x92>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:929
			mvTwsiStopBitSet(chanNum);
40005a40:	7bfb      	ldrb	r3, [r7, #15]
40005a42:	4618      	mov	r0, r3
40005a44:	f7ff fab2 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:930
			return MV_FAIL;
40005a48:	f04f 0301 	mov.w	r3, #1
40005a4c:	e03f      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:933
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after twsiTargetOffsSet\n"));	*/
		if (MV_OK != mvTwsiStartBitSet(chanNum)) {
40005a4e:	7bfb      	ldrb	r3, [r7, #15]
40005a50:	4618      	mov	r0, r3
40005a52:	f7ff fa25 	bl	40004ea0 <mvTwsiStartBitSet>
40005a56:	4603      	mov	r3, r0
40005a58:	2b00      	cmp	r3, #0
40005a5a:	d006      	beq.n	40005a6a <mvTwsiRead+0xae>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:934
			mvTwsiStopBitSet(chanNum);
40005a5c:	7bfb      	ldrb	r3, [r7, #15]
40005a5e:	4618      	mov	r0, r3
40005a60:	f7ff faa4 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:935
			return MV_FAIL;
40005a64:	f04f 0301 	mov.w	r3, #1
40005a68:	e031      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:939
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStartBitSet\n"));	*/
	}
	if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_READ)) {
40005a6a:	68bb      	ldr	r3, [r7, #8]
40005a6c:	7bfa      	ldrb	r2, [r7, #15]
40005a6e:	4610      	mov	r0, r2
40005a70:	4619      	mov	r1, r3
40005a72:	f04f 0201 	mov.w	r2, #1
40005a76:	f7ff fcdd 	bl	40005434 <mvTwsiAddrSet>
40005a7a:	4603      	mov	r3, r0
40005a7c:	2b00      	cmp	r3, #0
40005a7e:	d006      	beq.n	40005a8e <mvTwsiRead+0xd2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:940
		mvTwsiStopBitSet(chanNum);
40005a80:	7bfb      	ldrb	r3, [r7, #15]
40005a82:	4618      	mov	r0, r3
40005a84:	f7ff fa92 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:941
		return MV_FAIL;
40005a88:	f04f 0301 	mov.w	r3, #1
40005a8c:	e01f      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:944
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiAddrSet\n"));	*/
	if (MV_OK != twsiDataReceive(chanNum, pBlock, blockSize)) {
40005a8e:	7bfb      	ldrb	r3, [r7, #15]
40005a90:	4618      	mov	r0, r3
40005a92:	6879      	ldr	r1, [r7, #4]
40005a94:	683a      	ldr	r2, [r7, #0]
40005a96:	f7ff fea9 	bl	400057ec <twsiDataReceive>
40005a9a:	4603      	mov	r3, r0
40005a9c:	2b00      	cmp	r3, #0
40005a9e:	d006      	beq.n	40005aae <mvTwsiRead+0xf2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:945
		mvTwsiStopBitSet(chanNum);
40005aa0:	7bfb      	ldrb	r3, [r7, #15]
40005aa2:	4618      	mov	r0, r3
40005aa4:	f7ff fa82 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:946
		return MV_FAIL;
40005aa8:	f04f 0301 	mov.w	r3, #1
40005aac:	e00f      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:950
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after twsiDataReceive\n"));	*/

	if (MV_OK != mvTwsiStopBitSet(chanNum)) {
40005aae:	7bfb      	ldrb	r3, [r7, #15]
40005ab0:	4618      	mov	r0, r3
40005ab2:	f7ff fa7b 	bl	40004fac <mvTwsiStopBitSet>
40005ab6:	4603      	mov	r3, r0
40005ab8:	2b00      	cmp	r3, #0
40005aba:	d002      	beq.n	40005ac2 <mvTwsiRead+0x106>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:951
		return MV_FAIL;
40005abc:	f04f 0301 	mov.w	r3, #1
40005ac0:	e005      	b.n	40005ace <mvTwsiRead+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:954
	}

	twsiAckBitSet(chanNum);
40005ac2:	7bfb      	ldrb	r3, [r7, #15]
40005ac4:	4618      	mov	r0, r3
40005ac6:	f7ff fb3f 	bl	40005148 <twsiAckBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:958

	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromRead after mvTwsiStopBitSet\n"));	*/

	return MV_OK;
40005aca:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:959
}
40005ace:	4618      	mov	r0, r3
40005ad0:	f107 0710 	add.w	r7, r7, #16
40005ad4:	46bd      	mov	sp, r7
40005ad6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005ada:	4770      	bx	lr

40005adc <mvTwsiWrite>:
mvTwsiWrite():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:991
*
* NOTE: Part of the EEPROM, required that the offset will be aligned to the
*	max write burst supported.
*******************************************************************************/
MV_STATUS mvTwsiWrite(MV_U8 chanNum, MV_TWSI_SLAVE *pTwsiSlave, MV_U8 *pBlock, MV_U32 blockSize)
{
40005adc:	b580      	push	{r7, lr}
40005ade:	b084      	sub	sp, #16
40005ae0:	af00      	add	r7, sp, #0
40005ae2:	60b9      	str	r1, [r7, #8]
40005ae4:	607a      	str	r2, [r7, #4]
40005ae6:	603b      	str	r3, [r7, #0]
40005ae8:	4603      	mov	r3, r0
40005aea:	73fb      	strb	r3, [r7, #15]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:992
	if ((NULL == pBlock) || (NULL == pTwsiSlave))
40005aec:	687b      	ldr	r3, [r7, #4]
40005aee:	2b00      	cmp	r3, #0
40005af0:	d002      	beq.n	40005af8 <mvTwsiWrite+0x1c>
40005af2:	68bb      	ldr	r3, [r7, #8]
40005af4:	2b00      	cmp	r3, #0
40005af6:	d102      	bne.n	40005afe <mvTwsiWrite+0x22>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:993
		return MV_BAD_PARAM;
40005af8:	f04f 0304 	mov.w	r3, #4
40005afc:	e053      	b.n	40005ba6 <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:995

	if (MV_OK != mvTwsiStartBitSet(chanNum)) {
40005afe:	7bfb      	ldrb	r3, [r7, #15]
40005b00:	4618      	mov	r0, r3
40005b02:	f7ff f9cd 	bl	40004ea0 <mvTwsiStartBitSet>
40005b06:	4603      	mov	r3, r0
40005b08:	2b00      	cmp	r3, #0
40005b0a:	d006      	beq.n	40005b1a <mvTwsiWrite+0x3e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:996
		mvTwsiStopBitSet(chanNum);
40005b0c:	7bfb      	ldrb	r3, [r7, #15]
40005b0e:	4618      	mov	r0, r3
40005b10:	f7ff fa4c 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:997
		return MV_FAIL;
40005b14:	f04f 0301 	mov.w	r3, #1
40005b18:	e045      	b.n	40005ba6 <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1001
	}

	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after mvTwsiStartBitSet\n"));	*/
	if (MV_OK != mvTwsiAddrSet(chanNum, &(pTwsiSlave->slaveAddr), MV_TWSI_WRITE)) {
40005b1a:	68bb      	ldr	r3, [r7, #8]
40005b1c:	7bfa      	ldrb	r2, [r7, #15]
40005b1e:	4610      	mov	r0, r2
40005b20:	4619      	mov	r1, r3
40005b22:	f04f 0200 	mov.w	r2, #0
40005b26:	f7ff fc85 	bl	40005434 <mvTwsiAddrSet>
40005b2a:	4603      	mov	r3, r0
40005b2c:	2b00      	cmp	r3, #0
40005b2e:	d006      	beq.n	40005b3e <mvTwsiWrite+0x62>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1002
		mvTwsiStopBitSet(chanNum);
40005b30:	7bfb      	ldrb	r3, [r7, #15]
40005b32:	4618      	mov	r0, r3
40005b34:	f7ff fa3a 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1003
		return MV_FAIL;
40005b38:	f04f 0301 	mov.w	r3, #1
40005b3c:	e033      	b.n	40005ba6 <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1008
	}
	/* DB(// mvOsPrintf("TWSI :mvTwsiEepromWrite after mvTwsiAddrSet\n"));	*/

	/* in case offset exsist (i.e. eeprom ) */
	if (MV_TRUE == pTwsiSlave->validOffset) {
40005b3e:	68bb      	ldr	r3, [r7, #8]
40005b40:	689b      	ldr	r3, [r3, #8]
40005b42:	2b01      	cmp	r3, #1
40005b44:	d113      	bne.n	40005b6e <mvTwsiWrite+0x92>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1009
		if (MV_OK != twsiTargetOffsSet(chanNum, pTwsiSlave->offset, pTwsiSlave->moreThen256)) {
40005b46:	68bb      	ldr	r3, [r7, #8]
40005b48:	68da      	ldr	r2, [r3, #12]
40005b4a:	68bb      	ldr	r3, [r7, #8]
40005b4c:	691b      	ldr	r3, [r3, #16]
40005b4e:	7bf9      	ldrb	r1, [r7, #15]
40005b50:	4608      	mov	r0, r1
40005b52:	4611      	mov	r1, r2
40005b54:	461a      	mov	r2, r3
40005b56:	f7ff ff05 	bl	40005964 <twsiTargetOffsSet>
40005b5a:	4603      	mov	r3, r0
40005b5c:	2b00      	cmp	r3, #0
40005b5e:	d006      	beq.n	40005b6e <mvTwsiWrite+0x92>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1010
			mvTwsiStopBitSet(chanNum);
40005b60:	7bfb      	ldrb	r3, [r7, #15]
40005b62:	4618      	mov	r0, r3
40005b64:	f7ff fa22 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1011
			return MV_FAIL;
40005b68:	f04f 0301 	mov.w	r3, #1
40005b6c:	e01b      	b.n	40005ba6 <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1015
		}
		/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after twsiTargetOffsSet\n"));	*/
	}
	if (MV_OK != twsiDataTransmit(chanNum, pBlock, blockSize)) {
40005b6e:	7bfb      	ldrb	r3, [r7, #15]
40005b70:	4618      	mov	r0, r3
40005b72:	6879      	ldr	r1, [r7, #4]
40005b74:	683a      	ldr	r2, [r7, #0]
40005b76:	f7ff fdad 	bl	400056d4 <twsiDataTransmit>
40005b7a:	4603      	mov	r3, r0
40005b7c:	2b00      	cmp	r3, #0
40005b7e:	d006      	beq.n	40005b8e <mvTwsiWrite+0xb2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1016
		mvTwsiStopBitSet(chanNum);
40005b80:	7bfb      	ldrb	r3, [r7, #15]
40005b82:	4618      	mov	r0, r3
40005b84:	f7ff fa12 	bl	40004fac <mvTwsiStopBitSet>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1017
		return MV_FAIL;
40005b88:	f04f 0301 	mov.w	r3, #1
40005b8c:	e00b      	b.n	40005ba6 <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1020
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after twsiDataTransmit\n"));	*/
	if (MV_OK != mvTwsiStopBitSet(chanNum)) {
40005b8e:	7bfb      	ldrb	r3, [r7, #15]
40005b90:	4618      	mov	r0, r3
40005b92:	f7ff fa0b 	bl	40004fac <mvTwsiStopBitSet>
40005b96:	4603      	mov	r3, r0
40005b98:	2b00      	cmp	r3, #0
40005b9a:	d002      	beq.n	40005ba2 <mvTwsiWrite+0xc6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1021
		return MV_FAIL;
40005b9c:	f04f 0301 	mov.w	r3, #1
40005ba0:	e001      	b.n	40005ba6 <mvTwsiWrite+0xca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1025
	}
	/* DB(// mvOsPrintf("TWSI: mvTwsiEepromWrite after mvTwsiStopBitSet\n"));	*/

	return MV_OK;
40005ba2:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1026
}
40005ba6:	4618      	mov	r0, r3
40005ba8:	f107 0710 	add.w	r7, r7, #16
40005bac:	46bd      	mov	sp, r7
40005bae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005bb2:	4770      	bx	lr

40005bb4 <mvTwsiDelay>:
mvTwsiDelay():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1033

/*
 * Delay in 1 us
 */
MV_VOID mvTwsiDelay(MV_U32 uiDelay)
{
40005bb4:	b580      	push	{r7, lr}
40005bb6:	b086      	sub	sp, #24
40005bb8:	af00      	add	r7, sp, #0
40005bba:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1037
	MV_U32 uiReg,uiTclk,uiCycles;

	/* Read Sample at reset to find TCLK frequency - 0x18230 [28] */
	uiReg = (MV_REG_READ(REG_SAMPLE_RESET_LOW_ADDR) & (1 << REG_SAMPLE_RESET_TCLK_OFFS));
40005bbc:	f248 2030 	movw	r0, #33328	; 0x8230
40005bc0:	f2cd 0001 	movt	r0, #53249	; 0xd001
40005bc4:	f7ff f948 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005bc8:	4603      	mov	r3, r0
40005bca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
40005bce:	613b      	str	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1038
	if(uiReg)
40005bd0:	693b      	ldr	r3, [r7, #16]
40005bd2:	2b00      	cmp	r3, #0
40005bd4:	d003      	beq.n	40005bde <mvTwsiDelay+0x2a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1039
		uiTclk = 200;
40005bd6:	f04f 03c8 	mov.w	r3, #200	; 0xc8
40005bda:	617b      	str	r3, [r7, #20]
40005bdc:	e002      	b.n	40005be4 <mvTwsiDelay+0x30>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1041
	else
		uiTclk = 250;
40005bde:	f04f 03fa 	mov.w	r3, #250	; 0xfa
40005be2:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1044

	/* reset Timer configurations */
	MV_REG_WRITE(REG_TIMERS_CTRL_ADDR, 0);
40005be4:	f44f 7340 	mov.w	r3, #768	; 0x300
40005be8:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005bec:	f04f 0200 	mov.w	r2, #0
40005bf0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1046
	/* From TCLK calculate the uiCycles needed for the requested us uiDelay */
	uiCycles = uiTclk * uiDelay * 1000;
40005bf2:	697b      	ldr	r3, [r7, #20]
40005bf4:	687a      	ldr	r2, [r7, #4]
40005bf6:	fb02 f303 	mul.w	r3, r2, r3
40005bfa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
40005bfe:	fb02 f303 	mul.w	r3, r2, r3
40005c02:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1048
	/* Set the Timer value */
	MV_REG_WRITE(REG_TIMER0_VALUE_ADDR, uiCycles);
40005c04:	f44f 7345 	mov.w	r3, #788	; 0x314
40005c08:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005c0c:	68fa      	ldr	r2, [r7, #12]
40005c0e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1050
	/* Enable the Timer */
	MV_REG_BIT_SET(REG_TIMERS_CTRL_ADDR, REG_TIMER0_ENABLE_MASK);
40005c10:	f44f 7340 	mov.w	r3, #768	; 0x300
40005c14:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005c18:	f44f 7240 	mov.w	r2, #768	; 0x300
40005c1c:	f2cd 0202 	movt	r2, #53250	; 0xd002
40005c20:	6812      	ldr	r2, [r2, #0]
40005c22:	f042 0201 	orr.w	r2, r2, #1
40005c26:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1052
	/* loop waiting for the timer to expire */
	while (MV_REG_READ(REG_TIMER0_VALUE_ADDR)) {}
40005c28:	bf00      	nop
40005c2a:	f44f 7045 	mov.w	r0, #788	; 0x314
40005c2e:	f2cd 0002 	movt	r0, #53250	; 0xd002
40005c32:	f7ff f911 	bl	40004e58 <MV_MEMIO_LE32_READ>
40005c36:	4603      	mov	r3, r0
40005c38:	2b00      	cmp	r3, #0
40005c3a:	d1f6      	bne.n	40005c2a <mvTwsiDelay+0x76>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_hdr_twsi.c:1054

40005c3c:	f107 0718 	add.w	r7, r7, #24
40005c40:	46bd      	mov	sp, r7
40005c42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005c46:	4770      	bx	lr

40005c48 <sramConfig>:
sramConfig():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:70
#include <stdlib.h>
#include <stdio.h>
#include "../ddr3_init.h"

MV_VOID sramConfig(void)
{
40005c48:	b580      	push	{r7, lr}
40005c4a:	b082      	sub	sp, #8
40005c4c:	af00      	add	r7, sp, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:74
	MV_U32 *ptr;

	/* disable DRAM Window */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0x1FFF0E00);	/*Close Mbus Window - 1G */
40005c4e:	f04f 03e8 	mov.w	r3, #232	; 0xe8
40005c52:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005c56:	f44f 6260 	mov.w	r2, #3584	; 0xe00
40005c5a:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
40005c5e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:77

	/* Fix L2 way 0 size to 256KB */
	MV_REG_WRITE(0x20240,0x40000301); 
40005c60:	f44f 7310 	mov.w	r3, #576	; 0x240
40005c64:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005c68:	f240 3201 	movw	r2, #769	; 0x301
40005c6c:	f2c4 0200 	movt	r2, #16384	; 0x4000
40005c70:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:80
		
	/* set L2 way 3 to SRAM at 0 */
	MV_REG_WRITE(0x850C,0x1);
40005c72:	f248 530c 	movw	r3, #34060	; 0x850c
40005c76:	f2cd 0300 	movt	r3, #53248	; 0xd000
40005c7a:	f04f 0201 	mov.w	r2, #1
40005c7e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:81
	MV_REG_WRITE(0x20244,0x001);
40005c80:	f44f 7311 	mov.w	r3, #580	; 0x244
40005c84:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005c88:	f04f 0201 	mov.w	r2, #1
40005c8c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:83
	
	ptr = (void*)0x10;
40005c8e:	f04f 0310 	mov.w	r3, #16
40005c92:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:84
	*ptr = 0xE3A0F02C;		/* mov pc,#0x2C */
40005c94:	687a      	ldr	r2, [r7, #4]
40005c96:	f24f 032c 	movw	r3, #61484	; 0xf02c
40005c9a:	f2ce 33a0 	movt	r3, #58272	; 0xe3a0
40005c9e:	6013      	str	r3, [r2, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:85
	ptr = (void*)0x2C;		
40005ca0:	f04f 032c 	mov.w	r3, #44	; 0x2c
40005ca4:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:86
	*ptr = 0xE24EE008;		/* sub r14,r14,#0x8 */
40005ca6:	687a      	ldr	r2, [r7, #4]
40005ca8:	f24e 0308 	movw	r3, #57352	; 0xe008
40005cac:	f2ce 234e 	movt	r3, #57934	; 0xe24e
40005cb0:	6013      	str	r3, [r2, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:87
	ptr = (void*)0x30;
40005cb2:	f04f 0330 	mov.w	r3, #48	; 0x30
40005cb6:	607b      	str	r3, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:88
	*ptr = 0xE1B0F00E;		/* movs pc,r14 */
40005cb8:	687a      	ldr	r2, [r7, #4]
40005cba:	f24f 030e 	movw	r3, #61454	; 0xf00e
40005cbe:	f2ce 13b0 	movt	r3, #57776	; 0xe1b0
40005cc2:	6013      	str	r3, [r2, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:90

	changeResetVecBase(0);
40005cc4:	f04f 0000 	mov.w	r0, #0
40005cc8:	f7fe e9da 	blx	40004080 <changeResetVecBase>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:93

	/* remove CPSR bit 8 - don't mask data abort - now we should get data abort */
	setCPSR(0);
40005ccc:	f04f 0000 	mov.w	r0, #0
40005cd0:	f7fe e9e2 	blx	40004098 <setCPSR>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:95

	setCPSR(1<<8);
40005cd4:	f44f 7080 	mov.w	r0, #256	; 0x100
40005cd8:	f7fe e9de 	blx	40004098 <setCPSR>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:97

	changeResetVecBase(1<<13);
40005cdc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
40005ce0:	f7fe e9ce 	blx	40004080 <changeResetVecBase>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:100

	/* close L2 way 3 to SRAM at 0 */
	MV_REG_WRITE(0x850C,0x0);
40005ce4:	f248 530c 	movw	r3, #34060	; 0x850c
40005ce8:	f2cd 0300 	movt	r3, #53248	; 0xd000
40005cec:	f04f 0200 	mov.w	r2, #0
40005cf0:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:101
	MV_REG_WRITE(0x20244,0x000);
40005cf2:	f44f 7311 	mov.w	r3, #580	; 0x244
40005cf6:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005cfa:	f04f 0200 	mov.w	r2, #0
40005cfe:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:104

	/* enable DRAM Window */
	MV_REG_WRITE(REG_XBAR_WIN_19_CTRL_ADDR, 0x1FFF0E01);	/*Close Mbus Window - 1G */
40005d00:	f04f 03e8 	mov.w	r3, #232	; 0xe8
40005d04:	f2cd 0302 	movt	r3, #53250	; 0xd002
40005d08:	f640 6201 	movw	r2, #3585	; 0xe01
40005d0c:	f6c1 72ff 	movt	r2, #8191	; 0x1fff
40005d10:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/bin_sramcfg.c:105
}
40005d12:	f107 0708 	add.w	r7, r7, #8
40005d16:	46bd      	mov	sp, r7
40005d18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40005d1c:	4770      	bx	lr
40005d1e:	bf00      	nop

40005d20 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:386
#define MV_MEMIO_LE32_WRITE(addr, data) \
        MV_MEMIO32_WRITE(addr, MV_32BIT_LE_FAST(data))

/* 32bit read in little endian mode */
static __inline MV_U32 MV_MEMIO_LE32_READ(MV_U32 addr)
{
40005d20:	b480      	push	{r7}
40005d22:	b085      	sub	sp, #20
40005d24:	af00      	add	r7, sp, #0
40005d26:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:389
	MV_U32 data;

	data= (MV_U32)MV_MEMIO32_READ(addr);
40005d28:	687b      	ldr	r3, [r7, #4]
40005d2a:	681b      	ldr	r3, [r3, #0]
40005d2c:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:391

	return (MV_U32)MV_32BIT_LE_FAST(data);
40005d2e:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/./inc/mv_os.h:392
}
40005d30:	4618      	mov	r0, r3
40005d32:	f107 0714 	add.w	r7, r7, #20
40005d36:	46bd      	mov	sp, r7
40005d38:	bc80      	pop	{r7}
40005d3a:	4770      	bx	lr

40005d3c <ddr3getDimmNum>:
ddr3getDimmNum():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:104
* Args:	 	auiDimmAddr - array of dimm addresses
* Notes:
* Returns:	None.
*/
MV_U32 ddr3getDimmNum(MV_U32 *auiDimmAddr)
{
40005d3c:	b480      	push	{r7}
40005d3e:	b083      	sub	sp, #12
40005d40:	af00      	add	r7, sp, #0
40005d42:	6078      	str	r0, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:109
#if defined(DB_88F6710) || defined(RD_88F6710)
	/* Armada 370 - SPD is not available on DIMM */
	/* Set MC registers according to Static SPD values Values */
	/* We only have one optional DIMM for the DB and we already got the SPD matching values */
	return 1;
40005d44:	f04f 0301 	mov.w	r3, #1
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:138
			}
		}
	}
	return uiDimmNum;
#endif
}
40005d48:	4618      	mov	r0, r3
40005d4a:	f107 070c 	add.w	r7, r7, #12
40005d4e:	46bd      	mov	sp, r7
40005d50:	bc80      	pop	{r7}
40005d52:	4770      	bx	lr

40005d54 <ddr3SpdInit>:
ddr3SpdInit():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:149
*  			pDimmInfo - DIMM information structure.
* Notes:
* Returns:	MV_OK if function could read DIMM parameters, MV_FALSE otherwise.
*/
MV_STATUS ddr3SpdInit(MV_DIMM_INFO *pDimmInfo, MV_U32 uiDimmAddr)
{
40005d54:	b5b0      	push	{r4, r5, r7, lr}
40005d56:	b08a      	sub	sp, #40	; 0x28
40005d58:	af00      	add	r7, sp, #0
40005d5a:	6078      	str	r0, [r7, #4]
40005d5c:	6039      	str	r1, [r7, #0]
40005d5e:	4ce3      	ldr	r4, [pc, #908]	; (400060ec <ddr3SpdInit+0x398>)
40005d60:	447c      	add	r4, pc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:154
	MV_U32 uiTemp, uiRC;
	MV_U32 uiTimeBase;
	MV_TWSI_SLAVE twsiSlave;

	if (uiDimmAddr != 0) {
40005d62:	683b      	ldr	r3, [r7, #0]
40005d64:	2b00      	cmp	r3, #0
40005d66:	d028      	beq.n	40005dba <ddr3SpdInit+0x66>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:155
		memset(ucData, 0, SPD_SIZE*sizeof(MV_U8));
40005d68:	4be1      	ldr	r3, [pc, #900]	; (400060f0 <ddr3SpdInit+0x39c>)
40005d6a:	58e3      	ldr	r3, [r4, r3]
40005d6c:	4618      	mov	r0, r3
40005d6e:	f04f 0100 	mov.w	r1, #0
40005d72:	f04f 0280 	mov.w	r2, #128	; 0x80
40005d76:	f7fe fee9 	bl	40004b4c <memset>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:157
	
		twsiSlave.slaveAddr.type = ADDR7_BIT;
40005d7a:	f04f 0300 	mov.w	r3, #0
40005d7e:	743b      	strb	r3, [r7, #16]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:158
		twsiSlave.slaveAddr.address = uiDimmAddr;
40005d80:	683b      	ldr	r3, [r7, #0]
40005d82:	60fb      	str	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:160
	
		twsiSlave.validOffset = MV_TRUE;
40005d84:	f04f 0301 	mov.w	r3, #1
40005d88:	617b      	str	r3, [r7, #20]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:161
		twsiSlave.offset = 0;
40005d8a:	f04f 0300 	mov.w	r3, #0
40005d8e:	61bb      	str	r3, [r7, #24]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:162
		twsiSlave.moreThen256 = MV_FALSE;
40005d90:	f04f 0300 	mov.w	r3, #0
40005d94:	61fb      	str	r3, [r7, #28]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:164
	
		if (MV_OK != mvTwsiRead(0, &twsiSlave, ucData, SPD_SIZE))
40005d96:	f107 030c 	add.w	r3, r7, #12
40005d9a:	f04f 0000 	mov.w	r0, #0
40005d9e:	4619      	mov	r1, r3
40005da0:	4bd3      	ldr	r3, [pc, #844]	; (400060f0 <ddr3SpdInit+0x39c>)
40005da2:	58e3      	ldr	r3, [r4, r3]
40005da4:	461a      	mov	r2, r3
40005da6:	f04f 0380 	mov.w	r3, #128	; 0x80
40005daa:	f7ff fe07 	bl	400059bc <mvTwsiRead>
40005dae:	4603      	mov	r3, r0
40005db0:	2b00      	cmp	r3, #0
40005db2:	d002      	beq.n	40005dba <ddr3SpdInit+0x66>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:165
			return MV_FAIL;
40005db4:	f04f 0301 	mov.w	r3, #1
40005db8:	e191      	b.n	400060de <ddr3SpdInit+0x38a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:169
	}
	
	/* Check if DDR3 */
	if (ucData[SPD_DEV_TYPE_BYTE] != SPD_MEM_TYPE_DDR3)
40005dba:	4bcd      	ldr	r3, [pc, #820]	; (400060f0 <ddr3SpdInit+0x39c>)
40005dbc:	58e3      	ldr	r3, [r4, r3]
40005dbe:	789b      	ldrb	r3, [r3, #2]
40005dc0:	2b0b      	cmp	r3, #11
40005dc2:	d002      	beq.n	40005dca <ddr3SpdInit+0x76>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:170
		return MV_FAIL;
40005dc4:	f04f 0301 	mov.w	r3, #1
40005dc8:	e189      	b.n	400060de <ddr3SpdInit+0x38a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:174

	/* Error Check Type */
	/* No byte for error check in DDR3 SPD, use DDR2 convention */
	pDimmInfo->errorCheckType = 0;
40005dca:	687b      	ldr	r3, [r7, #4]
40005dcc:	f04f 0200 	mov.w	r2, #0
40005dd0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:176
	/* Check if ECC */
	if ((ucData[SPD_BUS_WIDTH_BYTE] & 0x18) >> 3)
40005dd4:	4bc6      	ldr	r3, [pc, #792]	; (400060f0 <ddr3SpdInit+0x39c>)
40005dd6:	58e3      	ldr	r3, [r4, r3]
40005dd8:	7a1b      	ldrb	r3, [r3, #8]
40005dda:	f003 0318 	and.w	r3, r3, #24
40005dde:	ea4f 03e3 	mov.w	r3, r3, asr #3
40005de2:	2b00      	cmp	r3, #0
40005de4:	d004      	beq.n	40005df0 <ddr3SpdInit+0x9c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:177
		pDimmInfo->errorCheckType = 1;
40005de6:	687b      	ldr	r3, [r7, #4]
40005de8:	f04f 0201 	mov.w	r2, #1
40005dec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:180
	DEBUG_INIT_FULL_C("DRAM errorCheckType ", pDimmInfo->errorCheckType,1);

	pDimmInfo->dimmTypeInfo = (ucData[SPD_MODULE_TYPE_BYTE]);
40005df0:	4bbf      	ldr	r3, [pc, #764]	; (400060f0 <ddr3SpdInit+0x39c>)
40005df2:	58e3      	ldr	r3, [r4, r3]
40005df4:	78db      	ldrb	r3, [r3, #3]
40005df6:	461a      	mov	r2, r3
40005df8:	687b      	ldr	r3, [r7, #4]
40005dfa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:185

/* Size Calculations: */

	/* Number Of Row Addresses - 12/13/14/15/16 */
	pDimmInfo->numOfRowAddr = ((ucData[SPD_ROW_NUM_BYTE] & SPD_ROW_NUM_MASK) >> SPD_ROW_NUM_OFF);
40005dfe:	4bbc      	ldr	r3, [pc, #752]	; (400060f0 <ddr3SpdInit+0x39c>)
40005e00:	58e3      	ldr	r3, [r4, r3]
40005e02:	795b      	ldrb	r3, [r3, #5]
40005e04:	f003 0338 	and.w	r3, r3, #56	; 0x38
40005e08:	ea4f 03e3 	mov.w	r3, r3, asr #3
40005e0c:	461a      	mov	r2, r3
40005e0e:	687b      	ldr	r3, [r7, #4]
40005e10:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:186
	pDimmInfo->numOfRowAddr += SPD_ROW_NUM_MIN;
40005e14:	687b      	ldr	r3, [r7, #4]
40005e16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
40005e1a:	f103 020c 	add.w	r2, r3, #12
40005e1e:	687b      	ldr	r3, [r7, #4]
40005e20:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:190
	DEBUG_INIT_FULL_C("DRAM numOfRowAddr ",pDimmInfo->numOfRowAddr,2);

	/* Number Of Column Addresses - 9/10/11/12 */
	pDimmInfo->numOfColAddr = ((ucData[SPD_COL_NUM_BYTE] & SPD_COL_NUM_MASK) >> SPD_COL_NUM_OFF);
40005e24:	4bb2      	ldr	r3, [pc, #712]	; (400060f0 <ddr3SpdInit+0x39c>)
40005e26:	58e3      	ldr	r3, [r4, r3]
40005e28:	795b      	ldrb	r3, [r3, #5]
40005e2a:	f003 0207 	and.w	r2, r3, #7
40005e2e:	687b      	ldr	r3, [r7, #4]
40005e30:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:191
	pDimmInfo->numOfColAddr += SPD_COL_NUM_MIN;
40005e34:	687b      	ldr	r3, [r7, #4]
40005e36:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
40005e3a:	f103 0209 	add.w	r2, r3, #9
40005e3e:	687b      	ldr	r3, [r7, #4]
40005e40:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:195
	DEBUG_INIT_FULL_C("DRAM numOfColAddr ",pDimmInfo->numOfColAddr,1);

	/* Number Of Ranks = number of CS on Dimm - 1/2/3/4 Ranks */
	pDimmInfo->numOfModuleRanks = ((ucData[SPD_MODULE_ORG_BYTE] & SPD_MODULE_BANK_NUM_MASK) >> SPD_MODULE_BANK_NUM_OFF);
40005e44:	4baa      	ldr	r3, [pc, #680]	; (400060f0 <ddr3SpdInit+0x39c>)
40005e46:	58e3      	ldr	r3, [r4, r3]
40005e48:	79db      	ldrb	r3, [r3, #7]
40005e4a:	f003 0338 	and.w	r3, r3, #56	; 0x38
40005e4e:	ea4f 03e3 	mov.w	r3, r3, asr #3
40005e52:	461a      	mov	r2, r3
40005e54:	687b      	ldr	r3, [r7, #4]
40005e56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:196
	pDimmInfo->numOfModuleRanks += SPD_MODULE_BANK_NUM_MIN;
40005e5a:	687b      	ldr	r3, [r7, #4]
40005e5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
40005e60:	f103 0201 	add.w	r2, r3, #1
40005e64:	687b      	ldr	r3, [r7, #4]
40005e66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:200
	DEBUG_INIT_FULL_C("DRAM numOfModuleBanks ",pDimmInfo->numOfModuleRanks,1);

	/* Data Width - 8/16/32/64 bits */
	pDimmInfo->dataWidth = (1 << (3 + (ucData[SPD_BUS_WIDTH_BYTE] & SPD_BUS_WIDTH_MASK)));
40005e6a:	4ba1      	ldr	r3, [pc, #644]	; (400060f0 <ddr3SpdInit+0x39c>)
40005e6c:	58e3      	ldr	r3, [r4, r3]
40005e6e:	7a1b      	ldrb	r3, [r3, #8]
40005e70:	f003 0307 	and.w	r3, r3, #7
40005e74:	f103 0303 	add.w	r3, r3, #3
40005e78:	f04f 0201 	mov.w	r2, #1
40005e7c:	fa02 f303 	lsl.w	r3, r2, r3
40005e80:	461a      	mov	r2, r3
40005e82:	687b      	ldr	r3, [r7, #4]
40005e84:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:204
	DEBUG_INIT_FULL_C("DRAM dataWidth ", pDimmInfo->dataWidth,1);

	/* Number Of Banks On Each Device - 8/16/32/64 banks */
	pDimmInfo->numOfBanksOnEachDevice = (1 << (3 + ((ucData[SPD_DEV_DENSITY_BYTE]>>4) & 0x7)));
40005e88:	4b99      	ldr	r3, [pc, #612]	; (400060f0 <ddr3SpdInit+0x39c>)
40005e8a:	58e3      	ldr	r3, [r4, r3]
40005e8c:	791b      	ldrb	r3, [r3, #4]
40005e8e:	ea4f 1313 	mov.w	r3, r3, lsr #4
40005e92:	b2db      	uxtb	r3, r3
40005e94:	f003 0307 	and.w	r3, r3, #7
40005e98:	f103 0303 	add.w	r3, r3, #3
40005e9c:	f04f 0201 	mov.w	r2, #1
40005ea0:	fa02 f303 	lsl.w	r3, r2, r3
40005ea4:	461a      	mov	r2, r3
40005ea6:	687b      	ldr	r3, [r7, #4]
40005ea8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:208
	DEBUG_INIT_FULL_C("DRAM numOfBanksOnEachDevice ",pDimmInfo->numOfBanksOnEachDevice,1);

	/* Total SDRAM capacity - 256Mb/512Mb/1Gb/2Gb/4Gb/8Gb/16Gb - MegaBits*/
	pDimmInfo->sdramCapacity = (ucData[SPD_DEV_DENSITY_BYTE] & SPD_DEV_DENSITY_MASK);
40005eac:	4b90      	ldr	r3, [pc, #576]	; (400060f0 <ddr3SpdInit+0x39c>)
40005eae:	58e3      	ldr	r3, [r4, r3]
40005eb0:	791b      	ldrb	r3, [r3, #4]
40005eb2:	f003 020f 	and.w	r2, r3, #15
40005eb6:	687b      	ldr	r3, [r7, #4]
40005eb8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:211

	/* Sdram Width - 4/8/16/32 bits */
	pDimmInfo->sdramWidth = (1 << (2 + (ucData[SPD_MODULE_ORG_BYTE] & SPD_MODULE_SDRAM_DEV_WIDTH_MASK)));
40005ebc:	4b8c      	ldr	r3, [pc, #560]	; (400060f0 <ddr3SpdInit+0x39c>)
40005ebe:	58e3      	ldr	r3, [r4, r3]
40005ec0:	79db      	ldrb	r3, [r3, #7]
40005ec2:	f003 0307 	and.w	r3, r3, #7
40005ec6:	f103 0302 	add.w	r3, r3, #2
40005eca:	f04f 0201 	mov.w	r2, #1
40005ece:	fa02 f303 	lsl.w	r3, r2, r3
40005ed2:	461a      	mov	r2, r3
40005ed4:	687b      	ldr	r3, [r7, #4]
40005ed6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:218

	/* CS (Rank) Capacity - MB */
	/* DDR3 device uiDensity val are: (device capacity/8) * (Module_width/Device_width) */
	/* Jedec SPD DDR3 - page 7, Save ucData in Mb  - 2048=2GB*/
	pDimmInfo->dimmRankCapacity =
			(((1 << pDimmInfo->sdramCapacity) * 256 * (pDimmInfo->dataWidth / pDimmInfo->sdramWidth) *  0x2) << 16);
40005eda:	687b      	ldr	r3, [r7, #4]
40005edc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
40005ee0:	f44f 7280 	mov.w	r2, #256	; 0x100
40005ee4:	fa02 f303 	lsl.w	r3, r2, r3
40005ee8:	461d      	mov	r5, r3
40005eea:	687b      	ldr	r3, [r7, #4]
40005eec:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40005ef0:	687b      	ldr	r3, [r7, #4]
40005ef2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
40005ef6:	4610      	mov	r0, r2
40005ef8:	4619      	mov	r1, r3
40005efa:	f001 eaf6 	blx	400074e8 <__aeabi_uidiv>
40005efe:	4603      	mov	r3, r0
40005f00:	fb03 f305 	mul.w	r3, r3, r5
40005f04:	ea4f 0343 	mov.w	r3, r3, lsl #1
40005f08:	ea4f 4203 	mov.w	r2, r3, lsl #16
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:217
	DEBUG_INIT_FULL_C("DRAM sdramWidth ",pDimmInfo->sdramWidth,1);

	/* CS (Rank) Capacity - MB */
	/* DDR3 device uiDensity val are: (device capacity/8) * (Module_width/Device_width) */
	/* Jedec SPD DDR3 - page 7, Save ucData in Mb  - 2048=2GB*/
	pDimmInfo->dimmRankCapacity =
40005f0c:	687b      	ldr	r3, [r7, #4]
40005f0e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:222
			(((1 << pDimmInfo->sdramCapacity) * 256 * (pDimmInfo->dataWidth / pDimmInfo->sdramWidth) *  0x2) << 16);
	/* 0x2 =>  0x100000-1Mbit / 8-bit->byte / 0x10000  */
	 DEBUG_INIT_FULL_C("DRAM dimmRankCapacity[31] ",pDimmInfo->dimmRankCapacity,1);

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
40005f12:	687b      	ldr	r3, [r7, #4]
40005f14:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
40005f18:	687a      	ldr	r2, [r7, #4]
40005f1a:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
40005f1e:	fb02 f203 	mul.w	r2, r2, r3
40005f22:	687b      	ldr	r3, [r7, #4]
40005f24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:226
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40005f28:	687b      	ldr	r3, [r7, #4]
40005f2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40005f2e:	687b      	ldr	r3, [r7, #4]
40005f30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
40005f34:	4610      	mov	r0, r2
40005f36:	4619      	mov	r1, r3
40005f38:	f001 ead6 	blx	400074e8 <__aeabi_uidiv>
40005f3c:	4603      	mov	r3, r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:227
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
40005f3e:	687a      	ldr	r2, [r7, #4]
40005f40:	f8d2 2084 	ldr.w	r2, [r2, #132]	; 0x84
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:226

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40005f44:	fb02 f203 	mul.w	r2, r2, r3
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:227
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
40005f48:	687b      	ldr	r3, [r7, #4]
40005f4a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
40005f4e:	18d2      	adds	r2, r2, r3
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:226

	pDimmInfo->dimmSize = pDimmInfo->dimmRankCapacity * pDimmInfo->numOfModuleRanks;
	DEBUG_INIT_FULL_C("Dram: dimm size in MB ",pDimmInfo->dimmSize,1);

	/* Number of devices includeing Error correction */
	pDimmInfo->numberOfDevices = ((pDimmInfo->dataWidth/pDimmInfo->sdramWidth) *
40005f50:	687b      	ldr	r3, [r7, #4]
40005f52:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:231
			 pDimmInfo->numOfModuleRanks) + pDimmInfo->errorCheckType;
	DEBUG_INIT_FULL_C("DRAM numberOfDevices  ",pDimmInfo->numberOfDevices,1);

	/* Address Mapping from Edge connector to DRAM - mirroring option */
	pDimmInfo->addressMirroring = ucData[SPD_ADDR_MAP_BYTE] & (1 << SPD_ADDR_MAP_MIRROR_OFFS);
40005f56:	4b66      	ldr	r3, [pc, #408]	; (400060f0 <ddr3SpdInit+0x39c>)
40005f58:	58e3      	ldr	r3, [r4, r3]
40005f5a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
40005f5e:	f003 0201 	and.w	r2, r3, #1
40005f62:	687b      	ldr	r3, [r7, #4]
40005f64:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:235

/* Timings - All in ps */

	uiTimeBase = (1000 * ucData[SPD_MTB_DIVIDEND_BYTE])/ucData[SPD_MTB_DIVISOR_BYTE];
40005f68:	4b61      	ldr	r3, [pc, #388]	; (400060f0 <ddr3SpdInit+0x39c>)
40005f6a:	58e3      	ldr	r3, [r4, r3]
40005f6c:	7a9b      	ldrb	r3, [r3, #10]
40005f6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
40005f72:	fb02 f203 	mul.w	r2, r2, r3
40005f76:	4b5e      	ldr	r3, [pc, #376]	; (400060f0 <ddr3SpdInit+0x39c>)
40005f78:	58e3      	ldr	r3, [r4, r3]
40005f7a:	7adb      	ldrb	r3, [r3, #11]
40005f7c:	4610      	mov	r0, r2
40005f7e:	4619      	mov	r1, r3
40005f80:	f001 ebb8 	blx	400076f4 <__aeabi_idiv>
40005f84:	4603      	mov	r3, r0
40005f86:	627b      	str	r3, [r7, #36]	; 0x24
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:238

	/* Minimum Cycle Time At Max CasLatancy */
	pDimmInfo->minCycleTime = ucData[SPD_TCK_BYTE] * uiTimeBase;
40005f88:	4b59      	ldr	r3, [pc, #356]	; (400060f0 <ddr3SpdInit+0x39c>)
40005f8a:	58e3      	ldr	r3, [r4, r3]
40005f8c:	7b1b      	ldrb	r3, [r3, #12]
40005f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40005f90:	fb02 f203 	mul.w	r2, r2, r3
40005f94:	687b      	ldr	r3, [r7, #4]
40005f96:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:244
	DEBUG_INIT_FULL_C("DRAM tCKmin ", pDimmInfo->minCycleTime,1);

	/* Refresh Interval */
	/* No byte for refresh interval in DDR3 SPD, use DDR2 convention */
	/* JEDEC param are 0 <= Tcase <= 85: 7.8uSec, 85 <= Tcase <= 95: 3.9uSec */
	pDimmInfo->refreshInterval = 7800000; /* Set to 7.8uSec */
40005f9a:	687a      	ldr	r2, [r7, #4]
40005f9c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
40005fa0:	f2c0 0377 	movt	r3, #119	; 0x77
40005fa4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:261
	*******-******-******-******-******-******-******-*******-*******
	CAS =     TBD  |  18  |  17  |  16  |  15  |  14  |  13  |  12  *
	*****************************************************************/

	/* DDR3 include 2 byte of CAS support */
	pDimmInfo->suportedCasLatencies = ((ucData[SPD_SUP_CAS_LAT_MSB_BYTE] << 8) | ucData[SPD_SUP_CAS_LAT_LSB_BYTE]);
40005fa8:	4b51      	ldr	r3, [pc, #324]	; (400060f0 <ddr3SpdInit+0x39c>)
40005faa:	58e3      	ldr	r3, [r4, r3]
40005fac:	7bdb      	ldrb	r3, [r3, #15]
40005fae:	ea4f 2203 	mov.w	r2, r3, lsl #8
40005fb2:	4b4f      	ldr	r3, [pc, #316]	; (400060f0 <ddr3SpdInit+0x39c>)
40005fb4:	58e3      	ldr	r3, [r4, r3]
40005fb6:	7b9b      	ldrb	r3, [r3, #14]
40005fb8:	4313      	orrs	r3, r2
40005fba:	461a      	mov	r2, r3
40005fbc:	687b      	ldr	r3, [r7, #4]
40005fbe:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:265
	DEBUG_INIT_FULL_C("DRAM suportedCasLatencies ",pDimmInfo->suportedCasLatencies,1);

	/* Minimum Cycle Time At Max CasLatancy */
	pDimmInfo->minCasLatTime = (ucData[SPD_TAA_BYTE] * uiTimeBase);
40005fc2:	4b4b      	ldr	r3, [pc, #300]	; (400060f0 <ddr3SpdInit+0x39c>)
40005fc4:	58e3      	ldr	r3, [r4, r3]
40005fc6:	7c1b      	ldrb	r3, [r3, #16]
40005fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40005fca:	fb02 f203 	mul.w	r2, r2, r3
40005fce:	687b      	ldr	r3, [r7, #4]
40005fd0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:269
	/* This field divided by the cycleTime will give us the CAS latency to config */

	/* For DDR3 and DDR2 includes Write Recovery Time field. Other SDRAM ignore     */
	pDimmInfo->minWriteRecoveryTime = ucData[SPD_TWR_BYTE] * uiTimeBase;
40005fd4:	4b46      	ldr	r3, [pc, #280]	; (400060f0 <ddr3SpdInit+0x39c>)
40005fd6:	58e3      	ldr	r3, [r4, r3]
40005fd8:	7c5b      	ldrb	r3, [r3, #17]
40005fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40005fdc:	fb02 f203 	mul.w	r2, r2, r3
40005fe0:	687b      	ldr	r3, [r7, #4]
40005fe2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:273
	DEBUG_INIT_FULL_C("DRAM minWriteRecoveryTime ",pDimmInfo->minWriteRecoveryTime,1);

	/* Mininmum Ras to Cas Delay */
	pDimmInfo->minRasToCasDelay = ucData[SPD_TRCD_BYTE] * uiTimeBase;
40005fe6:	4b42      	ldr	r3, [pc, #264]	; (400060f0 <ddr3SpdInit+0x39c>)
40005fe8:	58e3      	ldr	r3, [r4, r3]
40005fea:	7c9b      	ldrb	r3, [r3, #18]
40005fec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40005fee:	fb02 f203 	mul.w	r2, r2, r3
40005ff2:	687b      	ldr	r3, [r7, #4]
40005ff4:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:277
	DEBUG_INIT_FULL_C("DRAM minRasToCasDelay ", pDimmInfo->minRasToCasDelay,1);

	/* Minimum Row Active to Row Active Time */
	pDimmInfo->minRowActiveToRowActive = ucData[SPD_TRRD_BYTE] * uiTimeBase;
40005ff8:	4b3d      	ldr	r3, [pc, #244]	; (400060f0 <ddr3SpdInit+0x39c>)
40005ffa:	58e3      	ldr	r3, [r4, r3]
40005ffc:	7cdb      	ldrb	r3, [r3, #19]
40005ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40006000:	fb02 f203 	mul.w	r2, r2, r3
40006004:	687b      	ldr	r3, [r7, #4]
40006006:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:281
	DEBUG_INIT_FULL_C("DRAM minRowActiveToRowActive ",pDimmInfo->minRowActiveToRowActive,1);

	/* Minimum Row Precharge Delay Time */
	pDimmInfo->minRowPrechargeTime = ucData[SPD_TRP_BYTE] * uiTimeBase;
4000600a:	4b39      	ldr	r3, [pc, #228]	; (400060f0 <ddr3SpdInit+0x39c>)
4000600c:	58e3      	ldr	r3, [r4, r3]
4000600e:	7d1b      	ldrb	r3, [r3, #20]
40006010:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40006012:	fb02 f203 	mul.w	r2, r2, r3
40006016:	687b      	ldr	r3, [r7, #4]
40006018:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:285
	DEBUG_INIT_FULL_C("DRAM minRowPrechargeTime ",pDimmInfo->minRowPrechargeTime,1);

	/* Minimum Active to Precharge Delay Time - tRAS   ps */
	pDimmInfo->minActiveToPrecharge = ((ucData[SPD_TRAS_MSB_BYTE] & SPD_TRAS_MSB_MASK) << 8);
4000601c:	4b34      	ldr	r3, [pc, #208]	; (400060f0 <ddr3SpdInit+0x39c>)
4000601e:	58e3      	ldr	r3, [r4, r3]
40006020:	7d5b      	ldrb	r3, [r3, #21]
40006022:	f003 030f 	and.w	r3, r3, #15
40006026:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000602a:	461a      	mov	r2, r3
4000602c:	687b      	ldr	r3, [r7, #4]
4000602e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:286
	pDimmInfo->minActiveToPrecharge |= ucData[SPD_TRAS_LSB_BYTE];
40006032:	687b      	ldr	r3, [r7, #4]
40006034:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
40006038:	4b2d      	ldr	r3, [pc, #180]	; (400060f0 <ddr3SpdInit+0x39c>)
4000603a:	58e3      	ldr	r3, [r4, r3]
4000603c:	7d9b      	ldrb	r3, [r3, #22]
4000603e:	431a      	orrs	r2, r3
40006040:	687b      	ldr	r3, [r7, #4]
40006042:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:287
	pDimmInfo->minActiveToPrecharge *= uiTimeBase;
40006046:	687b      	ldr	r3, [r7, #4]
40006048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
4000604c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000604e:	fb02 f203 	mul.w	r2, r2, r3
40006052:	687b      	ldr	r3, [r7, #4]
40006054:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:297
	/*	pDimmInfo->minActiveToPrecharge |= ucData[SPD_TRC_LSB_BYTE];*/
	/*	pDimmInfo->minActiveToPrecharge *= uiTimeBase;*/
	/* DEBUG_INIT_FULL_C("DRAM minActiveToPrecharge ",pDimmInfo->minActiveToPrecharge,1); */

	/* Minimum Refresh Recovery Delay Time - tRFC  ps*/
	pDimmInfo->minRefreshRecovery = (ucData[SPD_TRFC_MSB_BYTE] << 8);
40006058:	4b25      	ldr	r3, [pc, #148]	; (400060f0 <ddr3SpdInit+0x39c>)
4000605a:	58e3      	ldr	r3, [r4, r3]
4000605c:	7e5b      	ldrb	r3, [r3, #25]
4000605e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006062:	461a      	mov	r2, r3
40006064:	687b      	ldr	r3, [r7, #4]
40006066:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:298
	pDimmInfo->minRefreshRecovery |= ucData[SPD_TRFC_LSB_BYTE];
4000606a:	687b      	ldr	r3, [r7, #4]
4000606c:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
40006070:	4b1f      	ldr	r3, [pc, #124]	; (400060f0 <ddr3SpdInit+0x39c>)
40006072:	58e3      	ldr	r3, [r4, r3]
40006074:	7e1b      	ldrb	r3, [r3, #24]
40006076:	431a      	orrs	r2, r3
40006078:	687b      	ldr	r3, [r7, #4]
4000607a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:299
	pDimmInfo->minRefreshRecovery *= uiTimeBase;
4000607e:	687b      	ldr	r3, [r7, #4]
40006080:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
40006084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40006086:	fb02 f203 	mul.w	r2, r2, r3
4000608a:	687b      	ldr	r3, [r7, #4]
4000608c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:303
	DEBUG_INIT_FULL_C("DRAM minRefreshRecovery ",pDimmInfo->minRefreshRecovery,1);

	/* For DDR3 and DDR2 includes Internal Write To Read Command Delay field.       */
	pDimmInfo->minWriteToReadCmdDelay = ucData[SPD_TWTR_BYTE] * uiTimeBase;
40006090:	4b17      	ldr	r3, [pc, #92]	; (400060f0 <ddr3SpdInit+0x39c>)
40006092:	58e3      	ldr	r3, [r4, r3]
40006094:	7e9b      	ldrb	r3, [r3, #26]
40006096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40006098:	fb02 f203 	mul.w	r2, r2, r3
4000609c:	687b      	ldr	r3, [r7, #4]
4000609e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:307
	DEBUG_INIT_FULL_C("DRAM minWriteToReadCmdDelay ",pDimmInfo->minWriteToReadCmdDelay,1);

	/* For DDR3 and DDR2 includes Internal Read To Precharge Command Delay field.   */
	pDimmInfo->minReadToPrechCmdDelay = ucData[SPD_TRTP_BYTE] * uiTimeBase;
400060a2:	4b13      	ldr	r3, [pc, #76]	; (400060f0 <ddr3SpdInit+0x39c>)
400060a4:	58e3      	ldr	r3, [r4, r3]
400060a6:	7edb      	ldrb	r3, [r3, #27]
400060a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400060aa:	fb02 f203 	mul.w	r2, r2, r3
400060ae:	687b      	ldr	r3, [r7, #4]
400060b0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:311
	DEBUG_INIT_FULL_C("DRAM minReadToPrechCmdDelay ",pDimmInfo->minReadToPrechCmdDelay,1);

	/* For DDR3 includes Minimum Activate to Activate/Refresh Command field */
	uiTemp = (((ucData[SPD_TFAW_MSB_BYTE] & SPD_TFAW_MSB_MASK) << 8) | ucData[SPD_TFAW_LSB_BYTE]);
400060b4:	4b0e      	ldr	r3, [pc, #56]	; (400060f0 <ddr3SpdInit+0x39c>)
400060b6:	58e3      	ldr	r3, [r4, r3]
400060b8:	7f1b      	ldrb	r3, [r3, #28]
400060ba:	f003 030f 	and.w	r3, r3, #15
400060be:	ea4f 2203 	mov.w	r2, r3, lsl #8
400060c2:	4b0b      	ldr	r3, [pc, #44]	; (400060f0 <ddr3SpdInit+0x39c>)
400060c4:	58e3      	ldr	r3, [r4, r3]
400060c6:	7f5b      	ldrb	r3, [r3, #29]
400060c8:	4313      	orrs	r3, r2
400060ca:	623b      	str	r3, [r7, #32]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:312
	pDimmInfo->minFourActiveWinDelay = uiTemp * uiTimeBase;
400060cc:	6a3b      	ldr	r3, [r7, #32]
400060ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400060d0:	fb02 f203 	mul.w	r2, r2, r3
400060d4:	687b      	ldr	r3, [r7, #4]
400060d6:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:332
		pDimmInfo->regDimmRC[9] = RDIMM_RC9;
		pDimmInfo->regDimmRC[10] = RDIMM_RC10;
		pDimmInfo->regDimmRC[11] = RDIMM_RC11;
	}
#endif
	return MV_OK;
400060da:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:333
}
400060de:	4618      	mov	r0, r3
400060e0:	f107 0728 	add.w	r7, r7, #40	; 0x28
400060e4:	46bd      	mov	sp, r7
400060e6:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
400060ea:	4770      	bx	lr
400060ec:	0000b614 	andeq	fp, r0, r4, lsl r6
400060f0:	00000024 	andeq	r0, r0, r4, lsr #32

400060f4 <ddr3SpdSumInit>:
ddr3SpdSumInit():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:344
*  			pDimmInfo - DIMM information structure.
* Notes:
* Returns:	MV_OK if function could read DIMM parameters, MV_FALSE otherwise.
*/

MV_STATUS ddr3SpdSumInit(MV_DIMM_INFO *pDimmInfo, MV_DIMM_INFO *pDimmSumInfo, MV_U32 uiDimm) {
400060f4:	b580      	push	{r7, lr}
400060f6:	b084      	sub	sp, #16
400060f8:	af00      	add	r7, sp, #0
400060fa:	60f8      	str	r0, [r7, #12]
400060fc:	60b9      	str	r1, [r7, #8]
400060fe:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:346

	if (uiDimm == 0) {
40006100:	687b      	ldr	r3, [r7, #4]
40006102:	2b00      	cmp	r3, #0
40006104:	d10a      	bne.n	4000611c <ddr3SpdSumInit+0x28>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:347
		memcpy(pDimmSumInfo, pDimmInfo, sizeof(MV_DIMM_INFO));
40006106:	68ba      	ldr	r2, [r7, #8]
40006108:	68fb      	ldr	r3, [r7, #12]
4000610a:	4610      	mov	r0, r2
4000610c:	4619      	mov	r1, r3
4000610e:	f44f 7280 	mov.w	r2, #256	; 0x100
40006112:	f7fe fd3f 	bl	40004b94 <memcpy>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:348
		return MV_OK;
40006116:	f04f 0300 	mov.w	r3, #0
4000611a:	e0f4      	b.n	40006306 <ddr3SpdSumInit+0x212>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:350
	}
	if (pDimmSumInfo->dimmTypeInfo != pDimmInfo->dimmTypeInfo) {
4000611c:	68bb      	ldr	r3, [r7, #8]
4000611e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
40006122:	68fb      	ldr	r3, [r7, #12]
40006124:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
40006128:	429a      	cmp	r2, r3
4000612a:	d007      	beq.n	4000613c <ddr3SpdSumInit+0x48>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:351
		DEBUG_INIT_S("DDR3 Dimm Compare - DIMM type does not match - FAIL \n");
4000612c:	4b79      	ldr	r3, [pc, #484]	; (40006314 <ddr3SpdSumInit+0x220>)
4000612e:	447b      	add	r3, pc
40006130:	4618      	mov	r0, r3
40006132:	f7fe fde7 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:352
		return MV_FAIL;
40006136:	f04f 0301 	mov.w	r3, #1
4000613a:	e0e4      	b.n	40006306 <ddr3SpdSumInit+0x212>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:354
	}
	if (pDimmSumInfo->errorCheckType > pDimmInfo->errorCheckType) {
4000613c:	68bb      	ldr	r3, [r7, #8]
4000613e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
40006142:	68fb      	ldr	r3, [r7, #12]
40006144:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
40006148:	429a      	cmp	r2, r3
4000614a:	d90a      	bls.n	40006162 <ddr3SpdSumInit+0x6e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:355
		pDimmSumInfo->errorCheckType = pDimmInfo->errorCheckType;
4000614c:	68fb      	ldr	r3, [r7, #12]
4000614e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
40006152:	68bb      	ldr	r3, [r7, #8]
40006154:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:356
		DEBUG_INIT_S("DDR3 Dimm Compare - ECC does not match. ECC is disabled \n");
40006158:	4b6f      	ldr	r3, [pc, #444]	; (40006318 <ddr3SpdSumInit+0x224>)
4000615a:	447b      	add	r3, pc
4000615c:	4618      	mov	r0, r3
4000615e:	f7fe fdd1 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:358
	}
	if (pDimmSumInfo->dataWidth != pDimmInfo->dataWidth) {
40006162:	68bb      	ldr	r3, [r7, #8]
40006164:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
40006168:	68fb      	ldr	r3, [r7, #12]
4000616a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
4000616e:	429a      	cmp	r2, r3
40006170:	d007      	beq.n	40006182 <ddr3SpdSumInit+0x8e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:359
		DEBUG_INIT_S("DDR3 Dimm Compare - DRAM bus width does not match - FAIL \n");
40006172:	4b6a      	ldr	r3, [pc, #424]	; (4000631c <ddr3SpdSumInit+0x228>)
40006174:	447b      	add	r3, pc
40006176:	4618      	mov	r0, r3
40006178:	f7fe fdc4 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:360
		return MV_FAIL;
4000617c:	f04f 0301 	mov.w	r3, #1
40006180:	e0c1      	b.n	40006306 <ddr3SpdSumInit+0x212>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:362
	}
	if (pDimmSumInfo->minCycleTime < pDimmInfo->minCycleTime)
40006182:	68bb      	ldr	r3, [r7, #8]
40006184:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
40006188:	68fb      	ldr	r3, [r7, #12]
4000618a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
4000618e:	429a      	cmp	r2, r3
40006190:	d205      	bcs.n	4000619e <ddr3SpdSumInit+0xaa>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:363
		pDimmSumInfo->minCycleTime = pDimmInfo->minCycleTime;
40006192:	68fb      	ldr	r3, [r7, #12]
40006194:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
40006198:	68bb      	ldr	r3, [r7, #8]
4000619a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:364
	if (pDimmSumInfo->refreshInterval < pDimmInfo->refreshInterval)
4000619e:	68bb      	ldr	r3, [r7, #8]
400061a0:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
400061a4:	68fb      	ldr	r3, [r7, #12]
400061a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
400061aa:	429a      	cmp	r2, r3
400061ac:	d205      	bcs.n	400061ba <ddr3SpdSumInit+0xc6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:365
		pDimmSumInfo->refreshInterval = pDimmInfo->refreshInterval;
400061ae:	68fb      	ldr	r3, [r7, #12]
400061b0:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
400061b4:	68bb      	ldr	r3, [r7, #8]
400061b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:366
	pDimmSumInfo->suportedCasLatencies &= pDimmInfo->suportedCasLatencies;
400061ba:	68bb      	ldr	r3, [r7, #8]
400061bc:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
400061c0:	68fb      	ldr	r3, [r7, #12]
400061c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
400061c6:	401a      	ands	r2, r3
400061c8:	68bb      	ldr	r3, [r7, #8]
400061ca:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:367
	if (pDimmSumInfo->minCasLatTime < pDimmInfo->minCasLatTime)
400061ce:	68bb      	ldr	r3, [r7, #8]
400061d0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
400061d4:	68fb      	ldr	r3, [r7, #12]
400061d6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
400061da:	429a      	cmp	r2, r3
400061dc:	d205      	bcs.n	400061ea <ddr3SpdSumInit+0xf6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:368
		pDimmSumInfo->minCasLatTime = pDimmInfo->minCasLatTime;
400061de:	68fb      	ldr	r3, [r7, #12]
400061e0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
400061e4:	68bb      	ldr	r3, [r7, #8]
400061e6:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:369
	if (pDimmSumInfo->minWriteRecoveryTime < pDimmInfo->minWriteRecoveryTime)
400061ea:	68bb      	ldr	r3, [r7, #8]
400061ec:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
400061f0:	68fb      	ldr	r3, [r7, #12]
400061f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
400061f6:	429a      	cmp	r2, r3
400061f8:	d205      	bcs.n	40006206 <ddr3SpdSumInit+0x112>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:370
		pDimmSumInfo->minWriteRecoveryTime = pDimmInfo->minWriteRecoveryTime;
400061fa:	68fb      	ldr	r3, [r7, #12]
400061fc:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
40006200:	68bb      	ldr	r3, [r7, #8]
40006202:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:371
	if (pDimmSumInfo->minRasToCasDelay < pDimmInfo->minRasToCasDelay)
40006206:	68bb      	ldr	r3, [r7, #8]
40006208:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
4000620c:	68fb      	ldr	r3, [r7, #12]
4000620e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
40006212:	429a      	cmp	r2, r3
40006214:	d205      	bcs.n	40006222 <ddr3SpdSumInit+0x12e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:372
		pDimmSumInfo->minRasToCasDelay = pDimmInfo->minRasToCasDelay;
40006216:	68fb      	ldr	r3, [r7, #12]
40006218:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
4000621c:	68bb      	ldr	r3, [r7, #8]
4000621e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:373
	if (pDimmSumInfo->minRowActiveToRowActive < pDimmInfo->minRowActiveToRowActive)
40006222:	68bb      	ldr	r3, [r7, #8]
40006224:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
40006228:	68fb      	ldr	r3, [r7, #12]
4000622a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
4000622e:	429a      	cmp	r2, r3
40006230:	d205      	bcs.n	4000623e <ddr3SpdSumInit+0x14a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:374
		pDimmSumInfo->minRowActiveToRowActive = pDimmInfo->minRowActiveToRowActive;
40006232:	68fb      	ldr	r3, [r7, #12]
40006234:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
40006238:	68bb      	ldr	r3, [r7, #8]
4000623a:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:375
	if (pDimmSumInfo->minRowPrechargeTime < pDimmInfo->minRowPrechargeTime)
4000623e:	68bb      	ldr	r3, [r7, #8]
40006240:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
40006244:	68fb      	ldr	r3, [r7, #12]
40006246:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
4000624a:	429a      	cmp	r2, r3
4000624c:	d205      	bcs.n	4000625a <ddr3SpdSumInit+0x166>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:376
		pDimmSumInfo->minRowPrechargeTime = pDimmInfo->minRowPrechargeTime;
4000624e:	68fb      	ldr	r3, [r7, #12]
40006250:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
40006254:	68bb      	ldr	r3, [r7, #8]
40006256:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:377
	if (pDimmSumInfo->minActiveToPrecharge < pDimmInfo->minActiveToPrecharge)
4000625a:	68bb      	ldr	r3, [r7, #8]
4000625c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
40006260:	68fb      	ldr	r3, [r7, #12]
40006262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
40006266:	429a      	cmp	r2, r3
40006268:	d205      	bcs.n	40006276 <ddr3SpdSumInit+0x182>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:378
		pDimmSumInfo->minActiveToPrecharge = pDimmInfo->minActiveToPrecharge;
4000626a:	68fb      	ldr	r3, [r7, #12]
4000626c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
40006270:	68bb      	ldr	r3, [r7, #8]
40006272:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:379
	if (pDimmSumInfo->minRefreshRecovery < pDimmInfo->minRefreshRecovery)
40006276:	68bb      	ldr	r3, [r7, #8]
40006278:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
4000627c:	68fb      	ldr	r3, [r7, #12]
4000627e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
40006282:	429a      	cmp	r2, r3
40006284:	d205      	bcs.n	40006292 <ddr3SpdSumInit+0x19e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:380
		pDimmSumInfo->minRefreshRecovery = pDimmInfo->minRefreshRecovery;
40006286:	68fb      	ldr	r3, [r7, #12]
40006288:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
4000628c:	68bb      	ldr	r3, [r7, #8]
4000628e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:381
	if (pDimmSumInfo->minWriteToReadCmdDelay < pDimmInfo->minWriteToReadCmdDelay)
40006292:	68bb      	ldr	r3, [r7, #8]
40006294:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
40006298:	68fb      	ldr	r3, [r7, #12]
4000629a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
4000629e:	429a      	cmp	r2, r3
400062a0:	d205      	bcs.n	400062ae <ddr3SpdSumInit+0x1ba>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:382
		pDimmSumInfo->minWriteToReadCmdDelay = pDimmInfo->minWriteToReadCmdDelay;
400062a2:	68fb      	ldr	r3, [r7, #12]
400062a4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400062a8:	68bb      	ldr	r3, [r7, #8]
400062aa:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:383
	if (pDimmSumInfo->minReadToPrechCmdDelay < pDimmInfo->minReadToPrechCmdDelay)
400062ae:	68bb      	ldr	r3, [r7, #8]
400062b0:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
400062b4:	68fb      	ldr	r3, [r7, #12]
400062b6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
400062ba:	429a      	cmp	r2, r3
400062bc:	d205      	bcs.n	400062ca <ddr3SpdSumInit+0x1d6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:384
		pDimmSumInfo->minReadToPrechCmdDelay = pDimmInfo->minReadToPrechCmdDelay;
400062be:	68fb      	ldr	r3, [r7, #12]
400062c0:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
400062c4:	68bb      	ldr	r3, [r7, #8]
400062c6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:385
	if (pDimmSumInfo->minFourActiveWinDelay < pDimmInfo->minFourActiveWinDelay)
400062ca:	68bb      	ldr	r3, [r7, #8]
400062cc:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
400062d0:	68fb      	ldr	r3, [r7, #12]
400062d2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
400062d6:	429a      	cmp	r2, r3
400062d8:	d205      	bcs.n	400062e6 <ddr3SpdSumInit+0x1f2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:386
		pDimmSumInfo->minFourActiveWinDelay = pDimmInfo->minFourActiveWinDelay;
400062da:	68fb      	ldr	r3, [r7, #12]
400062dc:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
400062e0:	68bb      	ldr	r3, [r7, #8]
400062e2:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:387
	if (pDimmSumInfo->minWriteToReadCmdDelay < pDimmInfo->minWriteToReadCmdDelay)
400062e6:	68bb      	ldr	r3, [r7, #8]
400062e8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400062ec:	68fb      	ldr	r3, [r7, #12]
400062ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
400062f2:	429a      	cmp	r2, r3
400062f4:	d205      	bcs.n	40006302 <ddr3SpdSumInit+0x20e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:388
		pDimmSumInfo->minWriteToReadCmdDelay = pDimmInfo->minWriteToReadCmdDelay;
400062f6:	68fb      	ldr	r3, [r7, #12]
400062f8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
400062fc:	68bb      	ldr	r3, [r7, #8]
400062fe:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:390

	return MV_OK;
40006302:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:391
}
40006306:	4618      	mov	r0, r3
40006308:	f107 0710 	add.w	r7, r7, #16
4000630c:	46bd      	mov	sp, r7
4000630e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40006312:	4770      	bx	lr
40006314:	00007782 	andeq	r7, r0, r2, lsl #15
40006318:	0000778e 	andeq	r7, r0, lr, lsl #15
4000631c:	000077b0 			; <UNDEFINED> instruction: 0x000077b0

40006320 <ddr3DunitSetup>:
ddr3DunitSetup():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:401
* Args:	 	uiEccEna - User ECC setup
* Notes:
* Returns:
*/
MV_STATUS ddr3DunitSetup(MV_U32 uiEccEna, MV_U32 uiHClkTime, MV_U32 *pUiDdrWidth)
{
40006320:	b590      	push	{r4, r7, lr}
40006322:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
40006326:	af02      	add	r7, sp, #8
40006328:	f107 030c 	add.w	r3, r7, #12
4000632c:	6018      	str	r0, [r3, #0]
4000632e:	f107 0308 	add.w	r3, r7, #8
40006332:	6019      	str	r1, [r3, #0]
40006334:	f107 0304 	add.w	r3, r7, #4
40006338:	601a      	str	r2, [r3, #0]
4000633a:	f8df 4ea0 	ldr.w	r4, [pc, #3744]	; 400071dc <ddr3DunitSetup+0xebc>
4000633e:	447c      	add	r4, pc
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:408
	MV_U32 uiDDRClkTime;
	MV_DIMM_INFO dimmInfo[2];
	MV_DIMM_INFO dimmSumInfo;
	MV_U32 uiStaticVal, uiSpdVal;
	MV_U32 uiCs, uiCL, uiCsNum, uiCsEna;
	MV_U32 uiDimmNum = 0;
40006340:	f04f 0300 	mov.w	r3, #0
40006344:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:411
#ifdef DUNIT_SPD
	MV_U32 uiDimmCount, uiCsCount, uiDimm;
	MV_U32 auiDimmAddr[2] = {0, 0};
40006348:	f107 0310 	add.w	r3, r7, #16
4000634c:	f04f 0200 	mov.w	r2, #0
40006350:	601a      	str	r2, [r3, #0]
40006352:	f107 0310 	add.w	r3, r7, #16
40006356:	f04f 0200 	mov.w	r2, #0
4000635a:	605a      	str	r2, [r3, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:418

#if defined(DB_88F6710) || defined(DB_88F6710_PCAC) || defined(RD_88F6710)
	/* Armada 370 - SPD is not available on DIMM */
	/* Set MC registers according to Static SPD values Values - must be set manually */
	/* We only have one optional DIMM for the DB and we already got the SPD matching values */
	ddr3SpdInit(&dimmInfo[0], 0);
4000635c:	f507 738c 	add.w	r3, r7, #280	; 0x118
40006360:	4618      	mov	r0, r3
40006362:	f04f 0100 	mov.w	r1, #0
40006366:	f7ff fcf5 	bl	40005d54 <ddr3SpdInit>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:419
	uiDimmNum = 1;
4000636a:	f04f 0301 	mov.w	r3, #1
4000636e:	f8c7 3320 	str.w	r3, [r7, #800]	; 0x320
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:421
	/* Use JP8 to enable multiCS support for Armada 370 DB */
	if(!ddr3CheckConfig(EEPROM_MODULE_ADDR, CONFIG_MULTI_CS))
40006372:	f04f 0021 	mov.w	r0, #33	; 0x21
40006376:	f04f 0101 	mov.w	r1, #1
4000637a:	f7fe f9a9 	bl	400046d0 <ddr3CheckConfig>
4000637e:	4603      	mov	r3, r0
40006380:	2b00      	cmp	r3, #0
40006382:	d105      	bne.n	40006390 <ddr3DunitSetup+0x70>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:422
		dimmInfo[0].numOfModuleRanks = 1;
40006384:	f507 738c 	add.w	r3, r7, #280	; 0x118
40006388:	f04f 0201 	mov.w	r2, #1
4000638c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:423
	ddr3SpdSumInit(&dimmInfo[0], &dimmSumInfo, 0);
40006390:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006394:	f107 0318 	add.w	r3, r7, #24
40006398:	4610      	mov	r0, r2
4000639a:	4619      	mov	r1, r3
4000639c:	f04f 0200 	mov.w	r2, #0
400063a0:	f7ff fea8 	bl	400060f4 <ddr3SpdSumInit>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:447
	}
#endif
#endif

	/* Set number of enabled CS */
	uiCsNum = 0;
400063a4:	f04f 0300 	mov.w	r3, #0
400063a8:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:452
#ifdef DUNIT_STATIC
	uiCsNum = ddr3GetCSNumFromReg();
#endif
#ifdef DUNIT_SPD
	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++)
400063ac:	f04f 0300 	mov.w	r3, #0
400063b0:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
400063b4:	e014      	b.n	400063e0 <ddr3DunitSetup+0xc0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:453
		uiCsNum += dimmInfo[uiDimm].numOfModuleRanks;
400063b6:	f507 728c 	add.w	r2, r7, #280	; 0x118
400063ba:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400063be:	ea4f 2303 	mov.w	r3, r3, lsl #8
400063c2:	18d3      	adds	r3, r2, r3
400063c4:	f103 0380 	add.w	r3, r3, #128	; 0x80
400063c8:	685b      	ldr	r3, [r3, #4]
400063ca:	f8d7 2334 	ldr.w	r2, [r7, #820]	; 0x334
400063ce:	18d3      	adds	r3, r2, r3
400063d0:	f8c7 3334 	str.w	r3, [r7, #820]	; 0x334
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:452
	uiCsNum = 0;
#ifdef DUNIT_STATIC
	uiCsNum = ddr3GetCSNumFromReg();
#endif
#ifdef DUNIT_SPD
	for (uiDimm = 0; uiDimm < uiDimmNum; uiDimm++)
400063d4:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400063d8:	f103 0301 	add.w	r3, r3, #1
400063dc:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
400063e0:	f8d7 2324 	ldr.w	r2, [r7, #804]	; 0x324
400063e4:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
400063e8:	429a      	cmp	r2, r3
400063ea:	d3e4      	bcc.n	400063b6 <ddr3DunitSetup+0x96>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:455
		uiCsNum += dimmInfo[uiDimm].numOfModuleRanks;
#endif
	if (uiCsNum > MAX_CS) {
400063ec:	f8d7 3334 	ldr.w	r3, [r7, #820]	; 0x334
400063f0:	2b04      	cmp	r3, #4
400063f2:	d915      	bls.n	40006420 <ddr3DunitSetup+0x100>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:456
		DEBUG_INIT_C("DDR3 Training Sequence - Number of CS exceed limit -  ", MAX_CS, 1);
400063f4:	f8df 3de8 	ldr.w	r3, [pc, #3560]	; 400071e0 <ddr3DunitSetup+0xec0>
400063f8:	447b      	add	r3, pc
400063fa:	4618      	mov	r0, r3
400063fc:	f7fe fc82 	bl	40004d04 <putstring>
40006400:	f04f 0004 	mov.w	r0, #4
40006404:	f04f 0101 	mov.w	r1, #1
40006408:	f7fe fc9c 	bl	40004d44 <putdata>
4000640c:	f8df 3dd4 	ldr.w	r3, [pc, #3540]	; 400071e4 <ddr3DunitSetup+0xec4>
40006410:	447b      	add	r3, pc
40006412:	4618      	mov	r0, r3
40006414:	f7fe fc76 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:457
		return MV_FAIL;
40006418:	f04f 0301 	mov.w	r3, #1
4000641c:	f001 b81d 	b.w	4000745a <ddr3DunitSetup+0x113a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:461
	}

	/* Set bitmap of enabled CS */
	uiCsEna = 0;
40006420:	f04f 0300 	mov.w	r3, #0
40006424:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:466
#ifdef DUNIT_STATIC
	uiCsEna = ddr3GetCSEnaFromReg();
#endif
#ifdef DUNIT_SPD
	uiDimm = 0;
40006428:	f04f 0300 	mov.w	r3, #0
4000642c:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:468

	if (uiDimmNum) {
40006430:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
40006434:	2b00      	cmp	r3, #0
40006436:	f000 8094 	beq.w	40006562 <ddr3DunitSetup+0x242>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:469
		for (uiCs = 0; uiCs < MAX_CS; uiCs+=2) {
4000643a:	f04f 0300 	mov.w	r3, #0
4000643e:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006442:	e087      	b.n	40006554 <ddr3DunitSetup+0x234>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:470
			if (((1 << uiCs) & DIMM_CS_BITMAP) && !(uiCsEna & (1 << uiCs))) {
40006444:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006448:	f04f 020f 	mov.w	r2, #15
4000644c:	fa42 f303 	asr.w	r3, r2, r3
40006450:	f003 0301 	and.w	r3, r3, #1
40006454:	b2db      	uxtb	r3, r3
40006456:	2b00      	cmp	r3, #0
40006458:	d076      	beq.n	40006548 <ddr3DunitSetup+0x228>
4000645a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000645e:	f04f 0201 	mov.w	r2, #1
40006462:	fa02 f303 	lsl.w	r3, r2, r3
40006466:	461a      	mov	r2, r3
40006468:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
4000646c:	4013      	ands	r3, r2
4000646e:	2b00      	cmp	r3, #0
40006470:	d16a      	bne.n	40006548 <ddr3DunitSetup+0x228>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:471
				if (dimmInfo[uiDimm].numOfModuleRanks == 1)
40006472:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006476:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
4000647a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000647e:	18d3      	adds	r3, r2, r3
40006480:	f103 0380 	add.w	r3, r3, #128	; 0x80
40006484:	685b      	ldr	r3, [r3, #4]
40006486:	2b01      	cmp	r3, #1
40006488:	d10b      	bne.n	400064a2 <ddr3DunitSetup+0x182>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:472
					uiCsEna |= (0x1 << uiCs);
4000648a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000648e:	f04f 0201 	mov.w	r2, #1
40006492:	fa02 f303 	lsl.w	r3, r2, r3
40006496:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
4000649a:	4313      	orrs	r3, r2
4000649c:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
400064a0:	e046      	b.n	40006530 <ddr3DunitSetup+0x210>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:473
				else if (dimmInfo[uiDimm].numOfModuleRanks == 2)
400064a2:	f507 728c 	add.w	r2, r7, #280	; 0x118
400064a6:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400064aa:	ea4f 2303 	mov.w	r3, r3, lsl #8
400064ae:	18d3      	adds	r3, r2, r3
400064b0:	f103 0380 	add.w	r3, r3, #128	; 0x80
400064b4:	685b      	ldr	r3, [r3, #4]
400064b6:	2b02      	cmp	r3, #2
400064b8:	d10b      	bne.n	400064d2 <ddr3DunitSetup+0x1b2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:474
					uiCsEna |= (0x3 << uiCs);
400064ba:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
400064be:	f04f 0203 	mov.w	r2, #3
400064c2:	fa02 f303 	lsl.w	r3, r2, r3
400064c6:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
400064ca:	4313      	orrs	r3, r2
400064cc:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
400064d0:	e02e      	b.n	40006530 <ddr3DunitSetup+0x210>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:475
				else if (dimmInfo[uiDimm].numOfModuleRanks == 3)
400064d2:	f507 728c 	add.w	r2, r7, #280	; 0x118
400064d6:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
400064da:	ea4f 2303 	mov.w	r3, r3, lsl #8
400064de:	18d3      	adds	r3, r2, r3
400064e0:	f103 0380 	add.w	r3, r3, #128	; 0x80
400064e4:	685b      	ldr	r3, [r3, #4]
400064e6:	2b03      	cmp	r3, #3
400064e8:	d10b      	bne.n	40006502 <ddr3DunitSetup+0x1e2>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:476
					uiCsEna |= (0x7 << uiCs);
400064ea:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
400064ee:	f04f 0207 	mov.w	r2, #7
400064f2:	fa02 f303 	lsl.w	r3, r2, r3
400064f6:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
400064fa:	4313      	orrs	r3, r2
400064fc:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
40006500:	e016      	b.n	40006530 <ddr3DunitSetup+0x210>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:477
				else if (dimmInfo[uiDimm].numOfModuleRanks == 4)
40006502:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006506:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
4000650a:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000650e:	18d3      	adds	r3, r2, r3
40006510:	f103 0380 	add.w	r3, r3, #128	; 0x80
40006514:	685b      	ldr	r3, [r3, #4]
40006516:	2b04      	cmp	r3, #4
40006518:	d10a      	bne.n	40006530 <ddr3DunitSetup+0x210>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:478
					uiCsEna |= (0xF << uiCs);
4000651a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000651e:	f04f 020f 	mov.w	r2, #15
40006522:	fa02 f303 	lsl.w	r3, r2, r3
40006526:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
4000652a:	4313      	orrs	r3, r2
4000652c:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:480

				uiDimm++;
40006530:	f8d7 3324 	ldr.w	r3, [r7, #804]	; 0x324
40006534:	f103 0301 	add.w	r3, r3, #1
40006538:	f8c7 3324 	str.w	r3, [r7, #804]	; 0x324
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:481
				if (uiDimm == uiDimmNum)
4000653c:	f8d7 2324 	ldr.w	r2, [r7, #804]	; 0x324
40006540:	f8d7 3320 	ldr.w	r3, [r7, #800]	; 0x320
40006544:	429a      	cmp	r2, r3
40006546:	d00b      	beq.n	40006560 <ddr3DunitSetup+0x240>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:469
#endif
#ifdef DUNIT_SPD
	uiDimm = 0;

	if (uiDimmNum) {
		for (uiCs = 0; uiCs < MAX_CS; uiCs+=2) {
40006548:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000654c:	f103 0302 	add.w	r3, r3, #2
40006550:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006554:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006558:	2b03      	cmp	r3, #3
4000655a:	f67f af73 	bls.w	40006444 <ddr3DunitSetup+0x124>
4000655e:	e000      	b.n	40006562 <ddr3DunitSetup+0x242>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:482
				else if (dimmInfo[uiDimm].numOfModuleRanks == 4)
					uiCsEna |= (0xF << uiCs);

				uiDimm++;
				if (uiDimm == uiDimmNum)
				break;
40006560:	bf00      	nop
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:487
			}
		}
	}
#endif
	if (uiCsEna > 0xF) {
40006562:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006566:	2b0f      	cmp	r3, #15
40006568:	d915      	bls.n	40006596 <ddr3DunitSetup+0x276>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:488
		DEBUG_INIT_C("DDR3 Training Sequence - Number of enabled CS exceed limit -  ", MAX_CS, 1);
4000656a:	f8df 3c7c 	ldr.w	r3, [pc, #3196]	; 400071e8 <ddr3DunitSetup+0xec8>
4000656e:	447b      	add	r3, pc
40006570:	4618      	mov	r0, r3
40006572:	f7fe fbc7 	bl	40004d04 <putstring>
40006576:	f04f 0004 	mov.w	r0, #4
4000657a:	f04f 0101 	mov.w	r1, #1
4000657e:	f7fe fbe1 	bl	40004d44 <putdata>
40006582:	f8df 3c68 	ldr.w	r3, [pc, #3176]	; 400071ec <ddr3DunitSetup+0xecc>
40006586:	447b      	add	r3, pc
40006588:	4618      	mov	r0, r3
4000658a:	f7fe fbbb 	bl	40004d04 <putstring>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:489
		return MV_FAIL;
4000658e:	f04f 0301 	mov.w	r3, #1
40006592:	f000 bf62 	b.w	4000745a <ddr3DunitSetup+0x113a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:495
	}
	
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - Number of CS = ", uiCsNum, 1);

/* Check Ratio - '1' - 2:1, '0' - 1:1 */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1 << REG_DDR_IO_CLK_RATIO_OFFS))
40006596:	f241 5024 	movw	r0, #5412	; 0x1524
4000659a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000659e:	f7ff fbbf 	bl	40005d20 <MV_MEMIO_LE32_READ>
400065a2:	4603      	mov	r3, r0
400065a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
400065a8:	2b00      	cmp	r3, #0
400065aa:	d007      	beq.n	400065bc <ddr3DunitSetup+0x29c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:496
		uiDDRClkTime = uiHClkTime / 2;
400065ac:	f107 0308 	add.w	r3, r7, #8
400065b0:	681b      	ldr	r3, [r3, #0]
400065b2:	ea4f 0353 	mov.w	r3, r3, lsr #1
400065b6:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
400065ba:	e004      	b.n	400065c6 <ddr3DunitSetup+0x2a6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:498
	else
		uiDDRClkTime = uiHClkTime;
400065bc:	f107 0308 	add.w	r3, r7, #8
400065c0:	681b      	ldr	r3, [r3, #0]
400065c2:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:507
	uiReg = (MV_REG_READ(REG_DDR3_MR0_ADDR) >> 2);
	uiReg = ((((uiReg >> 1) & 0xE)) | (uiReg & 0x1)) & 0xF;

	uiCL = ddr3GetMaxValue(ddr3DivFunc(dimmSumInfo.minCasLatTime, uiDDRClkTime, 0), uiDimmNum, ddr3ValidCLtoCL(uiReg));
#else
	uiCL = ddr3DivFunc(dimmSumInfo.minCasLatTime, uiDDRClkTime, 0);
400065c6:	f107 0318 	add.w	r3, r7, #24
400065ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
400065ce:	4618      	mov	r0, r3
400065d0:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
400065d4:	f04f 0200 	mov.w	r2, #0
400065d8:	f000 ff46 	bl	40007468 <ddr3DivFunc>
400065dc:	f8c7 0338 	str.w	r0, [r7, #824]	; 0x338
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:509
#endif
	if (uiCL < 5)
400065e0:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400065e4:	2b04      	cmp	r3, #4
400065e6:	d803      	bhi.n	400065f0 <ddr3DunitSetup+0x2d0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:510
		uiCL = 5;
400065e8:	f04f 0305 	mov.w	r3, #5
400065ec:	f8c7 3338 	str.w	r3, [r7, #824]	; 0x338
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:515
	
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - Cas Latency = ", uiCL, 1);

/* {0x00001400} -	DDR SDRAM Configuration Register */
	uiReg = 0x73004000;
400065f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
400065f4:	f2c7 3300 	movt	r3, #29440	; 0x7300
400065f8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:516
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_CONFIG_ADDR, REG_SDRAM_CONFIG_ECC_OFFS, 0x1, 0, 0);
400065fc:	f04f 0300 	mov.w	r3, #0
40006600:	9300      	str	r3, [sp, #0]
40006602:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40006606:	f04f 0112 	mov.w	r1, #18
4000660a:	f04f 0201 	mov.w	r2, #1
4000660e:	f04f 0300 	mov.w	r3, #0
40006612:	f7fd ffeb 	bl	400045ec <ddr3GetStaticMCValue>
40006616:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:517
	if (uiEccEna && ddr3GetMinValue(dimmSumInfo.errorCheckType, uiDimmNum, uiStaticVal)) {
4000661a:	f107 030c 	add.w	r3, r7, #12
4000661e:	681b      	ldr	r3, [r3, #0]
40006620:	2b00      	cmp	r3, #0
40006622:	d019      	beq.n	40006658 <ddr3DunitSetup+0x338>
40006624:	f107 0318 	add.w	r3, r7, #24
40006628:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
4000662c:	4618      	mov	r0, r3
4000662e:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
40006632:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
40006636:	f000 ff49 	bl	400074cc <ddr3GetMinValue>
4000663a:	4603      	mov	r3, r0
4000663c:	2b00      	cmp	r3, #0
4000663e:	d00b      	beq.n	40006658 <ddr3DunitSetup+0x338>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:518
		uiReg |= (1 << REG_SDRAM_CONFIG_ECC_OFFS);
40006640:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40006644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
40006648:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:519
		uiReg |= (1 << REG_SDRAM_CONFIG_IERR_OFFS);
4000664c:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40006650:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
40006654:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:524
		DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - ECC Enabled \n");
	} else
		DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - ECC Disabled \n");
	
	if (dimmSumInfo.dimmTypeInfo == SPD_MODULE_TYPE_RDIMM) {
40006658:	f107 0318 	add.w	r3, r7, #24
4000665c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
40006660:	2b01      	cmp	r3, #1
40006662:	d105      	bne.n	40006670 <ddr3DunitSetup+0x350>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:529
#ifdef DUNIT_STATIC
		DEBUG_INIT_S("DDR3 Training Sequence - FAIL - Illegal R-DIMM setup \n");
		return MV_FAIL;
#endif
		uiReg |= (1 << REG_SDRAM_CONFIG_REGDIMM_OFFS);
40006664:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
40006668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
4000666c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:549
	}
#else
	DEBUG_INIT_FULL_S("DDR3 - DUNIT-SET - Datawidth - 16Bits \n");
#endif
	
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_CONFIG_ADDR, 0, REG_SDRAM_CONFIG_RFRS_MASK, 0, 0);
40006670:	f04f 0300 	mov.w	r3, #0
40006674:	9300      	str	r3, [sp, #0]
40006676:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000667a:	f04f 0100 	mov.w	r1, #0
4000667e:	f643 72ff 	movw	r2, #16383	; 0x3fff
40006682:	f04f 0300 	mov.w	r3, #0
40006686:	f7fd ffb1 	bl	400045ec <ddr3GetStaticMCValue>
4000668a:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:550
	uiTemp = ddr3GetMaxValue(dimmSumInfo.refreshInterval/uiHClkTime, uiDimmNum, uiStaticVal);
4000668e:	f107 0318 	add.w	r3, r7, #24
40006692:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
40006696:	f107 0308 	add.w	r3, r7, #8
4000669a:	4610      	mov	r0, r2
4000669c:	6819      	ldr	r1, [r3, #0]
4000669e:	f000 ef24 	blx	400074e8 <__aeabi_uidiv>
400066a2:	4603      	mov	r3, r0
400066a4:	4618      	mov	r0, r3
400066a6:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
400066aa:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
400066ae:	f000 feff 	bl	400074b0 <ddr3GetMaxValue>
400066b2:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:552
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - RefreshInterval/Hclk = ", uiTemp, 4);
	uiReg |= uiTemp;
400066b6:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400066ba:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
400066be:	4313      	orrs	r3, r2
400066c0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:554

	if (uiCL != 3)
400066c4:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400066c8:	2b03      	cmp	r3, #3
400066ca:	d005      	beq.n	400066d8 <ddr3DunitSetup+0x3b8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:555
		uiReg |= (1<<16);	/*  If 2:1 need to set P2DWr */
400066cc:	f8d7 334c 	ldr.w	r3, [r7, #844]	; 0x34c
400066d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
400066d4:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:557

	MV_REG_WRITE(REG_SDRAM_CONFIG_ADDR, uiReg);
400066d8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400066dc:	f2cd 0300 	movt	r3, #53248	; 0xd000
400066e0:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400066e4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:560

/*{0x00001404}	-	DDR SDRAM Configuration Register */
	uiReg = 0x3630B800;
400066e6:	f44f 4338 	mov.w	r3, #47104	; 0xb800
400066ea:	f2c3 6330 	movt	r3, #13872	; 0x3630
400066ee:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:564
#ifdef DUNIT_SPD
	uiReg |= (DRAM_2T << REG_DUNIT_CTRL_LOW_2T_OFFS);
#endif
	MV_REG_WRITE(REG_DUNIT_CTRL_LOW_ADDR, uiReg);
400066f2:	f241 4304 	movw	r3, #5124	; 0x1404
400066f6:	f2cd 0300 	movt	r3, #53248	; 0xd000
400066fa:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400066fe:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:567

/*{0x00001408}	- 	DDR SDRAM Timing (Low) Register */
	uiReg = 0x0;
40006700:	f04f 0300 	mov.w	r3, #0
40006704:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:570

	/*tRAS - (0:3,20) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minActiveToPrecharge, uiDDRClkTime, 1);
40006708:	f107 0318 	add.w	r3, r7, #24
4000670c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
40006710:	4618      	mov	r0, r3
40006712:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
40006716:	f04f 0201 	mov.w	r2, #1
4000671a:	f000 fea5 	bl	40007468 <ddr3DivFunc>
4000671e:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:571
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 0, 0xF, 16, 0x10);
40006722:	f04f 0310 	mov.w	r3, #16
40006726:	9300      	str	r3, [sp, #0]
40006728:	f241 4008 	movw	r0, #5128	; 0x1408
4000672c:	f04f 0100 	mov.w	r1, #0
40006730:	f04f 020f 	mov.w	r2, #15
40006734:	f04f 0310 	mov.w	r3, #16
40006738:	f7fd ff58 	bl	400045ec <ddr3GetStaticMCValue>
4000673c:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:572
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40006740:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
40006744:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
40006748:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
4000674c:	f000 feb0 	bl	400074b0 <ddr3GetMaxValue>
40006750:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:574
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRAS-1 = ", uiTemp, 1);
	uiReg |= (uiTemp & 0xF);
40006754:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
40006758:	f003 030f 	and.w	r3, r3, #15
4000675c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006760:	4313      	orrs	r3, r2
40006762:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:575
	uiReg |= ((uiTemp & 0x10) << 16); /* to bit 20 */
40006766:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
4000676a:	f003 0310 	and.w	r3, r3, #16
4000676e:	ea4f 4303 	mov.w	r3, r3, lsl #16
40006772:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006776:	4313      	orrs	r3, r2
40006778:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:578

	/*tRCD - (4:7) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRasToCasDelay, uiDDRClkTime, 1);
4000677c:	f107 0318 	add.w	r3, r7, #24
40006780:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
40006784:	4618      	mov	r0, r3
40006786:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
4000678a:	f04f 0201 	mov.w	r2, #1
4000678e:	f000 fe6b 	bl	40007468 <ddr3DivFunc>
40006792:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:579
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 4, 0xF, 0, 0);
40006796:	f04f 0300 	mov.w	r3, #0
4000679a:	9300      	str	r3, [sp, #0]
4000679c:	f241 4008 	movw	r0, #5128	; 0x1408
400067a0:	f04f 0104 	mov.w	r1, #4
400067a4:	f04f 020f 	mov.w	r2, #15
400067a8:	f04f 0300 	mov.w	r3, #0
400067ac:	f7fd ff1e 	bl	400045ec <ddr3GetStaticMCValue>
400067b0:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:580
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
400067b4:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
400067b8:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
400067bc:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
400067c0:	f000 fe76 	bl	400074b0 <ddr3GetMaxValue>
400067c4:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:582
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRCD-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 4);
400067c8:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
400067cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
400067d0:	b2db      	uxtb	r3, r3
400067d2:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400067d6:	4313      	orrs	r3, r2
400067d8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:585

	/*tRP - (8:11) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRowPrechargeTime, uiDDRClkTime, 1);
400067dc:	f107 0318 	add.w	r3, r7, #24
400067e0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
400067e4:	4618      	mov	r0, r3
400067e6:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
400067ea:	f04f 0201 	mov.w	r2, #1
400067ee:	f000 fe3b 	bl	40007468 <ddr3DivFunc>
400067f2:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:586
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 8, 0xF, 0, 0);
400067f6:	f04f 0300 	mov.w	r3, #0
400067fa:	9300      	str	r3, [sp, #0]
400067fc:	f241 4008 	movw	r0, #5128	; 0x1408
40006800:	f04f 0108 	mov.w	r1, #8
40006804:	f04f 020f 	mov.w	r2, #15
40006808:	f04f 0300 	mov.w	r3, #0
4000680c:	f7fd feee 	bl	400045ec <ddr3GetStaticMCValue>
40006810:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:587
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40006814:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
40006818:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
4000681c:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
40006820:	f000 fe46 	bl	400074b0 <ddr3GetMaxValue>
40006824:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:589
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRP-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 8);
40006828:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
4000682c:	f003 030f 	and.w	r3, r3, #15
40006830:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006834:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006838:	4313      	orrs	r3, r2
4000683a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:592

	/*tWR - (12:15) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minWriteRecoveryTime, uiDDRClkTime, 1);
4000683e:	f107 0318 	add.w	r3, r7, #24
40006842:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
40006846:	4618      	mov	r0, r3
40006848:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
4000684c:	f04f 0201 	mov.w	r2, #1
40006850:	f000 fe0a 	bl	40007468 <ddr3DivFunc>
40006854:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:593
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 12, 0xF, 0, 0);
40006858:	f04f 0300 	mov.w	r3, #0
4000685c:	9300      	str	r3, [sp, #0]
4000685e:	f241 4008 	movw	r0, #5128	; 0x1408
40006862:	f04f 010c 	mov.w	r1, #12
40006866:	f04f 020f 	mov.w	r2, #15
4000686a:	f04f 0300 	mov.w	r3, #0
4000686e:	f7fd febd 	bl	400045ec <ddr3GetStaticMCValue>
40006872:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:594
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40006876:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
4000687a:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
4000687e:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
40006882:	f000 fe15 	bl	400074b0 <ddr3GetMaxValue>
40006886:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:596
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tWR-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 12);
4000688a:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
4000688e:	ea4f 3303 	mov.w	r3, r3, lsl #12
40006892:	ea4f 4303 	mov.w	r3, r3, lsl #16
40006896:	ea4f 4313 	mov.w	r3, r3, lsr #16
4000689a:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
4000689e:	4313      	orrs	r3, r2
400068a0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:599

	/*tWTR - (16:19) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minWriteToReadCmdDelay, uiDDRClkTime, 1);
400068a4:	f107 0318 	add.w	r3, r7, #24
400068a8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
400068ac:	4618      	mov	r0, r3
400068ae:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
400068b2:	f04f 0201 	mov.w	r2, #1
400068b6:	f000 fdd7 	bl	40007468 <ddr3DivFunc>
400068ba:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:600
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 16, 0xF, 0, 0);
400068be:	f04f 0300 	mov.w	r3, #0
400068c2:	9300      	str	r3, [sp, #0]
400068c4:	f241 4008 	movw	r0, #5128	; 0x1408
400068c8:	f04f 0110 	mov.w	r1, #16
400068cc:	f04f 020f 	mov.w	r2, #15
400068d0:	f04f 0300 	mov.w	r3, #0
400068d4:	f7fd fe8a 	bl	400045ec <ddr3GetStaticMCValue>
400068d8:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:601
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
400068dc:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
400068e0:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
400068e4:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
400068e8:	f000 fde2 	bl	400074b0 <ddr3GetMaxValue>
400068ec:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:603
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tWTR-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 16);
400068f0:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
400068f4:	f003 030f 	and.w	r3, r3, #15
400068f8:	ea4f 4303 	mov.w	r3, r3, lsl #16
400068fc:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006900:	4313      	orrs	r3, r2
40006902:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:606

	/*tRRD - (24:27) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRowActiveToRowActive, uiDDRClkTime, 1);
40006906:	f107 0318 	add.w	r3, r7, #24
4000690a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
4000690e:	4618      	mov	r0, r3
40006910:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
40006914:	f04f 0201 	mov.w	r2, #1
40006918:	f000 fda6 	bl	40007468 <ddr3DivFunc>
4000691c:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:607
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 24, 0xF, 0, 0);
40006920:	f04f 0300 	mov.w	r3, #0
40006924:	9300      	str	r3, [sp, #0]
40006926:	f241 4008 	movw	r0, #5128	; 0x1408
4000692a:	f04f 0118 	mov.w	r1, #24
4000692e:	f04f 020f 	mov.w	r2, #15
40006932:	f04f 0300 	mov.w	r3, #0
40006936:	f7fd fe59 	bl	400045ec <ddr3GetStaticMCValue>
4000693a:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:608
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
4000693e:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
40006942:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
40006946:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
4000694a:	f000 fdb1 	bl	400074b0 <ddr3GetMaxValue>
4000694e:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:610
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRRD-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 24);
40006952:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
40006956:	f003 030f 	and.w	r3, r3, #15
4000695a:	ea4f 6303 	mov.w	r3, r3, lsl #24
4000695e:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006962:	4313      	orrs	r3, r2
40006964:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:613

	/*tRTP - (28:31) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minReadToPrechCmdDelay, uiDDRClkTime, 1);
40006968:	f107 0318 	add.w	r3, r7, #24
4000696c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
40006970:	4618      	mov	r0, r3
40006972:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
40006976:	f04f 0201 	mov.w	r2, #1
4000697a:	f000 fd75 	bl	40007468 <ddr3DivFunc>
4000697e:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:614
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_LOW_ADDR, 28, 0xF, 0, 0);
40006982:	f04f 0300 	mov.w	r3, #0
40006986:	9300      	str	r3, [sp, #0]
40006988:	f241 4008 	movw	r0, #5128	; 0x1408
4000698c:	f04f 011c 	mov.w	r1, #28
40006990:	f04f 020f 	mov.w	r2, #15
40006994:	f04f 0300 	mov.w	r3, #0
40006998:	f7fd fe28 	bl	400045ec <ddr3GetStaticMCValue>
4000699c:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:615
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
400069a0:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
400069a4:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
400069a8:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
400069ac:	f000 fd80 	bl	400074b0 <ddr3GetMaxValue>
400069b0:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:617
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRTP-1 = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0xF) << 28);
400069b4:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
400069b8:	ea4f 7303 	mov.w	r3, r3, lsl #28
400069bc:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400069c0:	4313      	orrs	r3, r2
400069c2:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:619

	if (uiCL < 7)
400069c6:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400069ca:	2b06      	cmp	r3, #6
400069cc:	d805      	bhi.n	400069da <ddr3DunitSetup+0x6ba>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:620
		uiReg = 0x33137663;
400069ce:	f247 6363 	movw	r3, #30307	; 0x7663
400069d2:	f2c3 3313 	movt	r3, #13075	; 0x3313
400069d6:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:622
		
	MV_REG_WRITE(REG_SDRAM_TIMING_LOW_ADDR, uiReg);
400069da:	f241 4308 	movw	r3, #5128	; 0x1408
400069de:	f2cd 0300 	movt	r3, #53248	; 0xd000
400069e2:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400069e6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:627

/*{0x0000140C}	-	DDR SDRAM Timing (High) Register */
/*	uiReg = 0x38000C00; */
	/* Add cycles to R2R W2W */
	uiReg = 0x39F8FF80;
400069e8:	f64f 7380 	movw	r3, #65408	; 0xff80
400069ec:	f6c3 13f8 	movt	r3, #14840	; 0x39f8
400069f0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:630

	/* tRFC - (0:6,16:18) */
	uiSpdVal = ddr3DivFunc(dimmSumInfo.minRefreshRecovery, uiDDRClkTime, 1);
400069f4:	f107 0318 	add.w	r3, r7, #24
400069f8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
400069fc:	4618      	mov	r0, r3
400069fe:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
40006a02:	f04f 0201 	mov.w	r2, #1
40006a06:	f000 fd2f 	bl	40007468 <ddr3DivFunc>
40006a0a:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:631
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_TIMING_HIGH_ADDR, 0, 0x7F, 9, 0x380);
40006a0e:	f44f 7360 	mov.w	r3, #896	; 0x380
40006a12:	9300      	str	r3, [sp, #0]
40006a14:	f241 400c 	movw	r0, #5132	; 0x140c
40006a18:	f04f 0100 	mov.w	r1, #0
40006a1c:	f04f 027f 	mov.w	r2, #127	; 0x7f
40006a20:	f04f 0309 	mov.w	r3, #9
40006a24:	f7fd fde2 	bl	400045ec <ddr3GetStaticMCValue>
40006a28:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:632
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40006a2c:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
40006a30:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
40006a34:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
40006a38:	f000 fd3a 	bl	400074b0 <ddr3GetMaxValue>
40006a3c:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:634
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tRFC-1 = ", uiTemp, 1);
	uiReg |= (uiTemp & 0x7F);
40006a40:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
40006a44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40006a48:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006a4c:	4313      	orrs	r3, r2
40006a4e:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:635
	uiReg |= ((uiTemp & 0x380) << 9); /* to bit 16 */
40006a52:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
40006a56:	f403 7360 	and.w	r3, r3, #896	; 0x380
40006a5a:	ea4f 2343 	mov.w	r3, r3, lsl #9
40006a5e:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006a62:	4313      	orrs	r3, r2
40006a64:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:637

	MV_REG_WRITE(REG_SDRAM_TIMING_HIGH_ADDR, uiReg);
40006a68:	f241 430c 	movw	r3, #5132	; 0x140c
40006a6c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006a70:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006a74:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:640

/*{0x00001410}	-	DDR SDRAM Address Control Register */
	uiReg = 0x000F0000;
40006a76:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
40006a7a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:651
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_ADDRESS_CTRL_ADDR, 24, 0x3F, 0, 0);
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tFAW = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0x3F) << 24);
#else
	uiTemp = dimmSumInfo.minFourActiveWinDelay - 4*(dimmSumInfo.minRowActiveToRowActive);
40006a7e:	f107 0318 	add.w	r3, r7, #24
40006a82:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
40006a86:	f107 0318 	add.w	r3, r7, #24
40006a8a:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
40006a8e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006a92:	1ad3      	subs	r3, r2, r3
40006a94:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:652
	uiSpdVal = ddr3DivFunc(uiTemp, uiDDRClkTime, 0);
40006a98:	f8d7 0348 	ldr.w	r0, [r7, #840]	; 0x348
40006a9c:	f8d7 1340 	ldr.w	r1, [r7, #832]	; 0x340
40006aa0:	f04f 0200 	mov.w	r2, #0
40006aa4:	f000 fce0 	bl	40007468 <ddr3DivFunc>
40006aa8:	f8c7 0318 	str.w	r0, [r7, #792]	; 0x318
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:653
	uiStaticVal = ddr3GetStaticMCValue(REG_SDRAM_ADDRESS_CTRL_ADDR, 24, 0x1F, 0, 0);
40006aac:	f04f 0300 	mov.w	r3, #0
40006ab0:	9300      	str	r3, [sp, #0]
40006ab2:	f241 4010 	movw	r0, #5136	; 0x1410
40006ab6:	f04f 0118 	mov.w	r1, #24
40006aba:	f04f 021f 	mov.w	r2, #31
40006abe:	f04f 0300 	mov.w	r3, #0
40006ac2:	f7fd fd93 	bl	400045ec <ddr3GetStaticMCValue>
40006ac6:	f8c7 031c 	str.w	r0, [r7, #796]	; 0x31c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:654
	uiTemp = ddr3GetMaxValue(uiSpdVal, uiDimmNum, uiStaticVal);
40006aca:	f8d7 0318 	ldr.w	r0, [r7, #792]	; 0x318
40006ace:	f8d7 1320 	ldr.w	r1, [r7, #800]	; 0x320
40006ad2:	f8d7 231c 	ldr.w	r2, [r7, #796]	; 0x31c
40006ad6:	f000 fceb 	bl	400074b0 <ddr3GetMaxValue>
40006ada:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:656
	DEBUG_INIT_FULL_C("DDR3 - DUNIT-SET - tFAW-4*tRRD = ", uiTemp, 1);
	uiReg |= ((uiTemp & 0x1F) << 24);
40006ade:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
40006ae2:	f003 031f 	and.w	r3, r3, #31
40006ae6:	ea4f 6303 	mov.w	r3, r3, lsl #24
40006aea:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006aee:	4313      	orrs	r3, r2
40006af0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:664
	/* SDRAM device capacity */
#ifdef DUNIT_STATIC
	uiReg |= (MV_REG_READ(REG_SDRAM_ADDRESS_CTRL_ADDR) & 0xF0FFFF);
#endif
#ifdef DUNIT_SPD
	uiCsCount = 0;
40006af4:	f04f 0300 	mov.w	r3, #0
40006af8:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:665
	uiDimmCount = 0;
40006afc:	f04f 0300 	mov.w	r3, #0
40006b00:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:666
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006b04:	f04f 0300 	mov.w	r3, #0
40006b08:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006b0c:	e093      	b.n	40006c36 <ddr3DunitSetup+0x916>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:667
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
40006b0e:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006b12:	f04f 0201 	mov.w	r2, #1
40006b16:	fa02 f303 	lsl.w	r3, r2, r3
40006b1a:	461a      	mov	r2, r3
40006b1c:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006b20:	4013      	ands	r3, r2
40006b22:	f003 030f 	and.w	r3, r3, #15
40006b26:	2b00      	cmp	r3, #0
40006b28:	d07f      	beq.n	40006c2a <ddr3DunitSetup+0x90a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:668
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40006b2a:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006b2e:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006b32:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006b36:	18d3      	adds	r3, r2, r3
40006b38:	f103 0380 	add.w	r3, r3, #128	; 0x80
40006b3c:	685a      	ldr	r2, [r3, #4]
40006b3e:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40006b42:	429a      	cmp	r2, r3
40006b44:	d109      	bne.n	40006b5a <ddr3DunitSetup+0x83a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:669
				uiDimmCount++;
40006b46:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006b4a:	f103 0301 	add.w	r3, r3, #1
40006b4e:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:670
				uiCsCount = 0;
40006b52:	f04f 0300 	mov.w	r3, #0
40006b56:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:672
			}
			uiCsCount++;
40006b5a:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40006b5e:	f103 0301 	add.w	r3, r3, #1
40006b62:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:673
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
40006b66:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006b6a:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006b6e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006b72:	18d3      	adds	r3, r2, r3
40006b74:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40006b78:	681b      	ldr	r3, [r3, #0]
40006b7a:	2b02      	cmp	r3, #2
40006b7c:	d819      	bhi.n	40006bb2 <ddr3DunitSetup+0x892>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:674
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
40006b7e:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006b82:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006b86:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006b8a:	18d3      	adds	r3, r2, r3
40006b8c:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40006b90:	681b      	ldr	r3, [r3, #0]
40006b92:	f103 0201 	add.w	r2, r3, #1
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:675
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
40006b96:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006b9a:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006b9e:	f103 0302 	add.w	r3, r3, #2
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:674
				uiDimmCount++;
				uiCsCount = 0;
			}
			uiCsCount++;
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
40006ba2:	fa02 f303 	lsl.w	r3, r2, r3
40006ba6:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006baa:	4313      	orrs	r3, r2
40006bac:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
40006bb0:	e03b      	b.n	40006c2a <ddr3DunitSetup+0x90a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:676
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
			} else if (dimmInfo[uiDimmCount].sdramCapacity > 0x3) {
40006bb2:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006bb6:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006bba:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006bbe:	18d3      	adds	r3, r2, r3
40006bc0:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40006bc4:	681b      	ldr	r3, [r3, #0]
40006bc6:	2b03      	cmp	r3, #3
40006bc8:	d92f      	bls.n	40006c2a <ddr3DunitSetup+0x90a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:677
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x3) << 
40006bca:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006bce:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006bd2:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006bd6:	18d3      	adds	r3, r2, r3
40006bd8:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40006bdc:	681b      	ldr	r3, [r3, #0]
40006bde:	f003 0203 	and.w	r2, r3, #3
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:678
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
40006be2:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006be6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006bea:	f103 0302 	add.w	r3, r3, #2
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:677
			uiCsCount++;
			if (dimmInfo[uiDimmCount].sdramCapacity < 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity + 1) << 
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
			} else if (dimmInfo[uiDimmCount].sdramCapacity > 0x3) {
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x3) << 
40006bee:	fa02 f303 	lsl.w	r3, r2, r3
40006bf2:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006bf6:	4313      	orrs	r3, r2
40006bf8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:679
					(REG_SDRAM_ADDRESS_SIZE_OFFS + (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs)));
				uiReg |= ((dimmInfo[uiDimmCount].sdramCapacity & 0x4) << (REG_SDRAM_ADDRESS_SIZE_HIGH_OFFS + uiCs));
40006bfc:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006c00:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006c04:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006c08:	18d3      	adds	r3, r2, r3
40006c0a:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
40006c0e:	681b      	ldr	r3, [r3, #0]
40006c10:	f003 0204 	and.w	r2, r3, #4
40006c14:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006c18:	f103 0312 	add.w	r3, r3, #18
40006c1c:	fa02 f303 	lsl.w	r3, r2, r3
40006c20:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006c24:	4313      	orrs	r3, r2
40006c26:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:666
	uiReg |= (MV_REG_READ(REG_SDRAM_ADDRESS_CTRL_ADDR) & 0xF0FFFF);
#endif
#ifdef DUNIT_SPD
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006c2a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006c2e:	f103 0301 	add.w	r3, r3, #1
40006c32:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006c36:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006c3a:	2b03      	cmp	r3, #3
40006c3c:	f67f af67 	bls.w	40006b0e <ddr3DunitSetup+0x7ee>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:685
			}
		}
	}

	/* SDRAM device structure */
	uiCsCount = 0;
40006c40:	f04f 0300 	mov.w	r3, #0
40006c44:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:686
	uiDimmCount = 0;
40006c48:	f04f 0300 	mov.w	r3, #0
40006c4c:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:687
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006c50:	f04f 0300 	mov.w	r3, #0
40006c54:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006c58:	e04a      	b.n	40006cf0 <ddr3DunitSetup+0x9d0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:688
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
40006c5a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006c5e:	f04f 0201 	mov.w	r2, #1
40006c62:	fa02 f303 	lsl.w	r3, r2, r3
40006c66:	461a      	mov	r2, r3
40006c68:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006c6c:	4013      	ands	r3, r2
40006c6e:	f003 030f 	and.w	r3, r3, #15
40006c72:	2b00      	cmp	r3, #0
40006c74:	d036      	beq.n	40006ce4 <ddr3DunitSetup+0x9c4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:689
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40006c76:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006c7a:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006c7e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006c82:	18d3      	adds	r3, r2, r3
40006c84:	f103 0380 	add.w	r3, r3, #128	; 0x80
40006c88:	685a      	ldr	r2, [r3, #4]
40006c8a:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40006c8e:	429a      	cmp	r2, r3
40006c90:	d109      	bne.n	40006ca6 <ddr3DunitSetup+0x986>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:690
				uiDimmCount++;
40006c92:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006c96:	f103 0301 	add.w	r3, r3, #1
40006c9a:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:691
				uiCsCount = 0;
40006c9e:	f04f 0300 	mov.w	r3, #0
40006ca2:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:693
			}
			uiCsCount++;
40006ca6:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40006caa:	f103 0301 	add.w	r3, r3, #1
40006cae:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:694
			if (dimmInfo[uiDimmCount].sdramWidth == 16)
40006cb2:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006cb6:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006cba:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006cbe:	18d3      	adds	r3, r2, r3
40006cc0:	f103 0398 	add.w	r3, r3, #152	; 0x98
40006cc4:	681b      	ldr	r3, [r3, #0]
40006cc6:	2b10      	cmp	r3, #16
40006cc8:	d10c      	bne.n	40006ce4 <ddr3DunitSetup+0x9c4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:695
			uiReg |= (1 << (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs));
40006cca:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006cce:	ea4f 0383 	mov.w	r3, r3, lsl #2
40006cd2:	f04f 0201 	mov.w	r2, #1
40006cd6:	fa02 f303 	lsl.w	r3, r2, r3
40006cda:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006cde:	4313      	orrs	r3, r2
40006ce0:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:687
	}

	/* SDRAM device structure */
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006ce4:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006ce8:	f103 0301 	add.w	r3, r3, #1
40006cec:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006cf0:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006cf4:	2b03      	cmp	r3, #3
40006cf6:	d9b0      	bls.n	40006c5a <ddr3DunitSetup+0x93a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:699
			if (dimmInfo[uiDimmCount].sdramWidth == 16)
			uiReg |= (1 << (REG_SDRAM_ADDRESS_CTRL_STRUCT_OFFS * uiCs));
		}
	}
#endif
	MV_REG_WRITE(REG_SDRAM_ADDRESS_CTRL_ADDR, uiReg);
40006cf8:	f241 4310 	movw	r3, #5136	; 0x1410
40006cfc:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006d00:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006d04:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:702

/*{0x00001418}	-	DDR SDRAM Operation Register */
	uiReg = 0xF00;
40006d06:	f44f 6370 	mov.w	r3, #3840	; 0xf00
40006d0a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:703
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006d0e:	f04f 0300 	mov.w	r3, #0
40006d12:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006d16:	e020      	b.n	40006d5a <ddr3DunitSetup+0xa3a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:704
		if (uiCsEna & (1<<uiCs))
40006d18:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006d1c:	f04f 0201 	mov.w	r2, #1
40006d20:	fa02 f303 	lsl.w	r3, r2, r3
40006d24:	461a      	mov	r2, r3
40006d26:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006d2a:	4013      	ands	r3, r2
40006d2c:	2b00      	cmp	r3, #0
40006d2e:	d00e      	beq.n	40006d4e <ddr3DunitSetup+0xa2e>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:705
			uiReg &= ~(1<<(uiCs+REG_SDRAM_OPERATION_CS_OFFS));
40006d30:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006d34:	f103 0308 	add.w	r3, r3, #8
40006d38:	f04f 0201 	mov.w	r2, #1
40006d3c:	fa02 f303 	lsl.w	r3, r2, r3
40006d40:	ea6f 0303 	mvn.w	r3, r3
40006d44:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006d48:	4013      	ands	r3, r2
40006d4a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:703
#endif
	MV_REG_WRITE(REG_SDRAM_ADDRESS_CTRL_ADDR, uiReg);

/*{0x00001418}	-	DDR SDRAM Operation Register */
	uiReg = 0xF00;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006d4e:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006d52:	f103 0301 	add.w	r3, r3, #1
40006d56:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006d5a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006d5e:	2b03      	cmp	r3, #3
40006d60:	d9da      	bls.n	40006d18 <ddr3DunitSetup+0x9f8>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:707
		if (uiCsEna & (1<<uiCs))
			uiReg &= ~(1<<(uiCs+REG_SDRAM_OPERATION_CS_OFFS));
	}
	MV_REG_WRITE(REG_SDRAM_OPERATION_ADDR, uiReg);
40006d62:	f241 4318 	movw	r3, #5144	; 0x1418
40006d66:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006d6a:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006d6e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:710

/*{0x00001420}	-	DDR SDRAM Extended Mode Register */
	uiReg = 0x00000004;
40006d70:	f04f 0304 	mov.w	r3, #4
40006d74:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:711
	MV_REG_WRITE(REG_SDRAM_EXT_MODE_ADDR, uiReg);
40006d78:	f44f 53a1 	mov.w	r3, #5152	; 0x1420
40006d7c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006d80:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006d84:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:717

/*{0x00001424}	-	DDR Controller Control (High) Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0x0000D3FF;
#else
	uiReg = 0x0100D1FF;
40006d86:	f24d 13ff 	movw	r3, #53759	; 0xd1ff
40006d8a:	f2c0 1300 	movt	r3, #256	; 0x100
40006d8e:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:719
#endif
	MV_REG_WRITE(REG_DDR_CONT_HIGH_ADDR	, uiReg);
40006d92:	f241 4324 	movw	r3, #5156	; 0x1424
40006d96:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006d9a:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006d9e:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:725

/*{0x0000142C}	-	DDR3 Timing Register */
#if defined(MV88F78X60) && !defined(MV88F78X60_Z1)
	uiReg = 0x014C2F38;
#else
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))	
40006da0:	f241 5024 	movw	r0, #5412	; 0x1524
40006da4:	f2cd 0000 	movt	r0, #53248	; 0xd000
40006da8:	f7fe ffba 	bl	40005d20 <MV_MEMIO_LE32_READ>
40006dac:	4603      	mov	r3, r0
40006dae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40006db2:	2b00      	cmp	r3, #0
40006db4:	d006      	beq.n	40006dc4 <ddr3DunitSetup+0xaa4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:726
		uiReg = 0x214C2F38;
40006db6:	f642 7338 	movw	r3, #12088	; 0x2f38
40006dba:	f2c2 134c 	movt	r3, #8524	; 0x214c
40006dbe:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
40006dc2:	e005      	b.n	40006dd0 <ddr3DunitSetup+0xab0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:728
	else
		uiReg = 0x014C2F38;
40006dc4:	f642 7338 	movw	r3, #12088	; 0x2f38
40006dc8:	f2c0 134c 	movt	r3, #332	; 0x14c
40006dcc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:730
#endif
	MV_REG_WRITE(0x142C, uiReg);
40006dd0:	f241 432c 	movw	r3, #5164	; 0x142c
40006dd4:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006dd8:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006ddc:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:733

/*{0x0000147C}	-	DDR ODT Timing (High) Register */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
40006dde:	f241 5024 	movw	r0, #5412	; 0x1524
40006de2:	f2cd 0000 	movt	r0, #53248	; 0xd000
40006de6:	f7fe ff9b 	bl	40005d20 <MV_MEMIO_LE32_READ>
40006dea:	4603      	mov	r3, r0
40006dec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40006df0:	2b00      	cmp	r3, #0
40006df2:	d004      	beq.n	40006dfe <ddr3DunitSetup+0xade>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:734
		uiReg = 0x0000c671;
40006df4:	f24c 6371 	movw	r3, #50801	; 0xc671
40006df8:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
40006dfc:	e003      	b.n	40006e06 <ddr3DunitSetup+0xae6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:736
	else
		uiReg = 0x00006571;
40006dfe:	f246 5371 	movw	r3, #25969	; 0x6571
40006e02:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:737
	MV_REG_WRITE(REG_ODT_TIME_HIGH_ADDR, uiReg);
40006e06:	f241 437c 	movw	r3, #5244	; 0x147c
40006e0a:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e0e:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006e12:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:741

/*{0x00001484}	- MBus CPU Block Register */
#ifdef MV88F67XX
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
40006e14:	f241 5024 	movw	r0, #5412	; 0x1524
40006e18:	f2cd 0000 	movt	r0, #53248	; 0xd000
40006e1c:	f7fe ff80 	bl	40005d20 <MV_MEMIO_LE32_READ>
40006e20:	4603      	mov	r3, r0
40006e22:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40006e26:	2b00      	cmp	r3, #0
40006e28:	d006      	beq.n	40006e38 <ddr3DunitSetup+0xb18>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:742
		MV_REG_WRITE(REG_MBUS_CPU_BLOCK_ADDR, 0x0000E907);
40006e2a:	f241 4384 	movw	r3, #5252	; 0x1484
40006e2e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e32:	f64e 1207 	movw	r2, #59655	; 0xe907
40006e36:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:747
#endif

/* In case of mixed dimm and on-board devices setup paramters will be taken statically */
/*{0x00001494}	-	DDR SDRAM ODT Control (Low) Register */
	uiReg = auiODTConfig[uiCsEna];
40006e38:	4bed      	ldr	r3, [pc, #948]	; (400071f0 <ddr3DunitSetup+0xed0>)
40006e3a:	58e3      	ldr	r3, [r4, r3]
40006e3c:	f8d7 2330 	ldr.w	r2, [r7, #816]	; 0x330
40006e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
40006e44:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:748
	MV_REG_WRITE(REG_SDRAM_ODT_CTRL_LOW_ADDR, uiReg);
40006e48:	f241 4394 	movw	r3, #5268	; 0x1494
40006e4c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e50:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006e54:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:751

/*{0x00001498}	-	DDR SDRAM ODT Control (High) Register */
	uiReg = 0x00000000;
40006e56:	f04f 0300 	mov.w	r3, #0
40006e5a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:752
	MV_REG_WRITE(REG_SDRAM_ODT_CTRL_HIGH_ADDR, uiReg);
40006e5e:	f241 4398 	movw	r3, #5272	; 0x1498
40006e62:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e66:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006e6a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:755

/*{0x0000149C}	-	DDR Dunit ODT Control Register */
	uiReg = uiCsEna;
40006e6c:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006e70:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:756
	MV_REG_WRITE(REG_DUNIT_ODT_CTRL_ADDR, uiReg);
40006e74:	f241 439c 	movw	r3, #5276	; 0x149c
40006e78:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e7c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40006e80:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:767
	MV_REG_WRITE(REG_DRAM_FIFO_CTRL_ADDR, uiReg);
	}
#endif

/*{0x000014C0}	-	DRAM address and Control Driving Strenght */
	MV_REG_WRITE(REG_DRAM_ADDR_CTRL_DRIVE_STRENGTH_ADDR, 0x192435e9);
40006e82:	f44f 53a6 	mov.w	r3, #5312	; 0x14c0
40006e86:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e8a:	f243 52e9 	movw	r2, #13801	; 0x35e9
40006e8e:	f6c1 1224 	movt	r2, #6436	; 0x1924
40006e92:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:770

/*{0x000014C4}	-	DRAM Data and DQS Driving Strenght */
	MV_REG_WRITE(REG_DRAM_DATA_DQS_DRIVE_STRENGTH_ADDR, 0xB2C35E9);
40006e94:	f241 43c4 	movw	r3, #5316	; 0x14c4
40006e98:	f2cd 0300 	movt	r3, #53248	; 0xd000
40006e9c:	f243 52e9 	movw	r2, #13801	; 0x35e9
40006ea0:	f6c0 322c 	movt	r2, #2860	; 0xb2c
40006ea4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:773

#ifdef DUNIT_SPD
		uiCsCount = 0;
40006ea6:	f04f 0300 	mov.w	r3, #0
40006eaa:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:774
		uiDimmCount = 0;
40006eae:	f04f 0300 	mov.w	r3, #0
40006eb2:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:775
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006eb6:	f04f 0300 	mov.w	r3, #0
40006eba:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006ebe:	e07f      	b.n	40006fc0 <ddr3DunitSetup+0xca0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:776
			if ((1<<uiCs) & DIMM_CS_BITMAP) {
40006ec0:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006ec4:	f04f 020f 	mov.w	r2, #15
40006ec8:	fa42 f303 	asr.w	r3, r2, r3
40006ecc:	f003 0301 	and.w	r3, r3, #1
40006ed0:	b2db      	uxtb	r3, r3
40006ed2:	2b00      	cmp	r3, #0
40006ed4:	d06e      	beq.n	40006fb4 <ddr3DunitSetup+0xc94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:777
				if ((1<<uiCs) & uiCsEna) {
40006ed6:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006eda:	f04f 0201 	mov.w	r2, #1
40006ede:	fa02 f303 	lsl.w	r3, r2, r3
40006ee2:	461a      	mov	r2, r3
40006ee4:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006ee8:	4013      	ands	r3, r2
40006eea:	2b00      	cmp	r3, #0
40006eec:	d055      	beq.n	40006f9a <ddr3DunitSetup+0xc7a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:778
					if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40006eee:	f507 728c 	add.w	r2, r7, #280	; 0x118
40006ef2:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006ef6:	ea4f 2303 	mov.w	r3, r3, lsl #8
40006efa:	18d3      	adds	r3, r2, r3
40006efc:	f103 0380 	add.w	r3, r3, #128	; 0x80
40006f00:	685a      	ldr	r2, [r3, #4]
40006f02:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40006f06:	429a      	cmp	r2, r3
40006f08:	d109      	bne.n	40006f1e <ddr3DunitSetup+0xbfe>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:779
						uiDimmCount++;
40006f0a:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40006f0e:	f103 0301 	add.w	r3, r3, #1
40006f12:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:780
						uiCsCount = 0;
40006f16:	f04f 0300 	mov.w	r3, #0
40006f1a:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:782
					}
					uiCsCount++;
40006f1e:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
40006f22:	f103 0301 	add.w	r3, r3, #1
40006f26:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:783
					if (*pUiDdrWidth == 32)
40006f2a:	f107 0304 	add.w	r3, r7, #4
40006f2e:	681b      	ldr	r3, [r3, #0]
40006f30:	681b      	ldr	r3, [r3, #0]
40006f32:	2b20      	cmp	r3, #32
40006f34:	d119      	bne.n	40006f6a <ddr3DunitSetup+0xc4a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:784
						MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8),
40006f36:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006f3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006f3e:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
40006f42:	f103 0304 	add.w	r3, r3, #4
40006f46:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006f4a:	f507 718c 	add.w	r1, r7, #280	; 0x118
40006f4e:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
40006f52:	ea4f 2202 	mov.w	r2, r2, lsl #8
40006f56:	188a      	adds	r2, r1, r2
40006f58:	f102 0288 	add.w	r2, r2, #136	; 0x88
40006f5c:	6852      	ldr	r2, [r2, #4]
40006f5e:	ea4f 0252 	mov.w	r2, r2, lsr #1
40006f62:	f102 32ff 	add.w	r2, r2, #4294967295
40006f66:	601a      	str	r2, [r3, #0]
40006f68:	e024      	b.n	40006fb4 <ddr3DunitSetup+0xc94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:787
							((dimmInfo[uiDimmCount].dimmRankCapacity >> 1)-1));
					else
						MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8),
40006f6a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006f6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006f72:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
40006f76:	f103 0304 	add.w	r3, r3, #4
40006f7a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006f7e:	f507 718c 	add.w	r1, r7, #280	; 0x118
40006f82:	f8d7 232c 	ldr.w	r2, [r7, #812]	; 0x32c
40006f86:	ea4f 2202 	mov.w	r2, r2, lsl #8
40006f8a:	188a      	adds	r2, r1, r2
40006f8c:	f102 0288 	add.w	r2, r2, #136	; 0x88
40006f90:	6852      	ldr	r2, [r2, #4]
40006f92:	f102 32ff 	add.w	r2, r2, #4294967295
40006f96:	601a      	str	r2, [r3, #0]
40006f98:	e00c      	b.n	40006fb4 <ddr3DunitSetup+0xc94>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:790
							(dimmInfo[uiDimmCount].dimmRankCapacity-1));
				} else
					MV_REG_WRITE(REG_CS_SIZE_SCRATCH_ADDR+(uiCs*0x8), 0);
40006f9a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006f9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40006fa2:	f503 53a8 	add.w	r3, r3, #5376	; 0x1500
40006fa6:	f103 0304 	add.w	r3, r3, #4
40006faa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40006fae:	f04f 0200 	mov.w	r2, #0
40006fb2:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:775
	MV_REG_WRITE(REG_DRAM_DATA_DQS_DRIVE_STRENGTH_ADDR, 0xB2C35E9);

#ifdef DUNIT_SPD
		uiCsCount = 0;
		uiDimmCount = 0;
		for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006fb4:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006fb8:	f103 0301 	add.w	r3, r3, #1
40006fbc:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006fc0:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006fc4:	2b03      	cmp	r3, #3
40006fc6:	f67f af7b 	bls.w	40006ec0 <ddr3DunitSetup+0xba0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:796
			}
		}
#endif

/*{0x00020184}	-	Close FastPath - 2G */
	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, 0);
40006fca:	f44f 73c2 	mov.w	r3, #388	; 0x184
40006fce:	f2cd 0302 	movt	r3, #53250	; 0xd002
40006fd2:	f04f 0200 	mov.w	r2, #0
40006fd6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:799
	
/*{0x00001538}	-	 Read Data Sample Delays Register */
	uiReg = 0;
40006fd8:	f04f 0300 	mov.w	r3, #0
40006fdc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:800
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40006fe0:	f04f 0300 	mov.w	r3, #0
40006fe4:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40006fe8:	e01e      	b.n	40007028 <ddr3DunitSetup+0xd08>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:801
		if (uiCsEna & (1<<uiCs))
40006fea:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40006fee:	f04f 0201 	mov.w	r2, #1
40006ff2:	fa02 f303 	lsl.w	r3, r2, r3
40006ff6:	461a      	mov	r2, r3
40006ff8:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40006ffc:	4013      	ands	r3, r2
40006ffe:	2b00      	cmp	r3, #0
40007000:	d00c      	beq.n	4000701c <ddr3DunitSetup+0xcfc>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:802
			uiReg |= (uiCL << (REG_READ_DATA_SAMPLE_DELAYS_OFFS*uiCs));
40007002:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007006:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000700a:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
4000700e:	fa02 f303 	lsl.w	r3, r2, r3
40007012:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007016:	4313      	orrs	r3, r2
40007018:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:800
/*{0x00020184}	-	Close FastPath - 2G */
	MV_REG_WRITE(REG_FASTPATH_WIN_0_CTRL_ADDR, 0);
	
/*{0x00001538}	-	 Read Data Sample Delays Register */
	uiReg = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
4000701c:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007020:	f103 0301 	add.w	r3, r3, #1
40007024:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40007028:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000702c:	2b03      	cmp	r3, #3
4000702e:	d9dc      	bls.n	40006fea <ddr3DunitSetup+0xcca>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:804
		if (uiCsEna & (1<<uiCs))
			uiReg |= (uiCL << (REG_READ_DATA_SAMPLE_DELAYS_OFFS*uiCs));
	}
	MV_REG_WRITE(REG_READ_DATA_SAMPLE_DELAYS_ADDR, uiReg);
40007030:	f241 5338 	movw	r3, #5432	; 0x1538
40007034:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007038:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
4000703c:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:808
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Sample Delays = ", uiReg, 1);

/*{0x0000153C}	-	Read Data Ready Delay Register */
	uiReg = 0;
4000703e:	f04f 0300 	mov.w	r3, #0
40007042:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:809
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40007046:	f04f 0300 	mov.w	r3, #0
4000704a:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
4000704e:	e020      	b.n	40007092 <ddr3DunitSetup+0xd72>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:810
		if (uiCsEna & (1<<uiCs))
40007050:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007054:	f04f 0201 	mov.w	r2, #1
40007058:	fa02 f303 	lsl.w	r3, r2, r3
4000705c:	461a      	mov	r2, r3
4000705e:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
40007062:	4013      	ands	r3, r2
40007064:	2b00      	cmp	r3, #0
40007066:	d00e      	beq.n	40007086 <ddr3DunitSetup+0xd66>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:811
			uiReg |= ((uiCL+2) << (REG_READ_DATA_READY_DELAYS_OFFS*uiCs));
40007068:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
4000706c:	f103 0202 	add.w	r2, r3, #2
40007070:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007074:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40007078:	fa02 f303 	lsl.w	r3, r2, r3
4000707c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007080:	4313      	orrs	r3, r2
40007082:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:809
	MV_REG_WRITE(REG_READ_DATA_SAMPLE_DELAYS_ADDR, uiReg);
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Sample Delays = ", uiReg, 1);

/*{0x0000153C}	-	Read Data Ready Delay Register */
	uiReg = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40007086:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000708a:	f103 0301 	add.w	r3, r3, #1
4000708e:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40007092:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007096:	2b03      	cmp	r3, #3
40007098:	d9da      	bls.n	40007050 <ddr3DunitSetup+0xd30>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:813
		if (uiCsEna & (1<<uiCs))
			uiReg |= ((uiCL+2) << (REG_READ_DATA_READY_DELAYS_OFFS*uiCs));
	}
	MV_REG_WRITE(REG_READ_DATA_READY_DELAYS_ADDR, uiReg);
4000709a:	f241 533c 	movw	r3, #5436	; 0x153c
4000709e:	f2cd 0300 	movt	r3, #53248	; 0xd000
400070a2:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400070a6:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:818
	DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Read Data Ready Delays = ", uiReg, 1);

/* Set MR registers */
	/* MR0 */
	uiReg = 0x00000600;
400070a8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
400070ac:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:819
	uiTemp = ddr3CLtoValidCL(uiCL);
400070b0:	f8d7 0338 	ldr.w	r0, [r7, #824]	; 0x338
400070b4:	f7fd fb6e 	bl	40004794 <ddr3CLtoValidCL>
400070b8:	f8c7 0348 	str.w	r0, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:820
	uiReg |= ((uiTemp & 0x1) << 2);
400070bc:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
400070c0:	f003 0301 	and.w	r3, r3, #1
400070c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400070c8:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400070cc:	4313      	orrs	r3, r2
400070ce:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:821
	uiReg |= ((uiTemp & 0xE) << 3); /* to bit 4 */
400070d2:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
400070d6:	f003 030e 	and.w	r3, r3, #14
400070da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400070de:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400070e2:	4313      	orrs	r3, r2
400070e4:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:827
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
			if (uiCsEna & (1<<uiCs))
				MV_REG_WRITE(REG_DDR3_MR0_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
#else
	MV_REG_WRITE(REG_DDR3_MR0_ADDR, uiReg);
400070e8:	f241 53d0 	movw	r3, #5584	; 0x15d0
400070ec:	f2cd 0300 	movt	r3, #53248	; 0xd000
400070f0:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400070f4:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:831
#endif

	/* MR1 */
		uiReg = 0x00000046 & REG_DDR3_MR1_ODT_MASK;
400070f6:	f04f 0302 	mov.w	r3, #2
400070fa:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:840
				uiReg |= auiODTStatic[uiCsEna][uiCs];
				MV_REG_WRITE(REG_DDR3_MR1_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
			}
		}
#else
	MV_REG_WRITE(REG_DDR3_MR1_ADDR, uiReg);
400070fe:	f241 53d4 	movw	r3, #5588	; 0x15d4
40007102:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007106:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
4000710a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:844
#endif

	/* MR2 */
	if (MV_REG_READ(REG_DDR_IO_ADDR) & (1<<REG_DDR_IO_CLK_RATIO_OFFS))
4000710c:	f241 5024 	movw	r0, #5412	; 0x1524
40007110:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007114:	f7fe fe04 	bl	40005d20 <MV_MEMIO_LE32_READ>
40007118:	4603      	mov	r3, r0
4000711a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
4000711e:	2b00      	cmp	r3, #0
40007120:	d007      	beq.n	40007132 <ddr3DunitSetup+0xe12>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:845
		uiTemp = uiHClkTime / 2;
40007122:	f107 0308 	add.w	r3, r7, #8
40007126:	681b      	ldr	r3, [r3, #0]
40007128:	ea4f 0353 	mov.w	r3, r3, lsr #1
4000712c:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
40007130:	e004      	b.n	4000713c <ddr3DunitSetup+0xe1c>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:847
	else
		uiTemp = uiHClkTime;
40007132:	f107 0308 	add.w	r3, r7, #8
40007136:	681b      	ldr	r3, [r3, #0]
40007138:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:849
		
		if (uiTemp >= 2500)
4000713c:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007140:	f640 13c3 	movw	r3, #2499	; 0x9c3
40007144:	429a      	cmp	r2, r3
40007146:	d904      	bls.n	40007152 <ddr3DunitSetup+0xe32>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:850
			uiCWL = 5; /* CWL = 5 */
40007148:	f04f 0305 	mov.w	r3, #5
4000714c:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40007150:	e080      	b.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:851
		else if (uiTemp >= 1875 && uiTemp < 2500)
40007152:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007156:	f240 7352 	movw	r3, #1874	; 0x752
4000715a:	429a      	cmp	r2, r3
4000715c:	d90a      	bls.n	40007174 <ddr3DunitSetup+0xe54>
4000715e:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007162:	f640 13c3 	movw	r3, #2499	; 0x9c3
40007166:	429a      	cmp	r2, r3
40007168:	d804      	bhi.n	40007174 <ddr3DunitSetup+0xe54>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:852
			uiCWL = 6; /* CWL = 6 */
4000716a:	f04f 0306 	mov.w	r3, #6
4000716e:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40007172:	e06f      	b.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:853
		else if (uiTemp >= 1500 && uiTemp < 1875)
40007174:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007178:	f240 53db 	movw	r3, #1499	; 0x5db
4000717c:	429a      	cmp	r2, r3
4000717e:	d90a      	bls.n	40007196 <ddr3DunitSetup+0xe76>
40007180:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007184:	f240 7352 	movw	r3, #1874	; 0x752
40007188:	429a      	cmp	r2, r3
4000718a:	d804      	bhi.n	40007196 <ddr3DunitSetup+0xe76>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:854
			uiCWL = 7; /* CWL = 7 */
4000718c:	f04f 0307 	mov.w	r3, #7
40007190:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40007194:	e05e      	b.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:855
		else if (uiTemp >= 1250 && uiTemp < 1500)
40007196:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
4000719a:	f240 43e1 	movw	r3, #1249	; 0x4e1
4000719e:	429a      	cmp	r2, r3
400071a0:	d90a      	bls.n	400071b8 <ddr3DunitSetup+0xe98>
400071a2:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
400071a6:	f240 53db 	movw	r3, #1499	; 0x5db
400071aa:	429a      	cmp	r2, r3
400071ac:	d804      	bhi.n	400071b8 <ddr3DunitSetup+0xe98>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:856
			uiCWL = 8; /* CWL = 8 */
400071ae:	f04f 0308 	mov.w	r3, #8
400071b2:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400071b6:	e04d      	b.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:857
		else if (uiTemp >= 1070 && uiTemp < 1250)
400071b8:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
400071bc:	f240 432d 	movw	r3, #1069	; 0x42d
400071c0:	429a      	cmp	r2, r3
400071c2:	d917      	bls.n	400071f4 <ddr3DunitSetup+0xed4>
400071c4:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
400071c8:	f240 43e1 	movw	r3, #1249	; 0x4e1
400071cc:	429a      	cmp	r2, r3
400071ce:	d811      	bhi.n	400071f4 <ddr3DunitSetup+0xed4>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:858
			uiCWL = 9; /* CWL = 9 */
400071d0:	f04f 0309 	mov.w	r3, #9
400071d4:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
400071d8:	e03c      	b.n	40007254 <ddr3DunitSetup+0xf34>
400071da:	bf00      	nop
400071dc:	0000b036 	andeq	fp, r0, r6, lsr r0
400071e0:	00007568 	andeq	r7, r0, r8, ror #10
400071e4:	00007588 	andeq	r7, r0, r8, lsl #11
400071e8:	0000742e 	andeq	r7, r0, lr, lsr #8
400071ec:	00007412 	andeq	r7, r0, r2, lsl r4
400071f0:	00000010 	andeq	r0, r0, r0, lsl r0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:859
		else if (uiTemp >= 935 && uiTemp < 1070)
400071f4:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
400071f8:	f240 33a6 	movw	r3, #934	; 0x3a6
400071fc:	429a      	cmp	r2, r3
400071fe:	d90a      	bls.n	40007216 <ddr3DunitSetup+0xef6>
40007200:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007204:	f240 432d 	movw	r3, #1069	; 0x42d
40007208:	429a      	cmp	r2, r3
4000720a:	d804      	bhi.n	40007216 <ddr3DunitSetup+0xef6>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:860
			uiCWL = 10; /* CWL = 10 */
4000720c:	f04f 030a 	mov.w	r3, #10
40007210:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40007214:	e01e      	b.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:861
		else if (uiTemp >= 833 && uiTemp < 935)
40007216:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
4000721a:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
4000721e:	d90a      	bls.n	40007236 <ddr3DunitSetup+0xf16>
40007220:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
40007224:	f240 33a6 	movw	r3, #934	; 0x3a6
40007228:	429a      	cmp	r2, r3
4000722a:	d804      	bhi.n	40007236 <ddr3DunitSetup+0xf16>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:862
			uiCWL = 11; /* CWL = 11 */
4000722c:	f04f 030b 	mov.w	r3, #11
40007230:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
40007234:	e00e      	b.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:863
		else if (uiTemp >= 750 && uiTemp < 833)
40007236:	f8d7 2348 	ldr.w	r2, [r7, #840]	; 0x348
4000723a:	f240 23ed 	movw	r3, #749	; 0x2ed
4000723e:	429a      	cmp	r2, r3
40007240:	d908      	bls.n	40007254 <ddr3DunitSetup+0xf34>
40007242:	f8d7 3348 	ldr.w	r3, [r7, #840]	; 0x348
40007246:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
4000724a:	d803      	bhi.n	40007254 <ddr3DunitSetup+0xf34>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:864
			uiCWL = 12; /* CWL = 12 */
4000724c:	f04f 030c 	mov.w	r3, #12
40007250:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:866
		
		uiReg = ((uiCWL - 5) << REG_DDR3_MR2_CWL_OFFS);
40007254:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40007258:	f1a3 0305 	sub.w	r3, r3, #5
4000725c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40007260:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:877
				uiReg |= auiODTDynamic[uiCsEna][uiCs];
				MV_REG_WRITE(REG_DDR3_MR2_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
			}
		}
#else
	MV_REG_WRITE(REG_DDR3_MR2_ADDR, uiReg);
40007264:	f241 53d8 	movw	r3, #5592	; 0x15d8
40007268:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000726c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007270:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:881
#endif

	/* MR3 */
	uiReg = 0x00000000;
40007272:	f04f 0300 	mov.w	r3, #0
40007276:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:887
#ifdef MULTI_CS_MRS_SUPPORT
		for (uiCs = 0; uiCs < MAX_CS; uiCs++)
			if (uiCsEna & (1<<uiCs))
				MV_REG_WRITE(REG_DDR3_MR3_CS_ADDR + (uiCs << MR_CS_ADDR_OFFS), uiReg);
#else
	MV_REG_WRITE(REG_DDR3_MR3_ADDR, uiReg);
4000727a:	f241 53dc 	movw	r3, #5596	; 0x15dc
4000727e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007282:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007286:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:891
#endif

/*{0x00001428}	-	DDR ODT Timing (Low) Register */
	uiReg = 0;
40007288:	f04f 0300 	mov.w	r3, #0
4000728c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:892
	uiReg |= (((uiCL - uiCWL + 1) & 0xF) << 4);
40007290:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
40007294:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
40007298:	1ad3      	subs	r3, r2, r3
4000729a:	f103 0301 	add.w	r3, r3, #1
4000729e:	ea4f 1303 	mov.w	r3, r3, lsl #4
400072a2:	b2db      	uxtb	r3, r3
400072a4:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400072a8:	4313      	orrs	r3, r2
400072aa:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:893
	uiReg |= (((uiCL - uiCWL + 6) & 0xF) << 8);
400072ae:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
400072b2:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400072b6:	1ad3      	subs	r3, r2, r3
400072b8:	f103 0306 	add.w	r3, r3, #6
400072bc:	f003 030f 	and.w	r3, r3, #15
400072c0:	ea4f 2303 	mov.w	r3, r3, lsl #8
400072c4:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400072c8:	4313      	orrs	r3, r2
400072ca:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:894
	uiReg |= ((((uiCL - uiCWL + 6) >> 4) & 0x1) << 21);
400072ce:	f8d7 2338 	ldr.w	r2, [r7, #824]	; 0x338
400072d2:	f8d7 3344 	ldr.w	r3, [r7, #836]	; 0x344
400072d6:	1ad3      	subs	r3, r2, r3
400072d8:	f103 0306 	add.w	r3, r3, #6
400072dc:	ea4f 1313 	mov.w	r3, r3, lsr #4
400072e0:	f003 0301 	and.w	r3, r3, #1
400072e4:	ea4f 5343 	mov.w	r3, r3, lsl #21
400072e8:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400072ec:	4313      	orrs	r3, r2
400072ee:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:895
	uiReg |= (((uiCL - 1) & 0xF) << 12);
400072f2:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
400072f6:	f103 33ff 	add.w	r3, r3, #4294967295
400072fa:	ea4f 3303 	mov.w	r3, r3, lsl #12
400072fe:	ea4f 4303 	mov.w	r3, r3, lsl #16
40007302:	ea4f 4313 	mov.w	r3, r3, lsr #16
40007306:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
4000730a:	4313      	orrs	r3, r2
4000730c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:896
	uiReg |= (((uiCL + 6) & 0x1F) << 16);
40007310:	f8d7 3338 	ldr.w	r3, [r7, #824]	; 0x338
40007314:	f103 0306 	add.w	r3, r3, #6
40007318:	f003 031f 	and.w	r3, r3, #31
4000731c:	ea4f 4303 	mov.w	r3, r3, lsl #16
40007320:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007324:	4313      	orrs	r3, r2
40007326:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:897
	MV_REG_WRITE(REG_ODT_TIME_LOW_ADDR, uiReg);
4000732a:	f241 4328 	movw	r3, #5160	; 0x1428
4000732e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007332:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007336:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:901

#ifdef DUNIT_SPD
/*{0x000015E0} - DDR3 Rank Control Register */
	uiReg = uiCsEna;
40007338:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
4000733c:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:902
	uiCsCount = 0;
40007340:	f04f 0300 	mov.w	r3, #0
40007344:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:903
	uiDimmCount = 0;
40007348:	f04f 0300 	mov.w	r3, #0
4000734c:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:904
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40007350:	f04f 0300 	mov.w	r3, #0
40007354:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
40007358:	e058      	b.n	4000740c <ddr3DunitSetup+0x10ec>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:905
		if (uiCsEna & (1<<uiCs) & DIMM_CS_BITMAP) {
4000735a:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
4000735e:	f04f 0201 	mov.w	r2, #1
40007362:	fa02 f303 	lsl.w	r3, r2, r3
40007366:	461a      	mov	r2, r3
40007368:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
4000736c:	4013      	ands	r3, r2
4000736e:	f003 030f 	and.w	r3, r3, #15
40007372:	2b00      	cmp	r3, #0
40007374:	d044      	beq.n	40007400 <ddr3DunitSetup+0x10e0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:906
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
40007376:	f507 728c 	add.w	r2, r7, #280	; 0x118
4000737a:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
4000737e:	ea4f 2303 	mov.w	r3, r3, lsl #8
40007382:	18d3      	adds	r3, r2, r3
40007384:	f103 0380 	add.w	r3, r3, #128	; 0x80
40007388:	685a      	ldr	r2, [r3, #4]
4000738a:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
4000738e:	429a      	cmp	r2, r3
40007390:	d109      	bne.n	400073a6 <ddr3DunitSetup+0x1086>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:907
				uiDimmCount++;
40007392:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
40007396:	f103 0301 	add.w	r3, r3, #1
4000739a:	f8c7 332c 	str.w	r3, [r7, #812]	; 0x32c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:908
				uiCsCount = 0;
4000739e:	f04f 0300 	mov.w	r3, #0
400073a2:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:910
			}
			uiCsCount++;
400073a6:	f8d7 3328 	ldr.w	r3, [r7, #808]	; 0x328
400073aa:	f103 0301 	add.w	r3, r3, #1
400073ae:	f8c7 3328 	str.w	r3, [r7, #808]	; 0x328
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:911
			if (dimmInfo[uiDimmCount].addressMirroring && (uiCs == 1 || uiCs == 3) &&
400073b2:	f507 728c 	add.w	r2, r7, #280	; 0x118
400073b6:	f8d7 332c 	ldr.w	r3, [r7, #812]	; 0x32c
400073ba:	ea4f 2303 	mov.w	r3, r3, lsl #8
400073be:	18d3      	adds	r3, r2, r3
400073c0:	f103 03a8 	add.w	r3, r3, #168	; 0xa8
400073c4:	685b      	ldr	r3, [r3, #4]
400073c6:	2b00      	cmp	r3, #0
400073c8:	d01a      	beq.n	40007400 <ddr3DunitSetup+0x10e0>
400073ca:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
400073ce:	2b01      	cmp	r3, #1
400073d0:	d003      	beq.n	400073da <ddr3DunitSetup+0x10ba>
400073d2:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
400073d6:	2b03      	cmp	r3, #3
400073d8:	d112      	bne.n	40007400 <ddr3DunitSetup+0x10e0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:912
							(dimmSumInfo.dimmTypeInfo != SPD_MODULE_TYPE_RDIMM)) {
400073da:	f107 0318 	add.w	r3, r7, #24
400073de:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:911
			if (dimmInfo[uiDimmCount].numOfModuleRanks == uiCsCount) {
				uiDimmCount++;
				uiCsCount = 0;
			}
			uiCsCount++;
			if (dimmInfo[uiDimmCount].addressMirroring && (uiCs == 1 || uiCs == 3) &&
400073e2:	2b01      	cmp	r3, #1
400073e4:	d00c      	beq.n	40007400 <ddr3DunitSetup+0x10e0>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:913
							(dimmSumInfo.dimmTypeInfo != SPD_MODULE_TYPE_RDIMM)) {
				uiReg |= (1<<(REG_DDR3_RANK_CTRL_MIRROR_OFFS+uiCs));
400073e6:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
400073ea:	f103 0304 	add.w	r3, r3, #4
400073ee:	f04f 0201 	mov.w	r2, #1
400073f2:	fa02 f303 	lsl.w	r3, r2, r3
400073f6:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
400073fa:	4313      	orrs	r3, r2
400073fc:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:904
#ifdef DUNIT_SPD
/*{0x000015E0} - DDR3 Rank Control Register */
	uiReg = uiCsEna;
	uiCsCount = 0;
	uiDimmCount = 0;
	for (uiCs = 0; uiCs < MAX_CS; uiCs++) {
40007400:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007404:	f103 0301 	add.w	r3, r3, #1
40007408:	f8c7 333c 	str.w	r3, [r7, #828]	; 0x33c
4000740c:	f8d7 333c 	ldr.w	r3, [r7, #828]	; 0x33c
40007410:	2b03      	cmp	r3, #3
40007412:	d9a2      	bls.n	4000735a <ddr3DunitSetup+0x103a>
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:918
				uiReg |= (1<<(REG_DDR3_RANK_CTRL_MIRROR_OFFS+uiCs));
				DEBUG_INIT_FULL_C("DDR3 - SPD-SET - Setting Address Mirroring for CS = ", uiCs, 1);
			}
		}
	}
	MV_REG_WRITE(REG_DDR3_RANK_CTRL_ADDR, uiReg);
40007414:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40007418:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000741c:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007420:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:922
#endif

/*{0xD00015E4}	-	ZQDS Configuration Register */
	uiReg = 0x00203c18;
40007422:	f643 4318 	movw	r3, #15384	; 0x3c18
40007426:	f2c0 0320 	movt	r3, #32
4000742a:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:923
	MV_REG_WRITE(REG_ZQC_CONF_ADDR, uiReg);
4000742e:	f241 53e4 	movw	r3, #5604	; 0x15e4
40007432:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007436:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
4000743a:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:932
	uiReg = 0xF800AAA5;
	if (mvCtrlRevGet() == MV_78XX0_B0_REV) {
		uiReg = 0xF800A225;
	}
#else	
	uiReg = 0xDE000025;
4000743c:	f04f 0325 	mov.w	r3, #37	; 0x25
40007440:	f6cd 6300 	movt	r3, #56832	; 0xde00
40007444:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:934
#endif
	MV_REG_WRITE(REG_DRAM_PHY_CONFIG_ADDR, uiReg);
40007448:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000744c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007450:	f8d7 234c 	ldr.w	r2, [r7, #844]	; 0x34c
40007454:	601a      	str	r2, [r3, #0]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1008
		uiReg |= DLB_ENABLE;
		MV_REG_WRITE(REG_STATIC_DRAM_DLB_CONTROL, uiReg);
	}
#endif

	return MV_OK;
40007456:	f04f 0300 	mov.w	r3, #0
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1009
}
4000745a:	4618      	mov	r0, r3
4000745c:	f507 7755 	add.w	r7, r7, #852	; 0x354
40007460:	46bd      	mov	sp, r7
40007462:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40007466:	4770      	bx	lr

40007468 <ddr3DivFunc>:
ddr3DivFunc():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1021
*			uiSub - substruction value
* Notes:
* Returns:	required value
*/
MV_U32 ddr3DivFunc(MV_U32 uiValue, MV_U32 uiDivider, MV_U32 uiSub)
{
40007468:	b590      	push	{r4, r7, lr}
4000746a:	b085      	sub	sp, #20
4000746c:	af00      	add	r7, sp, #0
4000746e:	60f8      	str	r0, [r7, #12]
40007470:	60b9      	str	r1, [r7, #8]
40007472:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1022
	return (uiValue/uiDivider + (uiValue % uiDivider > 0 ? 1 : 0) - uiSub);
40007474:	68f8      	ldr	r0, [r7, #12]
40007476:	68b9      	ldr	r1, [r7, #8]
40007478:	f000 e836 	blx	400074e8 <__aeabi_uidiv>
4000747c:	4603      	mov	r3, r0
4000747e:	461c      	mov	r4, r3
40007480:	68fb      	ldr	r3, [r7, #12]
40007482:	4618      	mov	r0, r3
40007484:	68b9      	ldr	r1, [r7, #8]
40007486:	f000 e926 	blx	400076d4 <__aeabi_uidivmod>
4000748a:	460b      	mov	r3, r1
4000748c:	2b00      	cmp	r3, #0
4000748e:	d002      	beq.n	40007496 <ddr3DivFunc+0x2e>
40007490:	f04f 0301 	mov.w	r3, #1
40007494:	e001      	b.n	4000749a <ddr3DivFunc+0x32>
40007496:	f04f 0300 	mov.w	r3, #0
4000749a:	18e2      	adds	r2, r4, r3
4000749c:	687b      	ldr	r3, [r7, #4]
4000749e:	1ad3      	subs	r3, r2, r3
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1023
}
400074a0:	4618      	mov	r0, r3
400074a2:	f107 0714 	add.w	r7, r7, #20
400074a6:	46bd      	mov	sp, r7
400074a8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
400074ac:	4770      	bx	lr
400074ae:	bf00      	nop

400074b0 <ddr3GetMaxValue>:
ddr3GetMaxValue():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1033
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetMaxValue(MV_U32 spdVal, MV_U32 uiDimmNum, MV_U32 staticVal)
{
400074b0:	b480      	push	{r7}
400074b2:	b085      	sub	sp, #20
400074b4:	af00      	add	r7, sp, #0
400074b6:	60f8      	str	r0, [r7, #12]
400074b8:	60b9      	str	r1, [r7, #8]
400074ba:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1043
		else
			return staticVal;
	} else
		return staticVal;
#else
	return spdVal;
400074bc:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1045
#endif
}
400074be:	4618      	mov	r0, r3
400074c0:	f107 0714 	add.w	r7, r7, #20
400074c4:	46bd      	mov	sp, r7
400074c6:	bc80      	pop	{r7}
400074c8:	4770      	bx	lr
400074ca:	bf00      	nop

400074cc <ddr3GetMinValue>:
ddr3GetMinValue():
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1055
* Args:		
* Notes:
* Returns:
*/
MV_U32 ddr3GetMinValue(MV_U32 spdVal, MV_U32 uiDimmNum, MV_U32 staticVal)
{
400074cc:	b480      	push	{r7}
400074ce:	b085      	sub	sp, #20
400074d0:	af00      	add	r7, sp, #0
400074d2:	60f8      	str	r0, [r7, #12]
400074d4:	60b9      	str	r1, [r7, #8]
400074d6:	607a      	str	r2, [r7, #4]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1065
		else
			return staticVal;
	} else
		return staticVal;
#else
	return spdVal;
400074d8:	68fb      	ldr	r3, [r7, #12]
/home/omrii/projects/uboot/u-boot-2011.12/tools/bin_hdr_armada_370/src/ddr3_spd.c:1067
#endif
}
400074da:	4618      	mov	r0, r3
400074dc:	f107 0714 	add.w	r7, r7, #20
400074e0:	46bd      	mov	sp, r7
400074e2:	bc80      	pop	{r7}
400074e4:	4770      	bx	lr
400074e6:	bf00      	nop

400074e8 <__aeabi_uidiv>:
__aeabi_uidiv():
400074e8:	e2512001 	subs	r2, r1, #1
400074ec:	012fff1e 	bxeq	lr
400074f0:	3a000074 	bcc	400076c8 <__aeabi_uidiv+0x1e0>
400074f4:	e1500001 	cmp	r0, r1
400074f8:	9a00006b 	bls	400076ac <__aeabi_uidiv+0x1c4>
400074fc:	e1110002 	tst	r1, r2
40007500:	0a00006c 	beq	400076b8 <__aeabi_uidiv+0x1d0>
40007504:	e16f3f10 	clz	r3, r0
40007508:	e16f2f11 	clz	r2, r1
4000750c:	e0423003 	sub	r3, r2, r3
40007510:	e273301f 	rsbs	r3, r3, #31
40007514:	10833083 	addne	r3, r3, r3, lsl #1
40007518:	e3a02000 	mov	r2, #0
4000751c:	108ff103 	addne	pc, pc, r3, lsl #2
40007520:	e1a00000 	nop			; (mov r0, r0)
40007524:	e1500f81 	cmp	r0, r1, lsl #31
40007528:	e0a22002 	adc	r2, r2, r2
4000752c:	20400f81 	subcs	r0, r0, r1, lsl #31
40007530:	e1500f01 	cmp	r0, r1, lsl #30
40007534:	e0a22002 	adc	r2, r2, r2
40007538:	20400f01 	subcs	r0, r0, r1, lsl #30
4000753c:	e1500e81 	cmp	r0, r1, lsl #29
40007540:	e0a22002 	adc	r2, r2, r2
40007544:	20400e81 	subcs	r0, r0, r1, lsl #29
40007548:	e1500e01 	cmp	r0, r1, lsl #28
4000754c:	e0a22002 	adc	r2, r2, r2
40007550:	20400e01 	subcs	r0, r0, r1, lsl #28
40007554:	e1500d81 	cmp	r0, r1, lsl #27
40007558:	e0a22002 	adc	r2, r2, r2
4000755c:	20400d81 	subcs	r0, r0, r1, lsl #27
40007560:	e1500d01 	cmp	r0, r1, lsl #26
40007564:	e0a22002 	adc	r2, r2, r2
40007568:	20400d01 	subcs	r0, r0, r1, lsl #26
4000756c:	e1500c81 	cmp	r0, r1, lsl #25
40007570:	e0a22002 	adc	r2, r2, r2
40007574:	20400c81 	subcs	r0, r0, r1, lsl #25
40007578:	e1500c01 	cmp	r0, r1, lsl #24
4000757c:	e0a22002 	adc	r2, r2, r2
40007580:	20400c01 	subcs	r0, r0, r1, lsl #24
40007584:	e1500b81 	cmp	r0, r1, lsl #23
40007588:	e0a22002 	adc	r2, r2, r2
4000758c:	20400b81 	subcs	r0, r0, r1, lsl #23
40007590:	e1500b01 	cmp	r0, r1, lsl #22
40007594:	e0a22002 	adc	r2, r2, r2
40007598:	20400b01 	subcs	r0, r0, r1, lsl #22
4000759c:	e1500a81 	cmp	r0, r1, lsl #21
400075a0:	e0a22002 	adc	r2, r2, r2
400075a4:	20400a81 	subcs	r0, r0, r1, lsl #21
400075a8:	e1500a01 	cmp	r0, r1, lsl #20
400075ac:	e0a22002 	adc	r2, r2, r2
400075b0:	20400a01 	subcs	r0, r0, r1, lsl #20
400075b4:	e1500981 	cmp	r0, r1, lsl #19
400075b8:	e0a22002 	adc	r2, r2, r2
400075bc:	20400981 	subcs	r0, r0, r1, lsl #19
400075c0:	e1500901 	cmp	r0, r1, lsl #18
400075c4:	e0a22002 	adc	r2, r2, r2
400075c8:	20400901 	subcs	r0, r0, r1, lsl #18
400075cc:	e1500881 	cmp	r0, r1, lsl #17
400075d0:	e0a22002 	adc	r2, r2, r2
400075d4:	20400881 	subcs	r0, r0, r1, lsl #17
400075d8:	e1500801 	cmp	r0, r1, lsl #16
400075dc:	e0a22002 	adc	r2, r2, r2
400075e0:	20400801 	subcs	r0, r0, r1, lsl #16
400075e4:	e1500781 	cmp	r0, r1, lsl #15
400075e8:	e0a22002 	adc	r2, r2, r2
400075ec:	20400781 	subcs	r0, r0, r1, lsl #15
400075f0:	e1500701 	cmp	r0, r1, lsl #14
400075f4:	e0a22002 	adc	r2, r2, r2
400075f8:	20400701 	subcs	r0, r0, r1, lsl #14
400075fc:	e1500681 	cmp	r0, r1, lsl #13
40007600:	e0a22002 	adc	r2, r2, r2
40007604:	20400681 	subcs	r0, r0, r1, lsl #13
40007608:	e1500601 	cmp	r0, r1, lsl #12
4000760c:	e0a22002 	adc	r2, r2, r2
40007610:	20400601 	subcs	r0, r0, r1, lsl #12
40007614:	e1500581 	cmp	r0, r1, lsl #11
40007618:	e0a22002 	adc	r2, r2, r2
4000761c:	20400581 	subcs	r0, r0, r1, lsl #11
40007620:	e1500501 	cmp	r0, r1, lsl #10
40007624:	e0a22002 	adc	r2, r2, r2
40007628:	20400501 	subcs	r0, r0, r1, lsl #10
4000762c:	e1500481 	cmp	r0, r1, lsl #9
40007630:	e0a22002 	adc	r2, r2, r2
40007634:	20400481 	subcs	r0, r0, r1, lsl #9
40007638:	e1500401 	cmp	r0, r1, lsl #8
4000763c:	e0a22002 	adc	r2, r2, r2
40007640:	20400401 	subcs	r0, r0, r1, lsl #8
40007644:	e1500381 	cmp	r0, r1, lsl #7
40007648:	e0a22002 	adc	r2, r2, r2
4000764c:	20400381 	subcs	r0, r0, r1, lsl #7
40007650:	e1500301 	cmp	r0, r1, lsl #6
40007654:	e0a22002 	adc	r2, r2, r2
40007658:	20400301 	subcs	r0, r0, r1, lsl #6
4000765c:	e1500281 	cmp	r0, r1, lsl #5
40007660:	e0a22002 	adc	r2, r2, r2
40007664:	20400281 	subcs	r0, r0, r1, lsl #5
40007668:	e1500201 	cmp	r0, r1, lsl #4
4000766c:	e0a22002 	adc	r2, r2, r2
40007670:	20400201 	subcs	r0, r0, r1, lsl #4
40007674:	e1500181 	cmp	r0, r1, lsl #3
40007678:	e0a22002 	adc	r2, r2, r2
4000767c:	20400181 	subcs	r0, r0, r1, lsl #3
40007680:	e1500101 	cmp	r0, r1, lsl #2
40007684:	e0a22002 	adc	r2, r2, r2
40007688:	20400101 	subcs	r0, r0, r1, lsl #2
4000768c:	e1500081 	cmp	r0, r1, lsl #1
40007690:	e0a22002 	adc	r2, r2, r2
40007694:	20400081 	subcs	r0, r0, r1, lsl #1
40007698:	e1500001 	cmp	r0, r1
4000769c:	e0a22002 	adc	r2, r2, r2
400076a0:	20400001 	subcs	r0, r0, r1
400076a4:	e1a00002 	mov	r0, r2
400076a8:	e12fff1e 	bx	lr
400076ac:	03a00001 	moveq	r0, #1
400076b0:	13a00000 	movne	r0, #0
400076b4:	e12fff1e 	bx	lr
400076b8:	e16f2f11 	clz	r2, r1
400076bc:	e262201f 	rsb	r2, r2, #31
400076c0:	e1a00230 	lsr	r0, r0, r2
400076c4:	e12fff1e 	bx	lr
400076c8:	e3500000 	cmp	r0, #0
400076cc:	13e00000 	mvnne	r0, #0
400076d0:	ea000097 	b	40007934 <__aeabi_idiv0>

400076d4 <__aeabi_uidivmod>:
__aeabi_uidivmod():
400076d4:	e3510000 	cmp	r1, #0
400076d8:	0afffffa 	beq	400076c8 <__aeabi_uidiv+0x1e0>
400076dc:	e92d4003 	push	{r0, r1, lr}
400076e0:	ebffff80 	bl	400074e8 <__aeabi_uidiv>
400076e4:	e8bd4006 	pop	{r1, r2, lr}
400076e8:	e0030092 	mul	r3, r2, r0
400076ec:	e0411003 	sub	r1, r1, r3
400076f0:	e12fff1e 	bx	lr

400076f4 <__aeabi_idiv>:
__divsi3():
400076f4:	e3510000 	cmp	r1, #0
400076f8:	0a000081 	beq	40007904 <.divsi3_skip_div0_test+0x208>

400076fc <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400076fc:	e020c001 	eor	ip, r0, r1
40007700:	42611000 	rsbmi	r1, r1, #0
40007704:	e2512001 	subs	r2, r1, #1
40007708:	0a000070 	beq	400078d0 <.divsi3_skip_div0_test+0x1d4>
4000770c:	e1b03000 	movs	r3, r0
40007710:	42603000 	rsbmi	r3, r0, #0
40007714:	e1530001 	cmp	r3, r1
40007718:	9a00006f 	bls	400078dc <.divsi3_skip_div0_test+0x1e0>
4000771c:	e1110002 	tst	r1, r2
40007720:	0a000071 	beq	400078ec <.divsi3_skip_div0_test+0x1f0>
40007724:	e16f2f13 	clz	r2, r3
40007728:	e16f0f11 	clz	r0, r1
4000772c:	e0402002 	sub	r2, r0, r2
40007730:	e272201f 	rsbs	r2, r2, #31
40007734:	10822082 	addne	r2, r2, r2, lsl #1
40007738:	e3a00000 	mov	r0, #0
4000773c:	108ff102 	addne	pc, pc, r2, lsl #2
40007740:	e1a00000 	nop			; (mov r0, r0)
40007744:	e1530f81 	cmp	r3, r1, lsl #31
40007748:	e0a00000 	adc	r0, r0, r0
4000774c:	20433f81 	subcs	r3, r3, r1, lsl #31
40007750:	e1530f01 	cmp	r3, r1, lsl #30
40007754:	e0a00000 	adc	r0, r0, r0
40007758:	20433f01 	subcs	r3, r3, r1, lsl #30
4000775c:	e1530e81 	cmp	r3, r1, lsl #29
40007760:	e0a00000 	adc	r0, r0, r0
40007764:	20433e81 	subcs	r3, r3, r1, lsl #29
40007768:	e1530e01 	cmp	r3, r1, lsl #28
4000776c:	e0a00000 	adc	r0, r0, r0
40007770:	20433e01 	subcs	r3, r3, r1, lsl #28
40007774:	e1530d81 	cmp	r3, r1, lsl #27
40007778:	e0a00000 	adc	r0, r0, r0
4000777c:	20433d81 	subcs	r3, r3, r1, lsl #27
40007780:	e1530d01 	cmp	r3, r1, lsl #26
40007784:	e0a00000 	adc	r0, r0, r0
40007788:	20433d01 	subcs	r3, r3, r1, lsl #26
4000778c:	e1530c81 	cmp	r3, r1, lsl #25
40007790:	e0a00000 	adc	r0, r0, r0
40007794:	20433c81 	subcs	r3, r3, r1, lsl #25
40007798:	e1530c01 	cmp	r3, r1, lsl #24
4000779c:	e0a00000 	adc	r0, r0, r0
400077a0:	20433c01 	subcs	r3, r3, r1, lsl #24
400077a4:	e1530b81 	cmp	r3, r1, lsl #23
400077a8:	e0a00000 	adc	r0, r0, r0
400077ac:	20433b81 	subcs	r3, r3, r1, lsl #23
400077b0:	e1530b01 	cmp	r3, r1, lsl #22
400077b4:	e0a00000 	adc	r0, r0, r0
400077b8:	20433b01 	subcs	r3, r3, r1, lsl #22
400077bc:	e1530a81 	cmp	r3, r1, lsl #21
400077c0:	e0a00000 	adc	r0, r0, r0
400077c4:	20433a81 	subcs	r3, r3, r1, lsl #21
400077c8:	e1530a01 	cmp	r3, r1, lsl #20
400077cc:	e0a00000 	adc	r0, r0, r0
400077d0:	20433a01 	subcs	r3, r3, r1, lsl #20
400077d4:	e1530981 	cmp	r3, r1, lsl #19
400077d8:	e0a00000 	adc	r0, r0, r0
400077dc:	20433981 	subcs	r3, r3, r1, lsl #19
400077e0:	e1530901 	cmp	r3, r1, lsl #18
400077e4:	e0a00000 	adc	r0, r0, r0
400077e8:	20433901 	subcs	r3, r3, r1, lsl #18
400077ec:	e1530881 	cmp	r3, r1, lsl #17
400077f0:	e0a00000 	adc	r0, r0, r0
400077f4:	20433881 	subcs	r3, r3, r1, lsl #17
400077f8:	e1530801 	cmp	r3, r1, lsl #16
400077fc:	e0a00000 	adc	r0, r0, r0
40007800:	20433801 	subcs	r3, r3, r1, lsl #16
40007804:	e1530781 	cmp	r3, r1, lsl #15
40007808:	e0a00000 	adc	r0, r0, r0
4000780c:	20433781 	subcs	r3, r3, r1, lsl #15
40007810:	e1530701 	cmp	r3, r1, lsl #14
40007814:	e0a00000 	adc	r0, r0, r0
40007818:	20433701 	subcs	r3, r3, r1, lsl #14
4000781c:	e1530681 	cmp	r3, r1, lsl #13
40007820:	e0a00000 	adc	r0, r0, r0
40007824:	20433681 	subcs	r3, r3, r1, lsl #13
40007828:	e1530601 	cmp	r3, r1, lsl #12
4000782c:	e0a00000 	adc	r0, r0, r0
40007830:	20433601 	subcs	r3, r3, r1, lsl #12
40007834:	e1530581 	cmp	r3, r1, lsl #11
40007838:	e0a00000 	adc	r0, r0, r0
4000783c:	20433581 	subcs	r3, r3, r1, lsl #11
40007840:	e1530501 	cmp	r3, r1, lsl #10
40007844:	e0a00000 	adc	r0, r0, r0
40007848:	20433501 	subcs	r3, r3, r1, lsl #10
4000784c:	e1530481 	cmp	r3, r1, lsl #9
40007850:	e0a00000 	adc	r0, r0, r0
40007854:	20433481 	subcs	r3, r3, r1, lsl #9
40007858:	e1530401 	cmp	r3, r1, lsl #8
4000785c:	e0a00000 	adc	r0, r0, r0
40007860:	20433401 	subcs	r3, r3, r1, lsl #8
40007864:	e1530381 	cmp	r3, r1, lsl #7
40007868:	e0a00000 	adc	r0, r0, r0
4000786c:	20433381 	subcs	r3, r3, r1, lsl #7
40007870:	e1530301 	cmp	r3, r1, lsl #6
40007874:	e0a00000 	adc	r0, r0, r0
40007878:	20433301 	subcs	r3, r3, r1, lsl #6
4000787c:	e1530281 	cmp	r3, r1, lsl #5
40007880:	e0a00000 	adc	r0, r0, r0
40007884:	20433281 	subcs	r3, r3, r1, lsl #5
40007888:	e1530201 	cmp	r3, r1, lsl #4
4000788c:	e0a00000 	adc	r0, r0, r0
40007890:	20433201 	subcs	r3, r3, r1, lsl #4
40007894:	e1530181 	cmp	r3, r1, lsl #3
40007898:	e0a00000 	adc	r0, r0, r0
4000789c:	20433181 	subcs	r3, r3, r1, lsl #3
400078a0:	e1530101 	cmp	r3, r1, lsl #2
400078a4:	e0a00000 	adc	r0, r0, r0
400078a8:	20433101 	subcs	r3, r3, r1, lsl #2
400078ac:	e1530081 	cmp	r3, r1, lsl #1
400078b0:	e0a00000 	adc	r0, r0, r0
400078b4:	20433081 	subcs	r3, r3, r1, lsl #1
400078b8:	e1530001 	cmp	r3, r1
400078bc:	e0a00000 	adc	r0, r0, r0
400078c0:	20433001 	subcs	r3, r3, r1
400078c4:	e35c0000 	cmp	ip, #0
400078c8:	42600000 	rsbmi	r0, r0, #0
400078cc:	e12fff1e 	bx	lr
400078d0:	e13c0000 	teq	ip, r0
400078d4:	42600000 	rsbmi	r0, r0, #0
400078d8:	e12fff1e 	bx	lr
400078dc:	33a00000 	movcc	r0, #0
400078e0:	01a00fcc 	asreq	r0, ip, #31
400078e4:	03800001 	orreq	r0, r0, #1
400078e8:	e12fff1e 	bx	lr
400078ec:	e16f2f11 	clz	r2, r1
400078f0:	e262201f 	rsb	r2, r2, #31
400078f4:	e35c0000 	cmp	ip, #0
400078f8:	e1a00233 	lsr	r0, r3, r2
400078fc:	42600000 	rsbmi	r0, r0, #0
40007900:	e12fff1e 	bx	lr
40007904:	e3500000 	cmp	r0, #0
40007908:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
4000790c:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
40007910:	ea000007 	b	40007934 <__aeabi_idiv0>

40007914 <__aeabi_idivmod>:
__aeabi_idivmod():
40007914:	e3510000 	cmp	r1, #0
40007918:	0afffff9 	beq	40007904 <.divsi3_skip_div0_test+0x208>
4000791c:	e92d4003 	push	{r0, r1, lr}
40007920:	ebffff75 	bl	400076fc <.divsi3_skip_div0_test>
40007924:	e8bd4006 	pop	{r1, r2, lr}
40007928:	e0030092 	mul	r3, r2, r0
4000792c:	e0411003 	sub	r1, r1, r3
40007930:	e12fff1e 	bx	lr

40007934 <__aeabi_idiv0>:
__aeabi_idiv0():
40007934:	e12fff1e 	bx	lr

40007938 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
40007938:	b480      	push	{r7}
4000793a:	b085      	sub	sp, #20
4000793c:	af00      	add	r7, sp, #0
4000793e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
40007940:	687b      	ldr	r3, [r7, #4]
40007942:	681b      	ldr	r3, [r3, #0]
40007944:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
40007946:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
40007948:	4618      	mov	r0, r3
4000794a:	f107 0714 	add.w	r7, r7, #20
4000794e:	46bd      	mov	sp, r7
40007950:	bc80      	pop	{r7}
40007952:	4770      	bx	lr

40007954 <ddr3PrintVersion>:
ddr3PrintVersion():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:106
40007954:	b580      	push	{r7, lr}
40007956:	af00      	add	r7, sp, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:107
40007958:	4b04      	ldr	r3, [pc, #16]	; (4000796c <ddr3PrintVersion+0x18>)
4000795a:	447b      	add	r3, pc
4000795c:	4618      	mov	r0, r3
4000795e:	f7fd f9d1 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:108
40007962:	46bd      	mov	sp, r7
40007964:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40007968:	4770      	bx	lr
4000796a:	bf00      	nop
4000796c:	00006082 	andeq	r6, r0, r2, lsl #1

40007970 <ddr3HwTraining>:
ddr3HwTraining():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:112
40007970:	b590      	push	{r4, r7, lr}
40007972:	f6ad 0d5c 	subw	sp, sp, #2140	; 0x85c
40007976:	af02      	add	r7, sp, #8
40007978:	f107 040c 	add.w	r4, r7, #12
4000797c:	6020      	str	r0, [r4, #0]
4000797e:	f107 0008 	add.w	r0, r7, #8
40007982:	6001      	str	r1, [r0, #0]
40007984:	f107 0104 	add.w	r1, r7, #4
40007988:	600a      	str	r2, [r1, #0]
4000798a:	463a      	mov	r2, r7
4000798c:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:115
4000798e:	f04f 0300 	mov.w	r3, #0
40007992:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:117
40007996:	f04f 0300 	mov.w	r3, #0
4000799a:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:118
4000799e:	f04f 0301 	mov.w	r3, #1
400079a2:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:120
400079a6:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
400079aa:	2b00      	cmp	r3, #0
400079ac:	d005      	beq.n	400079ba <ddr3HwTraining+0x4a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:121
400079ae:	f8df 35d8 	ldr.w	r3, [pc, #1496]	; 40007f88 <ddr3HwTraining+0x618>
400079b2:	447b      	add	r3, pc
400079b4:	4618      	mov	r0, r3
400079b6:	f7fd f9a5 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:123
400079ba:	f107 0310 	add.w	r3, r7, #16
400079be:	461a      	mov	r2, r3
400079c0:	f640 032c 	movw	r3, #2092	; 0x82c
400079c4:	4610      	mov	r0, r2
400079c6:	f04f 0100 	mov.w	r1, #0
400079ca:	461a      	mov	r2, r3
400079cc:	f7fd f8be 	bl	40004b4c <memset>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:124
400079d0:	f7fc ff78 	bl	400048c4 <ddr3GetCSNumFromReg>
400079d4:	4603      	mov	r3, r0
400079d6:	461a      	mov	r2, r3
400079d8:	f107 0310 	add.w	r3, r7, #16
400079dc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:125
400079de:	f7fc ff9b 	bl	40004918 <ddr3GetCSEnaFromReg>
400079e2:	4603      	mov	r3, r0
400079e4:	461a      	mov	r2, r3
400079e6:	f107 0310 	add.w	r3, r7, #16
400079ea:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:126
400079ec:	f107 0310 	add.w	r3, r7, #16
400079f0:	f107 020c 	add.w	r2, r7, #12
400079f4:	6812      	ldr	r2, [r2, #0]
400079f6:	611a      	str	r2, [r3, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:127
400079f8:	f107 0310 	add.w	r3, r7, #16
400079fc:	f107 0208 	add.w	r2, r7, #8
40007a00:	6812      	ldr	r2, [r2, #0]
40007a02:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:128
40007a04:	f107 0308 	add.w	r3, r7, #8
40007a08:	681b      	ldr	r3, [r3, #0]
40007a0a:	ea4f 02d3 	mov.w	r2, r3, lsr #3
40007a0e:	f107 0310 	add.w	r3, r7, #16
40007a12:	609a      	str	r2, [r3, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:129
40007a14:	f107 0310 	add.w	r3, r7, #16
40007a18:	f04f 0200 	mov.w	r2, #0
40007a1c:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:130
40007a20:	f107 0310 	add.w	r3, r7, #16
40007a24:	f04f 0200 	mov.w	r2, #0
40007a28:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:132
40007a2c:	f107 0310 	add.w	r3, r7, #16
40007a30:	f04f 0201 	mov.w	r2, #1
40007a34:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:135
40007a38:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40007a3c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007a40:	f7ff ff7a 	bl	40007938 <MV_MEMIO_LE32_READ>
40007a44:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:136
40007a48:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007a4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
40007a50:	2b00      	cmp	r3, #0
40007a52:	d012      	beq.n	40007a7a <ddr3HwTraining+0x10a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:137
40007a54:	f107 0310 	add.w	r3, r7, #16
40007a58:	f04f 0201 	mov.w	r2, #1
40007a5c:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:138
40007a5e:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007a62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
40007a66:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:139
40007a6a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40007a6e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40007a72:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
40007a76:	601a      	str	r2, [r3, #0]
40007a78:	e004      	b.n	40007a84 <ddr3HwTraining+0x114>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:141
40007a7a:	f107 0310 	add.w	r3, r7, #16
40007a7e:	f04f 0200 	mov.w	r2, #0
40007a82:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:143
40007a84:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
40007a88:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007a8c:	f7ff ff54 	bl	40007938 <MV_MEMIO_LE32_READ>
40007a90:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:144
40007a94:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
40007a9c:	2b00      	cmp	r3, #0
40007a9e:	d006      	beq.n	40007aae <ddr3HwTraining+0x13e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:145
40007aa0:	f107 0310 	add.w	r3, r7, #16
40007aa4:	f04f 0201 	mov.w	r2, #1
40007aa8:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
40007aac:	e005      	b.n	40007aba <ddr3HwTraining+0x14a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:147
40007aae:	f107 0310 	add.w	r3, r7, #16
40007ab2:	f04f 0200 	mov.w	r2, #0
40007ab6:	f8c3 2828 	str.w	r2, [r3, #2088]	; 0x828
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:149
40007aba:	f107 0308 	add.w	r3, r7, #8
40007abe:	681b      	ldr	r3, [r3, #0]
40007ac0:	ea4f 02d3 	mov.w	r2, r3, lsr #3
40007ac4:	f107 0310 	add.w	r3, r7, #16
40007ac8:	699b      	ldr	r3, [r3, #24]
40007aca:	18d2      	adds	r2, r2, r3
40007acc:	f107 0310 	add.w	r3, r7, #16
40007ad0:	60da      	str	r2, [r3, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:152
40007ad2:	f241 4004 	movw	r0, #5124	; 0x1404
40007ad6:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007ada:	f7ff ff2d 	bl	40007938 <MV_MEMIO_LE32_READ>
40007ade:	f8c7 083c 	str.w	r0, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:153
40007ae2:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007ae6:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40007aea:	f003 0203 	and.w	r2, r3, #3
40007aee:	f107 0310 	add.w	r3, r7, #16
40007af2:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:157
40007af6:	f241 50d0 	movw	r0, #5584	; 0x15d0
40007afa:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007afe:	f7ff ff1b 	bl	40007938 <MV_MEMIO_LE32_READ>
40007b02:	4603      	mov	r3, r0
40007b04:	ea4f 0393 	mov.w	r3, r3, lsr #2
40007b08:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:162
40007b0c:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007b10:	ea4f 0353 	mov.w	r3, r3, lsr #1
40007b14:	f003 020e 	and.w	r2, r3, #14
40007b18:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007b1c:	f003 0301 	and.w	r3, r3, #1
40007b20:	4313      	orrs	r3, r2
40007b22:	f003 030f 	and.w	r3, r3, #15
40007b26:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:163
40007b2a:	f8d7 083c 	ldr.w	r0, [r7, #2108]	; 0x83c
40007b2e:	f7fc fe79 	bl	40004824 <ddr3ValidCLtoCL>
40007b32:	4602      	mov	r2, r0
40007b34:	f107 0310 	add.w	r3, r7, #16
40007b38:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:167
40007b3c:	f241 50d8 	movw	r0, #5592	; 0x15d8
40007b40:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007b44:	f7ff fef8 	bl	40007938 <MV_MEMIO_LE32_READ>
40007b48:	4603      	mov	r3, r0
40007b4a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
40007b4e:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:172
40007b52:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
40007b56:	f003 0307 	and.w	r3, r3, #7
40007b5a:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:173
40007b5e:	f107 0310 	add.w	r3, r7, #16
40007b62:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
40007b66:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:175
40007b6a:	f107 0310 	add.w	r3, r7, #16
40007b6e:	691b      	ldr	r3, [r3, #16]
40007b70:	2b05      	cmp	r3, #5
40007b72:	d903      	bls.n	40007b7c <ddr3HwTraining+0x20c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:176
40007b74:	f04f 0301 	mov.w	r3, #1
40007b78:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:178
40007b7c:	f107 0310 	add.w	r3, r7, #16
40007b80:	691b      	ldr	r3, [r3, #16]
40007b82:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:181
40007b86:	f107 0310 	add.w	r3, r7, #16
40007b8a:	4618      	mov	r0, r3
40007b8c:	f003 f8ca 	bl	4000ad24 <mvSysXorInit>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:184
40007b90:	f241 5024 	movw	r0, #5412	; 0x1524
40007b94:	f2cd 0000 	movt	r0, #53248	; 0xd000
40007b98:	f7ff fece 	bl	40007938 <MV_MEMIO_LE32_READ>
40007b9c:	4603      	mov	r3, r0
40007b9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
40007ba2:	2b00      	cmp	r3, #0
40007ba4:	d003      	beq.n	40007bae <ddr3HwTraining+0x23e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:185
40007ba6:	f04f 0301 	mov.w	r3, #1
40007baa:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:201
40007bae:	f107 0304 	add.w	r3, r7, #4
40007bb2:	681b      	ldr	r3, [r3, #0]
40007bb4:	2b00      	cmp	r3, #0
40007bb6:	f040 819b 	bne.w	40007ef0 <ddr3HwTraining+0x580>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:203
40007bba:	f107 0310 	add.w	r3, r7, #16
40007bbe:	691b      	ldr	r3, [r3, #16]
40007bc0:	2b00      	cmp	r3, #0
40007bc2:	d046      	beq.n	40007c52 <ddr3HwTraining+0x2e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:204
40007bc4:	f04f 0300 	mov.w	r3, #0
40007bc8:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:205
40007bcc:	f04f 0300 	mov.w	r3, #0
40007bd0:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:207
40007bd4:	f107 0310 	add.w	r3, r7, #16
40007bd8:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
40007bdc:	2b01      	cmp	r3, #1
40007bde:	d103      	bne.n	40007be8 <ddr3HwTraining+0x278>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:208
40007be0:	f04f 0301 	mov.w	r3, #1
40007be4:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:210
40007be8:	f107 0310 	add.w	r3, r7, #16
40007bec:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007bf0:	4619      	mov	r1, r3
40007bf2:	f003 fe29 	bl	4000b848 <ddr3DfsHigh2Low>
40007bf6:	4603      	mov	r3, r0
40007bf8:	2b00      	cmp	r3, #0
40007bfa:	d007      	beq.n	40007c0c <ddr3HwTraining+0x29c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:212
40007bfc:	4be3      	ldr	r3, [pc, #908]	; (40007f8c <ddr3HwTraining+0x61c>)
40007bfe:	447b      	add	r3, pc
40007c00:	4618      	mov	r0, r3
40007c02:	f7fd f87f 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:213
40007c06:	f04f 0301 	mov.w	r3, #1
40007c0a:	e1b3      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:215
40007c0c:	f107 0310 	add.w	r3, r7, #16
40007c10:	f8d3 3828 	ldr.w	r3, [r3, #2088]	; 0x828
40007c14:	2b01      	cmp	r3, #1
40007c16:	d112      	bne.n	40007c3e <ddr3HwTraining+0x2ce>
40007c18:	f8d7 386c 	ldr.w	r3, [r7, #2156]	; 0x86c
40007c1c:	2b00      	cmp	r3, #0
40007c1e:	d10e      	bne.n	40007c3e <ddr3HwTraining+0x2ce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:216
40007c20:	f107 0310 	add.w	r3, r7, #16
40007c24:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007c28:	4619      	mov	r1, r3
40007c2a:	f002 fa3f 	bl	4000a0ac <ddr3WriteLevelingHwRegDIMM>
40007c2e:	4603      	mov	r3, r0
40007c30:	2b00      	cmp	r3, #0
40007c32:	d004      	beq.n	40007c3e <ddr3HwTraining+0x2ce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:217
40007c34:	4bd6      	ldr	r3, [pc, #856]	; (40007f90 <ddr3HwTraining+0x620>)
40007c36:	447b      	add	r3, pc
40007c38:	4618      	mov	r0, r3
40007c3a:	f7fd f863 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:221
40007c3e:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007c42:	2b00      	cmp	r3, #0
40007c44:	d03d      	beq.n	40007cc2 <ddr3HwTraining+0x352>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:222
40007c46:	4bd3      	ldr	r3, [pc, #844]	; (40007f94 <ddr3HwTraining+0x624>)
40007c48:	447b      	add	r3, pc
40007c4a:	4618      	mov	r0, r3
40007c4c:	f7fd f85a 	bl	40004d04 <putstring>
40007c50:	e037      	b.n	40007cc2 <ddr3HwTraining+0x352>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:224
40007c52:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
40007c56:	2b00      	cmp	r3, #0
40007c58:	d12a      	bne.n	40007cb0 <ddr3HwTraining+0x340>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:228
40007c5a:	f107 0310 	add.w	r3, r7, #16
40007c5e:	685b      	ldr	r3, [r3, #4]
40007c60:	2b01      	cmp	r3, #1
40007c62:	d913      	bls.n	40007c8c <ddr3HwTraining+0x31c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:230
40007c64:	f107 0310 	add.w	r3, r7, #16
40007c68:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007c6c:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
40007c70:	461a      	mov	r2, r3
40007c72:	f002 fb77 	bl	4000a364 <ddr3WriteLevelingSw>
40007c76:	4603      	mov	r3, r0
40007c78:	2b00      	cmp	r3, #0
40007c7a:	d019      	beq.n	40007cb0 <ddr3HwTraining+0x340>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:231
40007c7c:	4bc6      	ldr	r3, [pc, #792]	; (40007f98 <ddr3HwTraining+0x628>)
40007c7e:	447b      	add	r3, pc
40007c80:	4618      	mov	r0, r3
40007c82:	f7fd f83f 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:232
40007c86:	f04f 0301 	mov.w	r3, #1
40007c8a:	e173      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:235
40007c8c:	f107 0310 	add.w	r3, r7, #16
40007c90:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007c94:	4619      	mov	r1, r3
40007c96:	f001 fe37 	bl	40009908 <ddr3WriteLevelingHw>
40007c9a:	4603      	mov	r3, r0
40007c9c:	2b00      	cmp	r3, #0
40007c9e:	d007      	beq.n	40007cb0 <ddr3HwTraining+0x340>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:236
40007ca0:	4bbe      	ldr	r3, [pc, #760]	; (40007f9c <ddr3HwTraining+0x62c>)
40007ca2:	447b      	add	r3, pc
40007ca4:	4618      	mov	r0, r3
40007ca6:	f7fd f82d 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:237
40007caa:	f04f 0301 	mov.w	r3, #1
40007cae:	e161      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:247
40007cb0:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007cb4:	2b00      	cmp	r3, #0
40007cb6:	d004      	beq.n	40007cc2 <ddr3HwTraining+0x352>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:248
40007cb8:	4bb9      	ldr	r3, [pc, #740]	; (40007fa0 <ddr3HwTraining+0x630>)
40007cba:	447b      	add	r3, pc
40007cbc:	4618      	mov	r0, r3
40007cbe:	f7fd f821 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:252
40007cc2:	f107 0310 	add.w	r3, r7, #16
40007cc6:	4618      	mov	r0, r3
40007cc8:	f000 fb50 	bl	4000836c <ddr3LoadHWPatterns>
40007ccc:	4603      	mov	r3, r0
40007cce:	2b00      	cmp	r3, #0
40007cd0:	d007      	beq.n	40007ce2 <ddr3HwTraining+0x372>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:253
40007cd2:	4bb4      	ldr	r3, [pc, #720]	; (40007fa4 <ddr3HwTraining+0x634>)
40007cd4:	447b      	add	r3, pc
40007cd6:	4618      	mov	r0, r3
40007cd8:	f7fd f814 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:254
40007cdc:	f04f 0301 	mov.w	r3, #1
40007ce0:	e148      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:258
40007ce2:	f107 0310 	add.w	r3, r7, #16
40007ce6:	691b      	ldr	r3, [r3, #16]
40007ce8:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:259
40007cec:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
40007cf0:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:262
40007cf4:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
40007cf8:	2b00      	cmp	r3, #0
40007cfa:	d007      	beq.n	40007d0c <ddr3HwTraining+0x39c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:263
40007cfc:	f04f 0302 	mov.w	r3, #2
40007d00:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:264
40007d04:	f04f 0300 	mov.w	r3, #0
40007d08:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:267
40007d0c:	f04f 0300 	mov.w	r3, #0
40007d10:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:269
40007d14:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
40007d18:	2b00      	cmp	r3, #0
40007d1a:	d013      	beq.n	40007d44 <ddr3HwTraining+0x3d4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:270
40007d1c:	f107 0310 	add.w	r3, r7, #16
40007d20:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007d24:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
40007d28:	461a      	mov	r2, r3
40007d2a:	f004 f873 	bl	4000be14 <ddr3DfsLow2High>
40007d2e:	4603      	mov	r3, r0
40007d30:	2b00      	cmp	r3, #0
40007d32:	d007      	beq.n	40007d44 <ddr3HwTraining+0x3d4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:271
40007d34:	4b9c      	ldr	r3, [pc, #624]	; (40007fa8 <ddr3HwTraining+0x638>)
40007d36:	447b      	add	r3, pc
40007d38:	4618      	mov	r0, r3
40007d3a:	f7fc ffe3 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:272
40007d3e:	f04f 0301 	mov.w	r3, #1
40007d42:	e117      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:275
40007d44:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007d48:	2b00      	cmp	r3, #0
40007d4a:	d004      	beq.n	40007d56 <ddr3HwTraining+0x3e6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:276
40007d4c:	4b97      	ldr	r3, [pc, #604]	; (40007fac <ddr3HwTraining+0x63c>)
40007d4e:	447b      	add	r3, pc
40007d50:	4618      	mov	r0, r3
40007d52:	f7fc ffd7 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:279
40007d56:	f8d7 3864 	ldr.w	r3, [r7, #2148]	; 0x864
40007d5a:	2b00      	cmp	r3, #0
40007d5c:	d133      	bne.n	40007dc6 <ddr3HwTraining+0x456>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:282
40007d5e:	f107 0310 	add.w	r3, r7, #16
40007d62:	685b      	ldr	r3, [r3, #4]
40007d64:	2b01      	cmp	r3, #1
40007d66:	d913      	bls.n	40007d90 <ddr3HwTraining+0x420>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:283
40007d68:	f107 0310 	add.w	r3, r7, #16
40007d6c:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007d70:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
40007d74:	461a      	mov	r2, r3
40007d76:	f002 faf5 	bl	4000a364 <ddr3WriteLevelingSw>
40007d7a:	4603      	mov	r3, r0
40007d7c:	2b00      	cmp	r3, #0
40007d7e:	d019      	beq.n	40007db4 <ddr3HwTraining+0x444>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:284
40007d80:	4b8b      	ldr	r3, [pc, #556]	; (40007fb0 <ddr3HwTraining+0x640>)
40007d82:	447b      	add	r3, pc
40007d84:	4618      	mov	r0, r3
40007d86:	f7fc ffbd 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:285
40007d8a:	f04f 0301 	mov.w	r3, #1
40007d8e:	e0f1      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:288
40007d90:	f107 0310 	add.w	r3, r7, #16
40007d94:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007d98:	4619      	mov	r1, r3
40007d9a:	f001 fdb5 	bl	40009908 <ddr3WriteLevelingHw>
40007d9e:	4603      	mov	r3, r0
40007da0:	2b00      	cmp	r3, #0
40007da2:	d007      	beq.n	40007db4 <ddr3HwTraining+0x444>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:289
40007da4:	4b83      	ldr	r3, [pc, #524]	; (40007fb4 <ddr3HwTraining+0x644>)
40007da6:	447b      	add	r3, pc
40007da8:	4618      	mov	r0, r3
40007daa:	f7fc ffab 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:290
40007dae:	f04f 0301 	mov.w	r3, #1
40007db2:	e0df      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:299
40007db4:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007db8:	2b00      	cmp	r3, #0
40007dba:	d004      	beq.n	40007dc6 <ddr3HwTraining+0x456>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:300
40007dbc:	4b7e      	ldr	r3, [pc, #504]	; (40007fb8 <ddr3HwTraining+0x648>)
40007dbe:	447b      	add	r3, pc
40007dc0:	4618      	mov	r0, r3
40007dc2:	f7fc ff9f 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:305
40007dc6:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
40007dca:	2b02      	cmp	r3, #2
40007dcc:	d119      	bne.n	40007e02 <ddr3HwTraining+0x492>
40007dce:	f107 0310 	add.w	r3, r7, #16
40007dd2:	f8d3 3820 	ldr.w	r3, [r3, #2080]	; 0x820
40007dd6:	2b00      	cmp	r3, #0
40007dd8:	d013      	beq.n	40007e02 <ddr3HwTraining+0x492>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:307
40007dda:	f107 0310 	add.w	r3, r7, #16
40007dde:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007de2:	f8d7 1840 	ldr.w	r1, [r7, #2112]	; 0x840
40007de6:	461a      	mov	r2, r3
40007de8:	f000 fd22 	bl	40008830 <ddr3ReadLevelingSw>
40007dec:	4603      	mov	r3, r0
40007dee:	2b00      	cmp	r3, #0
40007df0:	d019      	beq.n	40007e26 <ddr3HwTraining+0x4b6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:308
40007df2:	4b72      	ldr	r3, [pc, #456]	; (40007fbc <ddr3HwTraining+0x64c>)
40007df4:	447b      	add	r3, pc
40007df6:	4618      	mov	r0, r3
40007df8:	f7fc ff84 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:309
40007dfc:	f04f 0301 	mov.w	r3, #1
40007e00:	e0b8      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:313
40007e02:	f107 0310 	add.w	r3, r7, #16
40007e06:	f8d7 084c 	ldr.w	r0, [r7, #2124]	; 0x84c
40007e0a:	4619      	mov	r1, r3
40007e0c:	f000 fbe8 	bl	400085e0 <ddr3ReadLevelingHw>
40007e10:	4603      	mov	r3, r0
40007e12:	2b00      	cmp	r3, #0
40007e14:	d007      	beq.n	40007e26 <ddr3HwTraining+0x4b6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:314
40007e16:	4b6a      	ldr	r3, [pc, #424]	; (40007fc0 <ddr3HwTraining+0x650>)
40007e18:	447b      	add	r3, pc
40007e1a:	4618      	mov	r0, r3
40007e1c:	f7fc ff72 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:315
40007e20:	f04f 0301 	mov.w	r3, #1
40007e24:	e0a6      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:318
40007e26:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007e2a:	2b00      	cmp	r3, #0
40007e2c:	d004      	beq.n	40007e38 <ddr3HwTraining+0x4c8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:319
40007e2e:	4b65      	ldr	r3, [pc, #404]	; (40007fc4 <ddr3HwTraining+0x654>)
40007e30:	447b      	add	r3, pc
40007e32:	4618      	mov	r0, r3
40007e34:	f7fc ff66 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:321
40007e38:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
40007e3c:	2b02      	cmp	r3, #2
40007e3e:	d90f      	bls.n	40007e60 <ddr3HwTraining+0x4f0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:322
40007e40:	f107 0310 	add.w	r3, r7, #16
40007e44:	4618      	mov	r0, r3
40007e46:	f001 fe7f 	bl	40009b48 <ddr3WriteHiFreqSup>
40007e4a:	4603      	mov	r3, r0
40007e4c:	2b00      	cmp	r3, #0
40007e4e:	d007      	beq.n	40007e60 <ddr3HwTraining+0x4f0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:323
40007e50:	4b5d      	ldr	r3, [pc, #372]	; (40007fc8 <ddr3HwTraining+0x658>)
40007e52:	447b      	add	r3, pc
40007e54:	4618      	mov	r0, r3
40007e56:	f7fc ff55 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:324
40007e5a:	f04f 0301 	mov.w	r3, #1
40007e5e:	e089      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:327
40007e60:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007e64:	2b00      	cmp	r3, #0
40007e66:	d004      	beq.n	40007e72 <ddr3HwTraining+0x502>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:328
40007e68:	4b58      	ldr	r3, [pc, #352]	; (40007fcc <ddr3HwTraining+0x65c>)
40007e6a:	447b      	add	r3, pc
40007e6c:	4618      	mov	r0, r3
40007e6e:	f7fc ff49 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:347
40007e72:	f107 0310 	add.w	r3, r7, #16
40007e76:	691a      	ldr	r2, [r3, #16]
40007e78:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
40007e7c:	429a      	cmp	r2, r3
40007e7e:	f47f af30 	bne.w	40007ce2 <ddr3HwTraining+0x372>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:349
40007e82:	f107 0310 	add.w	r3, r7, #16
40007e86:	691b      	ldr	r3, [r3, #16]
40007e88:	2b02      	cmp	r3, #2
40007e8a:	d931      	bls.n	40007ef0 <ddr3HwTraining+0x580>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:350
40007e8c:	f107 0310 	add.w	r3, r7, #16
40007e90:	4618      	mov	r0, r3
40007e92:	f004 fb47 	bl	4000c524 <ddr3DqsCentralizationRx>
40007e96:	4603      	mov	r3, r0
40007e98:	2b00      	cmp	r3, #0
40007e9a:	d007      	beq.n	40007eac <ddr3HwTraining+0x53c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:351
40007e9c:	4b4c      	ldr	r3, [pc, #304]	; (40007fd0 <ddr3HwTraining+0x660>)
40007e9e:	447b      	add	r3, pc
40007ea0:	4618      	mov	r0, r3
40007ea2:	f7fc ff2f 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:352
40007ea6:	f04f 0301 	mov.w	r3, #1
40007eaa:	e063      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:355
40007eac:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007eb0:	2b00      	cmp	r3, #0
40007eb2:	d004      	beq.n	40007ebe <ddr3HwTraining+0x54e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:356
40007eb4:	4b47      	ldr	r3, [pc, #284]	; (40007fd4 <ddr3HwTraining+0x664>)
40007eb6:	447b      	add	r3, pc
40007eb8:	4618      	mov	r0, r3
40007eba:	f7fc ff23 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:357
40007ebe:	f107 0310 	add.w	r3, r7, #16
40007ec2:	4618      	mov	r0, r3
40007ec4:	f004 fbe0 	bl	4000c688 <ddr3DqsCentralizationTx>
40007ec8:	4603      	mov	r3, r0
40007eca:	2b00      	cmp	r3, #0
40007ecc:	d007      	beq.n	40007ede <ddr3HwTraining+0x56e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:358
40007ece:	4b42      	ldr	r3, [pc, #264]	; (40007fd8 <ddr3HwTraining+0x668>)
40007ed0:	447b      	add	r3, pc
40007ed2:	4618      	mov	r0, r3
40007ed4:	f7fc ff16 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:359
40007ed8:	f04f 0301 	mov.w	r3, #1
40007edc:	e04a      	b.n	40007f74 <ddr3HwTraining+0x604>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:361
40007ede:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007ee2:	2b00      	cmp	r3, #0
40007ee4:	d004      	beq.n	40007ef0 <ddr3HwTraining+0x580>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:362
40007ee6:	4b3d      	ldr	r3, [pc, #244]	; (40007fdc <ddr3HwTraining+0x66c>)
40007ee8:	447b      	add	r3, pc
40007eea:	4618      	mov	r0, r3
40007eec:	f7fc ff0a 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:372
40007ef0:	4b3b      	ldr	r3, [pc, #236]	; (40007fe0 <ddr3HwTraining+0x670>)
40007ef2:	447b      	add	r3, pc
40007ef4:	f107 0210 	add.w	r2, r7, #16
40007ef8:	4610      	mov	r0, r2
40007efa:	4798      	blx	r3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:374
40007efc:	f107 0310 	add.w	r3, r7, #16
40007f00:	699b      	ldr	r3, [r3, #24]
40007f02:	2b00      	cmp	r3, #0
40007f04:	d032      	beq.n	40007f6c <ddr3HwTraining+0x5fc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:376
40007f06:	f003 f811 	bl	4000af2c <mvSysXorFinish>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:377
40007f0a:	f107 0310 	add.w	r3, r7, #16
40007f0e:	f04f 0201 	mov.w	r2, #1
40007f12:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:378
40007f14:	f107 0310 	add.w	r3, r7, #16
40007f18:	f04f 0201 	mov.w	r2, #1
40007f1c:	605a      	str	r2, [r3, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:379
40007f1e:	f107 0310 	add.w	r3, r7, #16
40007f22:	4618      	mov	r0, r3
40007f24:	f002 fefe 	bl	4000ad24 <mvSysXorInit>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:380
40007f28:	463a      	mov	r2, r7
40007f2a:	f64b 63ef 	movw	r3, #48879	; 0xbeef
40007f2e:	f6cd 63ad 	movt	r3, #57005	; 0xdead
40007f32:	9300      	str	r3, [sp, #0]
40007f34:	f04f 0000 	mov.w	r0, #0
40007f38:	6811      	ldr	r1, [r2, #0]
40007f3a:	f8d7 2860 	ldr.w	r2, [r7, #2144]	; 0x860
40007f3e:	f64b 63ef 	movw	r3, #48879	; 0xbeef
40007f42:	f6cd 63ad 	movt	r3, #57005	; 0xdead
40007f46:	f003 f985 	bl	4000b254 <mvXorMemInit>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:382
40007f4a:	bf00      	nop
40007f4c:	f04f 0000 	mov.w	r0, #0
40007f50:	f003 faa4 	bl	4000b49c <mvXorStateGet>
40007f54:	4603      	mov	r3, r0
40007f56:	2b00      	cmp	r3, #0
40007f58:	d1f8      	bne.n	40007f4c <ddr3HwTraining+0x5dc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:383
40007f5a:	f8d7 3868 	ldr.w	r3, [r7, #2152]	; 0x868
40007f5e:	2b00      	cmp	r3, #0
40007f60:	d004      	beq.n	40007f6c <ddr3HwTraining+0x5fc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:384
40007f62:	4b20      	ldr	r3, [pc, #128]	; (40007fe4 <ddr3HwTraining+0x674>)
40007f64:	447b      	add	r3, pc
40007f66:	4618      	mov	r0, r3
40007f68:	f7fc fecc 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:388
40007f6c:	f002 ffde 	bl	4000af2c <mvSysXorFinish>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:390
40007f70:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:391
40007f74:	4618      	mov	r0, r3
40007f76:	f107 0754 	add.w	r7, r7, #84	; 0x54
40007f7a:	f507 6700 	add.w	r7, r7, #2048	; 0x800
40007f7e:	46bd      	mov	sp, r7
40007f80:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40007f84:	4770      	bx	lr
40007f86:	bf00      	nop
40007f88:	0000604e 	andeq	r6, r0, lr, asr #32
40007f8c:	00005e2a 	andeq	r5, r0, sl, lsr #28
40007f90:	00005e26 	andeq	r5, r0, r6, lsr #28
40007f94:	00005e4c 	andeq	r5, r0, ip, asr #28
40007f98:	00005e3e 	andeq	r5, r0, lr, lsr lr
40007f9c:	00005e52 	andeq	r5, r0, r2, asr lr
40007fa0:	00005e72 	andeq	r5, r0, r2, ror lr
40007fa4:	00005e80 	andeq	r5, r0, r0, lsl #29
40007fa8:	00005e56 	andeq	r5, r0, r6, asr lr
40007fac:	00005e72 	andeq	r5, r0, r2, ror lr
40007fb0:	00005d3a 	andeq	r5, r0, sl, lsr sp
40007fb4:	00005d4e 	andeq	r5, r0, lr, asr #26
40007fb8:	00005e2a 	andeq	r5, r0, sl, lsr #28
40007fbc:	00005e1c 	andeq	r5, r0, ip, lsl lr
40007fc0:	00005e30 	andeq	r5, r0, r0, lsr lr
40007fc4:	00005e50 	andeq	r5, r0, r0, asr lr
40007fc8:	00005e56 	andeq	r5, r0, r6, asr lr
40007fcc:	00005e7e 	andeq	r5, r0, lr, ror lr
40007fd0:	00005e72 	andeq	r5, r0, r2, ror lr
40007fd4:	00005e96 	muleq	r0, r6, lr
40007fd8:	00005ea4 	andeq	r5, r0, r4, lsr #29
40007fdc:	00005ec8 	andeq	r5, r0, r8, asr #29
40007fe0:	000000f3 	strdeq	r0, [r0], -r3
40007fe4:	00005e74 	andeq	r5, r0, r4, ror lr

40007fe8 <ddr3SetPerformanceParams>:
ddr3SetPerformanceParams():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:395
40007fe8:	b580      	push	{r7, lr}
40007fea:	b088      	sub	sp, #32
40007fec:	af00      	add	r7, sp, #0
40007fee:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:404
40007ff0:	687b      	ldr	r3, [r7, #4]
40007ff2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
40007ff6:	2b01      	cmp	r3, #1
40007ff8:	d803      	bhi.n	40008002 <ddr3SetPerformanceParams+0x1a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:405
40007ffa:	f04f 0302 	mov.w	r3, #2
40007ffe:	61fb      	str	r3, [r7, #28]
40008000:	e002      	b.n	40008008 <ddr3SetPerformanceParams+0x20>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:407
40008002:	f04f 0303 	mov.w	r3, #3
40008006:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:409
40008008:	687b      	ldr	r3, [r7, #4]
4000800a:	f8d3 37fc 	ldr.w	r3, [r3, #2044]	; 0x7fc
4000800e:	f103 0301 	add.w	r3, r3, #1
40008012:	ea4f 0253 	mov.w	r2, r3, lsr #1
40008016:	687b      	ldr	r3, [r7, #4]
40008018:	f8d3 37fc 	ldr.w	r3, [r3, #2044]	; 0x7fc
4000801c:	f103 0301 	add.w	r3, r3, #1
40008020:	f003 0301 	and.w	r3, r3, #1
40008024:	18d3      	adds	r3, r2, r3
40008026:	f103 0301 	add.w	r3, r3, #1
4000802a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:411
4000802c:	687b      	ldr	r3, [r7, #4]
4000802e:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
40008032:	687b      	ldr	r3, [r7, #4]
40008034:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
40008038:	1ad3      	subs	r3, r2, r3
4000803a:	ea4f 0253 	mov.w	r2, r3, lsr #1
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:412
4000803e:	687b      	ldr	r3, [r7, #4]
40008040:	f8d3 17fc 	ldr.w	r1, [r3, #2044]	; 0x7fc
40008044:	687b      	ldr	r3, [r7, #4]
40008046:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
4000804a:	1acb      	subs	r3, r1, r3
4000804c:	f003 0301 	and.w	r3, r3, #1
40008050:	b2db      	uxtb	r3, r3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:411
40008052:	2b00      	cmp	r3, #0
40008054:	d002      	beq.n	4000805c <ddr3SetPerformanceParams+0x74>
40008056:	f04f 0301 	mov.w	r3, #1
4000805a:	e001      	b.n	40008060 <ddr3SetPerformanceParams+0x78>
4000805c:	f04f 0300 	mov.w	r3, #0
40008060:	18d3      	adds	r3, r2, r3
40008062:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:413
40008064:	687b      	ldr	r3, [r7, #4]
40008066:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
4000806a:	687b      	ldr	r3, [r7, #4]
4000806c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
40008070:	1ad3      	subs	r3, r2, r3
40008072:	ea4f 0253 	mov.w	r2, r3, lsr #1
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:414
40008076:	687b      	ldr	r3, [r7, #4]
40008078:	f8d3 1804 	ldr.w	r1, [r3, #2052]	; 0x804
4000807c:	687b      	ldr	r3, [r7, #4]
4000807e:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
40008082:	1acb      	subs	r3, r1, r3
40008084:	f003 0301 	and.w	r3, r3, #1
40008088:	b2db      	uxtb	r3, r3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:413
4000808a:	2b00      	cmp	r3, #0
4000808c:	d002      	beq.n	40008094 <ddr3SetPerformanceParams+0xac>
4000808e:	f04f 0301 	mov.w	r3, #1
40008092:	e001      	b.n	40008098 <ddr3SetPerformanceParams+0xb0>
40008094:	f04f 0300 	mov.w	r3, #0
40008098:	18d3      	adds	r3, r2, r3
4000809a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:415
4000809c:	697a      	ldr	r2, [r7, #20]
4000809e:	693b      	ldr	r3, [r7, #16]
400080a0:	429a      	cmp	r2, r3
400080a2:	bfa8      	it	ge
400080a4:	4613      	movge	r3, r2
400080a6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:421
400080a8:	f241 400c 	movw	r0, #5132	; 0x140c
400080ac:	f2cd 0000 	movt	r0, #53248	; 0xd000
400080b0:	f7ff fc42 	bl	40007938 <MV_MEMIO_LE32_READ>
400080b4:	4603      	mov	r3, r0
400080b6:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:423
400080b8:	68bb      	ldr	r3, [r7, #8]
400080ba:	f423 4378 	bic.w	r3, r3, #63488	; 0xf800
400080be:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:424
400080c0:	69fb      	ldr	r3, [r7, #28]
400080c2:	ea4f 23c3 	mov.w	r3, r3, lsl #11
400080c6:	ea4f 4303 	mov.w	r3, r3, lsl #16
400080ca:	ea4f 4313 	mov.w	r3, r3, lsr #16
400080ce:	68ba      	ldr	r2, [r7, #8]
400080d0:	4313      	orrs	r3, r2
400080d2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:426
400080d4:	68bb      	ldr	r3, [r7, #8]
400080d6:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
400080da:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:427
400080dc:	68bb      	ldr	r3, [r7, #8]
400080de:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
400080e2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:428
400080e4:	69bb      	ldr	r3, [r7, #24]
400080e6:	f003 0303 	and.w	r3, r3, #3
400080ea:	ea4f 13c3 	mov.w	r3, r3, lsl #7
400080ee:	68ba      	ldr	r2, [r7, #8]
400080f0:	4313      	orrs	r3, r2
400080f2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:429
400080f4:	69bb      	ldr	r3, [r7, #24]
400080f6:	ea4f 03a3 	mov.w	r3, r3, asr #2
400080fa:	f003 0307 	and.w	r3, r3, #7
400080fe:	ea4f 43c3 	mov.w	r3, r3, lsl #19
40008102:	68ba      	ldr	r2, [r7, #8]
40008104:	4313      	orrs	r3, r2
40008106:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:431
40008108:	68bb      	ldr	r3, [r7, #8]
4000810a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
4000810e:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:432
40008110:	68bb      	ldr	r3, [r7, #8]
40008112:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
40008116:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:433
40008118:	68fb      	ldr	r3, [r7, #12]
4000811a:	f003 0303 	and.w	r3, r3, #3
4000811e:	ea4f 2343 	mov.w	r3, r3, lsl #9
40008122:	68ba      	ldr	r2, [r7, #8]
40008124:	4313      	orrs	r3, r2
40008126:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:434
40008128:	68fb      	ldr	r3, [r7, #12]
4000812a:	ea4f 03a3 	mov.w	r3, r3, asr #2
4000812e:	f003 0307 	and.w	r3, r3, #7
40008132:	ea4f 5383 	mov.w	r3, r3, lsl #22
40008136:	68ba      	ldr	r2, [r7, #8]
40008138:	4313      	orrs	r3, r2
4000813a:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:436
4000813c:	f241 430c 	movw	r3, #5132	; 0x140c
40008140:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008144:	68ba      	ldr	r2, [r7, #8]
40008146:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:437
40008148:	f107 0720 	add.w	r7, r7, #32
4000814c:	46bd      	mov	sp, r7
4000814e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008152:	4770      	bx	lr

40008154 <uDelay>:
uDelay():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:443
40008154:	b580      	push	{r7, lr}
40008156:	b084      	sub	sp, #16
40008158:	af00      	add	r7, sp, #0
4000815a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:447
4000815c:	f44f 7340 	mov.w	r3, #768	; 0x300
40008160:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008164:	f04f 0200 	mov.w	r2, #0
40008168:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:450
4000816a:	687b      	ldr	r3, [r7, #4]
4000816c:	f44f 7216 	mov.w	r2, #600	; 0x258
40008170:	fb02 f303 	mul.w	r3, r2, r3
40008174:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:452
40008176:	f44f 7345 	mov.w	r3, #788	; 0x314
4000817a:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000817e:	68fa      	ldr	r2, [r7, #12]
40008180:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:454
40008182:	f44f 7340 	mov.w	r3, #768	; 0x300
40008186:	f2cd 0302 	movt	r3, #53250	; 0xd002
4000818a:	f44f 7240 	mov.w	r2, #768	; 0x300
4000818e:	f2cd 0202 	movt	r2, #53250	; 0xd002
40008192:	6812      	ldr	r2, [r2, #0]
40008194:	f042 0201 	orr.w	r2, r2, #1
40008198:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:456
4000819a:	bf00      	nop
4000819c:	f44f 7045 	mov.w	r0, #788	; 0x314
400081a0:	f2cd 0002 	movt	r0, #53250	; 0xd002
400081a4:	f7ff fbc8 	bl	40007938 <MV_MEMIO_LE32_READ>
400081a8:	4603      	mov	r3, r0
400081aa:	2b00      	cmp	r3, #0
400081ac:	d1f6      	bne.n	4000819c <uDelay+0x48>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:457
400081ae:	f107 0710 	add.w	r7, r7, #16
400081b2:	46bd      	mov	sp, r7
400081b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400081b8:	4770      	bx	lr
400081ba:	bf00      	nop

400081bc <ddr3WritePupReg>:
ddr3WritePupReg():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:463
400081bc:	b580      	push	{r7, lr}
400081be:	b086      	sub	sp, #24
400081c0:	af00      	add	r7, sp, #0
400081c2:	60f8      	str	r0, [r7, #12]
400081c4:	60b9      	str	r1, [r7, #8]
400081c6:	607a      	str	r2, [r7, #4]
400081c8:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:464
400081ca:	f04f 0300 	mov.w	r3, #0
400081ce:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:466
400081d0:	687b      	ldr	r3, [r7, #4]
400081d2:	2b0a      	cmp	r3, #10
400081d4:	d104      	bne.n	400081e0 <ddr3WritePupReg+0x24>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:467
400081d6:	697b      	ldr	r3, [r7, #20]
400081d8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
400081dc:	617b      	str	r3, [r7, #20]
400081de:	e005      	b.n	400081ec <ddr3WritePupReg+0x30>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:469
400081e0:	687b      	ldr	r3, [r7, #4]
400081e2:	ea4f 5383 	mov.w	r3, r3, lsl #22
400081e6:	697a      	ldr	r2, [r7, #20]
400081e8:	4313      	orrs	r3, r2
400081ea:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:471
400081ec:	68bb      	ldr	r3, [r7, #8]
400081ee:	ea4f 0283 	mov.w	r2, r3, lsl #2
400081f2:	68fb      	ldr	r3, [r7, #12]
400081f4:	18d3      	adds	r3, r2, r3
400081f6:	ea4f 4303 	mov.w	r3, r3, lsl #16
400081fa:	697a      	ldr	r2, [r7, #20]
400081fc:	4313      	orrs	r3, r2
400081fe:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:472
40008200:	683b      	ldr	r3, [r7, #0]
40008202:	ea4f 2203 	mov.w	r2, r3, lsl #8
40008206:	6a3b      	ldr	r3, [r7, #32]
40008208:	4313      	orrs	r3, r2
4000820a:	697a      	ldr	r2, [r7, #20]
4000820c:	4313      	orrs	r3, r2
4000820e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:474
40008210:	68fb      	ldr	r3, [r7, #12]
40008212:	2b00      	cmp	r3, #0
40008214:	d107      	bne.n	40008226 <ddr3WritePupReg+0x6a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:475
40008216:	6a3b      	ldr	r3, [r7, #32]
40008218:	f103 030d 	add.w	r3, r3, #13
4000821c:	ea4f 2383 	mov.w	r3, r3, lsl #10
40008220:	697a      	ldr	r2, [r7, #20]
40008222:	4313      	orrs	r3, r2
40008224:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:477
40008226:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000822a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000822e:	697a      	ldr	r2, [r7, #20]
40008230:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:478
40008232:	697b      	ldr	r3, [r7, #20]
40008234:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
40008238:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:479
4000823a:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000823e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008242:	697a      	ldr	r2, [r7, #20]
40008244:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:482
40008246:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
4000824a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000824e:	f7ff fb73 	bl	40007938 <MV_MEMIO_LE32_READ>
40008252:	4603      	mov	r3, r0
40008254:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40008258:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:483
4000825a:	697b      	ldr	r3, [r7, #20]
4000825c:	2b00      	cmp	r3, #0
4000825e:	d1f2      	bne.n	40008246 <ddr3WritePupReg+0x8a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:486
40008260:	68fb      	ldr	r3, [r7, #12]
40008262:	2b02      	cmp	r3, #2
40008264:	d13d      	bne.n	400082e2 <ddr3WritePupReg+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:487
40008266:	f04f 0300 	mov.w	r3, #0
4000826a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:489
4000826c:	687b      	ldr	r3, [r7, #4]
4000826e:	2b0a      	cmp	r3, #10
40008270:	d104      	bne.n	4000827c <ddr3WritePupReg+0xc0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:490
40008272:	697b      	ldr	r3, [r7, #20]
40008274:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
40008278:	617b      	str	r3, [r7, #20]
4000827a:	e005      	b.n	40008288 <ddr3WritePupReg+0xcc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:492
4000827c:	687b      	ldr	r3, [r7, #4]
4000827e:	ea4f 5383 	mov.w	r3, r3, lsl #22
40008282:	697a      	ldr	r2, [r7, #20]
40008284:	4313      	orrs	r3, r2
40008286:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:494
40008288:	68bb      	ldr	r3, [r7, #8]
4000828a:	ea4f 0283 	mov.w	r2, r3, lsl #2
4000828e:	68fb      	ldr	r3, [r7, #12]
40008290:	18d3      	adds	r3, r2, r3
40008292:	f103 0301 	add.w	r3, r3, #1
40008296:	ea4f 4303 	mov.w	r3, r3, lsl #16
4000829a:	697a      	ldr	r2, [r7, #20]
4000829c:	4313      	orrs	r3, r2
4000829e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:495
400082a0:	697b      	ldr	r3, [r7, #20]
400082a2:	f043 030f 	orr.w	r3, r3, #15
400082a6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:497
400082a8:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400082ac:	f2cd 0300 	movt	r3, #53248	; 0xd000
400082b0:	697a      	ldr	r2, [r7, #20]
400082b2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:498
400082b4:	697b      	ldr	r3, [r7, #20]
400082b6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
400082ba:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:499
400082bc:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400082c0:	f2cd 0300 	movt	r3, #53248	; 0xd000
400082c4:	697a      	ldr	r2, [r7, #20]
400082c6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:502
400082c8:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
400082cc:	f2cd 0000 	movt	r0, #53248	; 0xd000
400082d0:	f7ff fb32 	bl	40007938 <MV_MEMIO_LE32_READ>
400082d4:	4603      	mov	r3, r0
400082d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
400082da:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:503
400082dc:	697b      	ldr	r3, [r7, #20]
400082de:	2b00      	cmp	r3, #0
400082e0:	d1f2      	bne.n	400082c8 <ddr3WritePupReg+0x10c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:505
400082e2:	f107 0718 	add.w	r7, r7, #24
400082e6:	46bd      	mov	sp, r7
400082e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400082ec:	4770      	bx	lr
400082ee:	bf00      	nop

400082f0 <ddr3ReadPupReg>:
ddr3ReadPupReg():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:511
400082f0:	b580      	push	{r7, lr}
400082f2:	b086      	sub	sp, #24
400082f4:	af00      	add	r7, sp, #0
400082f6:	60f8      	str	r0, [r7, #12]
400082f8:	60b9      	str	r1, [r7, #8]
400082fa:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:513
400082fc:	687b      	ldr	r3, [r7, #4]
400082fe:	ea4f 5283 	mov.w	r2, r3, lsl #22
40008302:	68bb      	ldr	r3, [r7, #8]
40008304:	ea4f 0183 	mov.w	r1, r3, lsl #2
40008308:	68fb      	ldr	r3, [r7, #12]
4000830a:	18cb      	adds	r3, r1, r3
4000830c:	ea4f 4303 	mov.w	r3, r3, lsl #16
40008310:	4313      	orrs	r3, r2
40008312:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:514
40008314:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40008318:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000831c:	697a      	ldr	r2, [r7, #20]
4000831e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:516
40008320:	697b      	ldr	r3, [r7, #20]
40008322:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40008326:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:517
40008328:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000832c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008330:	697a      	ldr	r2, [r7, #20]
40008332:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:520
40008334:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
40008338:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000833c:	f7ff fafc 	bl	40007938 <MV_MEMIO_LE32_READ>
40008340:	4603      	mov	r3, r0
40008342:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40008346:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:521
40008348:	697b      	ldr	r3, [r7, #20]
4000834a:	2b00      	cmp	r3, #0
4000834c:	d1f2      	bne.n	40008334 <ddr3ReadPupReg+0x44>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:523
4000834e:	f44f 50b5 	mov.w	r0, #5792	; 0x16a0
40008352:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008356:	f7ff faef 	bl	40007938 <MV_MEMIO_LE32_READ>
4000835a:	4603      	mov	r3, r0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:524
4000835c:	4618      	mov	r0, r3
4000835e:	f107 0718 	add.w	r7, r7, #24
40008362:	46bd      	mov	sp, r7
40008364:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008368:	4770      	bx	lr
4000836a:	bf00      	nop

4000836c <ddr3LoadHWPatterns>:
ddr3LoadHWPatterns():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:530
4000836c:	b580      	push	{r7, lr}
4000836e:	b084      	sub	sp, #16
40008370:	af00      	add	r7, sp, #0
40008372:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:534
40008374:	f241 53bc 	movw	r3, #5564	; 0x15bc
40008378:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000837c:	f04f 0200 	mov.w	r2, #0
40008380:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:537
40008382:	687b      	ldr	r3, [r7, #4]
40008384:	685b      	ldr	r3, [r3, #4]
40008386:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000838a:	f043 0310 	orr.w	r3, r3, #16
4000838e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:538
40008390:	68fb      	ldr	r3, [r7, #12]
40008392:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40008396:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:540
40008398:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000839c:	f2cd 0300 	movt	r3, #53248	; 0xd000
400083a0:	68fa      	ldr	r2, [r7, #12]
400083a2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:542
400083a4:	f04f 0064 	mov.w	r0, #100	; 0x64
400083a8:	f7ff fed4 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:545
400083ac:	f241 50b0 	movw	r0, #5552	; 0x15b0
400083b0:	f2cd 0000 	movt	r0, #53248	; 0xd000
400083b4:	f7ff fac0 	bl	40007938 <MV_MEMIO_LE32_READ>
400083b8:	4603      	mov	r3, r0
400083ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
400083be:	2b00      	cmp	r3, #0
400083c0:	d002      	beq.n	400083c8 <ddr3LoadHWPatterns+0x5c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:546
400083c2:	f04f 0300 	mov.w	r3, #0
400083c6:	e001      	b.n	400083cc <ddr3LoadHWPatterns+0x60>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:548
400083c8:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:549
400083cc:	4618      	mov	r0, r3
400083ce:	f107 0710 	add.w	r7, r7, #16
400083d2:	46bd      	mov	sp, r7
400083d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400083d8:	4770      	bx	lr
400083da:	bf00      	nop

400083dc <ddr3StartTimer>:
ddr3StartTimer():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:553
400083dc:	b480      	push	{r7}
400083de:	af00      	add	r7, sp, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:554
400083e0:	f44f 7341 	mov.w	r3, #772	; 0x304
400083e4:	f2cd 0302 	movt	r3, #53250	; 0xd002
400083e8:	f04f 0200 	mov.w	r2, #0
400083ec:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:555
400083ee:	f44f 7347 	mov.w	r3, #796	; 0x31c
400083f2:	f2cd 0302 	movt	r3, #53250	; 0xd002
400083f6:	f04f 32ff 	mov.w	r2, #4294967295
400083fa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:556
400083fc:	f44f 7340 	mov.w	r3, #768	; 0x300
40008400:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008404:	f241 0204 	movw	r2, #4100	; 0x1004
40008408:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:558
4000840a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:559
4000840e:	4618      	mov	r0, r3
40008410:	46bd      	mov	sp, r7
40008412:	bc80      	pop	{r7}
40008414:	4770      	bx	lr
40008416:	bf00      	nop

40008418 <ddr3StopTimer>:
ddr3StopTimer():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:562
40008418:	b580      	push	{r7, lr}
4000841a:	b082      	sub	sp, #8
4000841c:	af00      	add	r7, sp, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:565
4000841e:	f44f 7340 	mov.w	r3, #768	; 0x300
40008422:	f2cd 0302 	movt	r3, #53250	; 0xd002
40008426:	f04f 0200 	mov.w	r2, #0
4000842a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:566
4000842c:	f44f 7047 	mov.w	r0, #796	; 0x31c
40008430:	f2cd 0002 	movt	r0, #53250	; 0xd002
40008434:	f7ff fa80 	bl	40007938 <MV_MEMIO_LE32_READ>
40008438:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:570
4000843a:	f44f 7041 	mov.w	r0, #772	; 0x304
4000843e:	f2cd 0002 	movt	r0, #53250	; 0xd002
40008442:	f7ff fa79 	bl	40007938 <MV_MEMIO_LE32_READ>
40008446:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:571
40008448:	687b      	ldr	r3, [r7, #4]
4000844a:	f403 7380 	and.w	r3, r3, #256	; 0x100
4000844e:	2b00      	cmp	r3, #0
40008450:	d004      	beq.n	4000845c <ddr3StopTimer+0x44>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:572
40008452:	4b07      	ldr	r3, [pc, #28]	; (40008470 <ddr3StopTimer+0x58>)
40008454:	447b      	add	r3, pc
40008456:	4618      	mov	r0, r3
40008458:	f7fc fc54 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:574
4000845c:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:575
40008460:	4618      	mov	r0, r3
40008462:	f107 0708 	add.w	r7, r7, #8
40008466:	46bd      	mov	sp, r7
40008468:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000846c:	4770      	bx	lr
4000846e:	bf00      	nop
40008470:	000059ac 	andeq	r5, r0, ip, lsr #19

40008474 <ddr3PrintPhyValues>:
ddr3PrintPhyValues():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:578
40008474:	b580      	push	{r7, lr}
40008476:	b084      	sub	sp, #16
40008478:	af00      	add	r7, sp, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:581
4000847a:	4b49      	ldr	r3, [pc, #292]	; (400085a0 <ddr3PrintPhyValues+0x12c>)
4000847c:	447b      	add	r3, pc
4000847e:	4618      	mov	r0, r3
40008480:	f7fc fc40 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:582
40008484:	f04f 0300 	mov.w	r3, #0
40008488:	60fb      	str	r3, [r7, #12]
4000848a:	e030      	b.n	400084ee <ddr3PrintPhyValues+0x7a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:583
4000848c:	4b45      	ldr	r3, [pc, #276]	; (400085a4 <ddr3PrintPhyValues+0x130>)
4000848e:	447b      	add	r3, pc
40008490:	4618      	mov	r0, r3
40008492:	f7fc fc37 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:584
40008496:	f04f 0000 	mov.w	r0, #0
4000849a:	f04f 0100 	mov.w	r1, #0
4000849e:	68fa      	ldr	r2, [r7, #12]
400084a0:	f7ff ff26 	bl	400082f0 <ddr3ReadPupReg>
400084a4:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:585
400084a6:	f04f 0001 	mov.w	r0, #1
400084aa:	f04f 0100 	mov.w	r1, #0
400084ae:	68fa      	ldr	r2, [r7, #12]
400084b0:	f7ff ff1e 	bl	400082f0 <ddr3ReadPupReg>
400084b4:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:586
400084b6:	68bb      	ldr	r3, [r7, #8]
400084b8:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
400084bc:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:587
400084be:	687b      	ldr	r3, [r7, #4]
400084c0:	ea4f 2383 	mov.w	r3, r3, lsl #10
400084c4:	ea4f 4303 	mov.w	r3, r3, lsl #16
400084c8:	ea4f 4313 	mov.w	r3, r3, lsr #16
400084cc:	68ba      	ldr	r2, [r7, #8]
400084ce:	4313      	orrs	r3, r2
400084d0:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:588
400084d2:	68b8      	ldr	r0, [r7, #8]
400084d4:	f04f 0107 	mov.w	r1, #7
400084d8:	f7fc fc34 	bl	40004d44 <putdata>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:589
400084dc:	4b32      	ldr	r3, [pc, #200]	; (400085a8 <ddr3PrintPhyValues+0x134>)
400084de:	447b      	add	r3, pc
400084e0:	4618      	mov	r0, r3
400084e2:	f7fc fc0f 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:582
400084e6:	68fb      	ldr	r3, [r7, #12]
400084e8:	f103 0301 	add.w	r3, r3, #1
400084ec:	60fb      	str	r3, [r7, #12]
400084ee:	68fb      	ldr	r3, [r7, #12]
400084f0:	2b08      	cmp	r3, #8
400084f2:	d9cb      	bls.n	4000848c <ddr3PrintPhyValues+0x18>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:591
400084f4:	4b2d      	ldr	r3, [pc, #180]	; (400085ac <ddr3PrintPhyValues+0x138>)
400084f6:	447b      	add	r3, pc
400084f8:	4618      	mov	r0, r3
400084fa:	f7fc fc03 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:592
400084fe:	f04f 0300 	mov.w	r3, #0
40008502:	60fb      	str	r3, [r7, #12]
40008504:	e01a      	b.n	4000853c <ddr3PrintPhyValues+0xc8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:593
40008506:	4b2a      	ldr	r3, [pc, #168]	; (400085b0 <ddr3PrintPhyValues+0x13c>)
40008508:	447b      	add	r3, pc
4000850a:	4618      	mov	r0, r3
4000850c:	f7fc fbfa 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:594
40008510:	f04f 0002 	mov.w	r0, #2
40008514:	f04f 0100 	mov.w	r1, #0
40008518:	68fa      	ldr	r2, [r7, #12]
4000851a:	f7ff fee9 	bl	400082f0 <ddr3ReadPupReg>
4000851e:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:595
40008520:	68b8      	ldr	r0, [r7, #8]
40008522:	f04f 0107 	mov.w	r1, #7
40008526:	f7fc fc0d 	bl	40004d44 <putdata>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:596
4000852a:	4b22      	ldr	r3, [pc, #136]	; (400085b4 <ddr3PrintPhyValues+0x140>)
4000852c:	447b      	add	r3, pc
4000852e:	4618      	mov	r0, r3
40008530:	f7fc fbe8 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:592
40008534:	68fb      	ldr	r3, [r7, #12]
40008536:	f103 0301 	add.w	r3, r3, #1
4000853a:	60fb      	str	r3, [r7, #12]
4000853c:	68fb      	ldr	r3, [r7, #12]
4000853e:	2b08      	cmp	r3, #8
40008540:	d9e1      	bls.n	40008506 <ddr3PrintPhyValues+0x92>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:598
40008542:	4b1d      	ldr	r3, [pc, #116]	; (400085b8 <ddr3PrintPhyValues+0x144>)
40008544:	447b      	add	r3, pc
40008546:	4618      	mov	r0, r3
40008548:	f7fc fbdc 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:599
4000854c:	f04f 0300 	mov.w	r3, #0
40008550:	60fb      	str	r3, [r7, #12]
40008552:	e01a      	b.n	4000858a <ddr3PrintPhyValues+0x116>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:600
40008554:	4b19      	ldr	r3, [pc, #100]	; (400085bc <ddr3PrintPhyValues+0x148>)
40008556:	447b      	add	r3, pc
40008558:	4618      	mov	r0, r3
4000855a:	f7fc fbd3 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:601
4000855e:	f04f 0003 	mov.w	r0, #3
40008562:	f04f 0100 	mov.w	r1, #0
40008566:	68fa      	ldr	r2, [r7, #12]
40008568:	f7ff fec2 	bl	400082f0 <ddr3ReadPupReg>
4000856c:	60b8      	str	r0, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:602
4000856e:	68b8      	ldr	r0, [r7, #8]
40008570:	f04f 0107 	mov.w	r1, #7
40008574:	f7fc fbe6 	bl	40004d44 <putdata>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:603
40008578:	4b11      	ldr	r3, [pc, #68]	; (400085c0 <ddr3PrintPhyValues+0x14c>)
4000857a:	447b      	add	r3, pc
4000857c:	4618      	mov	r0, r3
4000857e:	f7fc fbc1 	bl	40004d04 <putstring>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:599
40008582:	68fb      	ldr	r3, [r7, #12]
40008584:	f103 0301 	add.w	r3, r3, #1
40008588:	60fb      	str	r3, [r7, #12]
4000858a:	68fb      	ldr	r3, [r7, #12]
4000858c:	2b08      	cmp	r3, #8
4000858e:	d9e1      	bls.n	40008554 <ddr3PrintPhyValues+0xe0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_hw_training.c:605
40008590:	4618      	mov	r0, r3
40008592:	f107 0710 	add.w	r7, r7, #16
40008596:	46bd      	mov	sp, r7
40008598:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000859c:	4770      	bx	lr
4000859e:	bf00      	nop
400085a0:	00005994 	muleq	r0, r4, r9
400085a4:	0000599e 	muleq	r0, lr, r9
400085a8:	00005952 	andeq	r5, r0, r2, asr r9
400085ac:	0000593e 	andeq	r5, r0, lr, lsr r9
400085b0:	00005924 	andeq	r5, r0, r4, lsr #18
400085b4:	00005904 	andeq	r5, r0, r4, lsl #18
400085b8:	0000590c 	andeq	r5, r0, ip, lsl #18
400085bc:	000058d6 	ldrdeq	r5, [r0], -r6
400085c0:	000058b6 			; <UNDEFINED> instruction: 0x000058b6

400085c4 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
400085c4:	b480      	push	{r7}
400085c6:	b085      	sub	sp, #20
400085c8:	af00      	add	r7, sp, #0
400085ca:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
400085cc:	687b      	ldr	r3, [r7, #4]
400085ce:	681b      	ldr	r3, [r3, #0]
400085d0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
400085d2:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
400085d4:	4618      	mov	r0, r3
400085d6:	f107 0714 	add.w	r7, r7, #20
400085da:	46bd      	mov	sp, r7
400085dc:	bc80      	pop	{r7}
400085de:	4770      	bx	lr

400085e0 <ddr3ReadLevelingHw>:
ddr3ReadLevelingHw():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:108
400085e0:	b590      	push	{r4, r7, lr}
400085e2:	b089      	sub	sp, #36	; 0x24
400085e4:	af00      	add	r7, sp, #0
400085e6:	6078      	str	r0, [r7, #4]
400085e8:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:115
400085ea:	f04f 0340 	mov.w	r3, #64	; 0x40
400085ee:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:117
400085f0:	697b      	ldr	r3, [r7, #20]
400085f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
400085f6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:120
400085f8:	683b      	ldr	r3, [r7, #0]
400085fa:	685b      	ldr	r3, [r3, #4]
400085fc:	ea4f 5303 	mov.w	r3, r3, lsl #20
40008600:	697a      	ldr	r2, [r7, #20]
40008602:	4313      	orrs	r3, r2
40008604:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:122
40008606:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000860a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000860e:	697a      	ldr	r2, [r7, #20]
40008610:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:124
40008612:	f248 4088 	movw	r0, #33928	; 0x8488
40008616:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000861a:	f7ff ffd3 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000861e:	4603      	mov	r3, r0
40008620:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40008624:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:125
40008626:	f248 4388 	movw	r3, #33928	; 0x8488
4000862a:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000862e:	697a      	ldr	r2, [r7, #20]
40008630:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:129
40008632:	f248 4088 	movw	r0, #33928	; 0x8488
40008636:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000863a:	f7ff ffc3 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000863e:	4603      	mov	r3, r0
40008640:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40008644:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:130
40008646:	697b      	ldr	r3, [r7, #20]
40008648:	2b00      	cmp	r3, #0
4000864a:	d1f2      	bne.n	40008632 <ddr3ReadLevelingHw+0x52>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:133
4000864c:	f248 4088 	movw	r0, #33928	; 0x8488
40008650:	f2cd 0001 	movt	r0, #53249	; 0xd001
40008654:	f7ff ffb6 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008658:	4603      	mov	r3, r0
4000865a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000865e:	2b00      	cmp	r3, #0
40008660:	f000 80dd 	beq.w	4000881e <ddr3ReadLevelingHw+0x23e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:137
40008664:	683b      	ldr	r3, [r7, #0]
40008666:	f04f 0200 	mov.w	r2, #0
4000866a:	f8c3 27fc 	str.w	r2, [r3, #2044]	; 0x7fc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:138
4000866e:	683b      	ldr	r3, [r7, #0]
40008670:	f04f 020a 	mov.w	r2, #10
40008674:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:141
40008678:	f04f 0300 	mov.w	r3, #0
4000867c:	61bb      	str	r3, [r7, #24]
4000867e:	e0af      	b.n	400087e0 <ddr3ReadLevelingHw+0x200>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:142
40008680:	683b      	ldr	r3, [r7, #0]
40008682:	685a      	ldr	r2, [r3, #4]
40008684:	69bb      	ldr	r3, [r7, #24]
40008686:	f04f 0101 	mov.w	r1, #1
4000868a:	fa01 f303 	lsl.w	r3, r1, r3
4000868e:	4013      	ands	r3, r2
40008690:	2b00      	cmp	r3, #0
40008692:	f000 80a1 	beq.w	400087d8 <ddr3ReadLevelingHw+0x1f8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:144
40008696:	f04f 0300 	mov.w	r3, #0
4000869a:	61fb      	str	r3, [r7, #28]
4000869c:	e096      	b.n	400087cc <ddr3ReadLevelingHw+0x1ec>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:145
4000869e:	683b      	ldr	r3, [r7, #0]
400086a0:	689a      	ldr	r2, [r3, #8]
400086a2:	69fb      	ldr	r3, [r7, #28]
400086a4:	429a      	cmp	r2, r3
400086a6:	d106      	bne.n	400086b6 <ddr3ReadLevelingHw+0xd6>
400086a8:	683b      	ldr	r3, [r7, #0]
400086aa:	699b      	ldr	r3, [r3, #24]
400086ac:	2b00      	cmp	r3, #0
400086ae:	d002      	beq.n	400086b6 <ddr3ReadLevelingHw+0xd6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:146
400086b0:	f04f 0308 	mov.w	r3, #8
400086b4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:147
400086b6:	f04f 0002 	mov.w	r0, #2
400086ba:	69b9      	ldr	r1, [r7, #24]
400086bc:	69fa      	ldr	r2, [r7, #28]
400086be:	f7ff fe17 	bl	400082f0 <ddr3ReadPupReg>
400086c2:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:148
400086c4:	697b      	ldr	r3, [r7, #20]
400086c6:	ea4f 2313 	mov.w	r3, r3, lsr #8
400086ca:	f003 0307 	and.w	r3, r3, #7
400086ce:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:149
400086d0:	697b      	ldr	r3, [r7, #20]
400086d2:	f003 031f 	and.w	r3, r3, #31
400086d6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:150
400086d8:	6838      	ldr	r0, [r7, #0]
400086da:	69fb      	ldr	r3, [r7, #28]
400086dc:	69b9      	ldr	r1, [r7, #24]
400086de:	461a      	mov	r2, r3
400086e0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400086e4:	1ad2      	subs	r2, r2, r3
400086e6:	ea4f 0382 	mov.w	r3, r2, lsl #2
400086ea:	461a      	mov	r2, r3
400086ec:	460b      	mov	r3, r1
400086ee:	ea4f 1383 	mov.w	r3, r3, lsl #6
400086f2:	1a5b      	subs	r3, r3, r1
400086f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400086f8:	18d3      	adds	r3, r2, r3
400086fa:	18c3      	adds	r3, r0, r3
400086fc:	f203 4314 	addw	r3, r3, #1044	; 0x414
40008700:	693a      	ldr	r2, [r7, #16]
40008702:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:151
40008704:	683b      	ldr	r3, [r7, #0]
40008706:	f8d3 27fc 	ldr.w	r2, [r3, #2044]	; 0x7fc
4000870a:	693b      	ldr	r3, [r7, #16]
4000870c:	429a      	cmp	r2, r3
4000870e:	d203      	bcs.n	40008718 <ddr3ReadLevelingHw+0x138>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:152
40008710:	683b      	ldr	r3, [r7, #0]
40008712:	693a      	ldr	r2, [r7, #16]
40008714:	f8c3 27fc 	str.w	r2, [r3, #2044]	; 0x7fc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:153
40008718:	683b      	ldr	r3, [r7, #0]
4000871a:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
4000871e:	693b      	ldr	r3, [r7, #16]
40008720:	429a      	cmp	r2, r3
40008722:	d903      	bls.n	4000872c <ddr3ReadLevelingHw+0x14c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:154
40008724:	683b      	ldr	r3, [r7, #0]
40008726:	693a      	ldr	r2, [r7, #16]
40008728:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:155
4000872c:	6838      	ldr	r0, [r7, #0]
4000872e:	69fb      	ldr	r3, [r7, #28]
40008730:	69b9      	ldr	r1, [r7, #24]
40008732:	461a      	mov	r2, r3
40008734:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008738:	1ad2      	subs	r2, r2, r3
4000873a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000873e:	461a      	mov	r2, r3
40008740:	460b      	mov	r3, r1
40008742:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008746:	1a5b      	subs	r3, r3, r1
40008748:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000874c:	18d3      	adds	r3, r2, r3
4000874e:	18c3      	adds	r3, r0, r3
40008750:	f503 6383 	add.w	r3, r3, #1048	; 0x418
40008754:	68fa      	ldr	r2, [r7, #12]
40008756:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:156
40008758:	6838      	ldr	r0, [r7, #0]
4000875a:	69fb      	ldr	r3, [r7, #28]
4000875c:	69b9      	ldr	r1, [r7, #24]
4000875e:	461a      	mov	r2, r3
40008760:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008764:	1ad2      	subs	r2, r2, r3
40008766:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000876a:	461a      	mov	r2, r3
4000876c:	460b      	mov	r3, r1
4000876e:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008772:	1a5b      	subs	r3, r3, r1
40008774:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008778:	18d3      	adds	r3, r2, r3
4000877a:	18c3      	adds	r3, r0, r3
4000877c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
40008780:	f04f 0202 	mov.w	r2, #2
40008784:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:157
40008786:	f04f 0003 	mov.w	r0, #3
4000878a:	69b9      	ldr	r1, [r7, #24]
4000878c:	69fa      	ldr	r2, [r7, #28]
4000878e:	f7ff fdaf 	bl	400082f0 <ddr3ReadPupReg>
40008792:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:158
40008794:	697b      	ldr	r3, [r7, #20]
40008796:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000879a:	683c      	ldr	r4, [r7, #0]
4000879c:	69fb      	ldr	r3, [r7, #28]
4000879e:	69b9      	ldr	r1, [r7, #24]
400087a0:	461a      	mov	r2, r3
400087a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400087a6:	1ad2      	subs	r2, r2, r3
400087a8:	ea4f 0382 	mov.w	r3, r2, lsl #2
400087ac:	461a      	mov	r2, r3
400087ae:	460b      	mov	r3, r1
400087b0:	ea4f 1383 	mov.w	r3, r3, lsl #6
400087b4:	1a5b      	subs	r3, r3, r1
400087b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
400087ba:	18d3      	adds	r3, r2, r3
400087bc:	18e3      	adds	r3, r4, r3
400087be:	f203 4324 	addw	r3, r3, #1060	; 0x424
400087c2:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:144
400087c4:	69fb      	ldr	r3, [r7, #28]
400087c6:	f103 0301 	add.w	r3, r3, #1
400087ca:	61fb      	str	r3, [r7, #28]
400087cc:	683b      	ldr	r3, [r7, #0]
400087ce:	68da      	ldr	r2, [r3, #12]
400087d0:	69fb      	ldr	r3, [r7, #28]
400087d2:	429a      	cmp	r2, r3
400087d4:	f63f af63 	bhi.w	4000869e <ddr3ReadLevelingHw+0xbe>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:141
400087d8:	69bb      	ldr	r3, [r7, #24]
400087da:	f103 0301 	add.w	r3, r3, #1
400087de:	61bb      	str	r3, [r7, #24]
400087e0:	69bb      	ldr	r3, [r7, #24]
400087e2:	2b03      	cmp	r3, #3
400087e4:	f67f af4c 	bls.w	40008680 <ddr3ReadLevelingHw+0xa0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:178
400087e8:	f241 503c 	movw	r0, #5436	; 0x153c
400087ec:	f2cd 0000 	movt	r0, #53248	; 0xd000
400087f0:	f7ff fee8 	bl	400085c4 <MV_MEMIO_LE32_READ>
400087f4:	4603      	mov	r3, r0
400087f6:	f003 021f 	and.w	r2, r3, #31
400087fa:	683b      	ldr	r3, [r7, #0]
400087fc:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:179
40008800:	f241 5038 	movw	r0, #5432	; 0x1538
40008804:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008808:	f7ff fedc 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000880c:	4603      	mov	r3, r0
4000880e:	f003 021f 	and.w	r2, r3, #31
40008812:	683b      	ldr	r3, [r7, #0]
40008814:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:185
40008818:	f04f 0300 	mov.w	r3, #0
4000881c:	e001      	b.n	40008822 <ddr3ReadLevelingHw+0x242>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:189
4000881e:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:192
40008822:	4618      	mov	r0, r3
40008824:	f107 0724 	add.w	r7, r7, #36	; 0x24
40008828:	46bd      	mov	sp, r7
4000882a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000882e:	4770      	bx	lr

40008830 <ddr3ReadLevelingSw>:
ddr3ReadLevelingSw():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:205
40008830:	b580      	push	{r7, lr}
40008832:	b08e      	sub	sp, #56	; 0x38
40008834:	af02      	add	r7, sp, #8
40008836:	60f8      	str	r0, [r7, #12]
40008838:	60b9      	str	r1, [r7, #8]
4000883a:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:212
4000883c:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008840:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008844:	f7ff febe 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008848:	4603      	mov	r3, r0
4000884a:	f043 0301 	orr.w	r3, r3, #1
4000884e:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:213
40008850:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40008852:	f023 0308 	bic.w	r3, r3, #8
40008856:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:215
40008858:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000885c:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008860:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40008862:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:218
40008864:	687b      	ldr	r3, [r7, #4]
40008866:	685b      	ldr	r3, [r3, #4]
40008868:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000886c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40008870:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:219
40008872:	f241 53b0 	movw	r3, #5552	; 0x15b0
40008876:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000887a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000887c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:223
4000887e:	f04f 0300 	mov.w	r3, #0
40008882:	62bb      	str	r3, [r7, #40]	; 0x28
40008884:	e0fd      	b.n	40008a82 <ddr3ReadLevelingSw+0x252>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:227
40008886:	f04f 0300 	mov.w	r3, #0
4000888a:	627b      	str	r3, [r7, #36]	; 0x24
4000888c:	e090      	b.n	400089b0 <ddr3ReadLevelingSw+0x180>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:230
4000888e:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008892:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008896:	f7ff fe95 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000889a:	4603      	mov	r3, r0
4000889c:	f023 0302 	bic.w	r3, r3, #2
400088a0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:231
400088a2:	687b      	ldr	r3, [r7, #4]
400088a4:	699b      	ldr	r3, [r3, #24]
400088a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400088a8:	fb02 f303 	mul.w	r3, r2, r3
400088ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
400088b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400088b2:	4313      	orrs	r3, r2
400088b4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:232
400088b6:	f241 53b8 	movw	r3, #5560	; 0x15b8
400088ba:	f2cd 0300 	movt	r3, #53248	; 0xd000
400088be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400088c0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:234
400088c2:	687b      	ldr	r3, [r7, #4]
400088c4:	689b      	ldr	r3, [r3, #8]
400088c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400088c8:	f1c2 0201 	rsb	r2, r2, #1
400088cc:	fb02 f203 	mul.w	r2, r2, r3
400088d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400088d2:	18d3      	adds	r3, r2, r3
400088d4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:242
400088d6:	f241 5038 	movw	r0, #5432	; 0x1538
400088da:	f2cd 0000 	movt	r0, #53248	; 0xd000
400088de:	f7ff fe71 	bl	400085c4 <MV_MEMIO_LE32_READ>
400088e2:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:243
400088e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
400088e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400088ea:	f04f 021f 	mov.w	r2, #31
400088ee:	fa02 f303 	lsl.w	r3, r2, r3
400088f2:	ea6f 0303 	mvn.w	r3, r3
400088f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
400088f8:	4013      	ands	r3, r2
400088fa:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:244
400088fc:	687b      	ldr	r3, [r7, #4]
400088fe:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
40008902:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008904:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40008908:	fa02 f303 	lsl.w	r3, r2, r3
4000890c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000890e:	4313      	orrs	r3, r2
40008910:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:245
40008912:	f241 5338 	movw	r3, #5432	; 0x1538
40008916:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000891a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000891c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:248
4000891e:	f241 503c 	movw	r0, #5436	; 0x153c
40008922:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008926:	f7ff fe4d 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000892a:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:249
4000892c:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000892e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40008932:	f04f 021f 	mov.w	r2, #31
40008936:	fa02 f303 	lsl.w	r3, r2, r3
4000893a:	ea6f 0303 	mvn.w	r3, r3
4000893e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40008940:	4013      	ands	r3, r2
40008942:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:250
40008944:	68bb      	ldr	r3, [r7, #8]
40008946:	2b00      	cmp	r3, #0
40008948:	d10d      	bne.n	40008966 <ddr3ReadLevelingSw+0x136>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:251
4000894a:	687b      	ldr	r3, [r7, #4]
4000894c:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
40008950:	f103 0201 	add.w	r2, r3, #1
40008954:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008956:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000895a:	fa02 f303 	lsl.w	r3, r2, r3
4000895e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40008960:	4313      	orrs	r3, r2
40008962:	62fb      	str	r3, [r7, #44]	; 0x2c
40008964:	e00c      	b.n	40008980 <ddr3ReadLevelingSw+0x150>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:253
40008966:	687b      	ldr	r3, [r7, #4]
40008968:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000896c:	f103 0202 	add.w	r2, r3, #2
40008970:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40008976:	fa02 f303 	lsl.w	r3, r2, r3
4000897a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000897c:	4313      	orrs	r3, r2
4000897e:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:254
40008980:	f241 533c 	movw	r3, #5436	; 0x153c
40008984:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008988:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000898a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:258
4000898c:	687b      	ldr	r3, [r7, #4]
4000898e:	9300      	str	r3, [sp, #0]
40008990:	6ab8      	ldr	r0, [r7, #40]	; 0x28
40008992:	68f9      	ldr	r1, [r7, #12]
40008994:	68ba      	ldr	r2, [r7, #8]
40008996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008998:	f000 f8ca 	bl	40008b30 <ddr3ReadLevelingSingleCsRlMode>
4000899c:	4603      	mov	r3, r0
4000899e:	2b00      	cmp	r3, #0
400089a0:	d002      	beq.n	400089a8 <ddr3ReadLevelingSw+0x178>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:259
400089a2:	f04f 0301 	mov.w	r3, #1
400089a6:	e0bc      	b.n	40008b22 <ddr3ReadLevelingSw+0x2f2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:227
400089a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400089aa:	f103 0301 	add.w	r3, r3, #1
400089ae:	627b      	str	r3, [r7, #36]	; 0x24
400089b0:	687b      	ldr	r3, [r7, #4]
400089b2:	699a      	ldr	r2, [r3, #24]
400089b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400089b6:	429a      	cmp	r2, r3
400089b8:	f4bf af69 	bcs.w	4000888e <ddr3ReadLevelingSw+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:271
400089bc:	f04f 0300 	mov.w	r3, #0
400089c0:	623b      	str	r3, [r7, #32]
400089c2:	e003      	b.n	400089cc <ddr3ReadLevelingSw+0x19c>
400089c4:	6a3b      	ldr	r3, [r7, #32]
400089c6:	f103 0301 	add.w	r3, r3, #1
400089ca:	623b      	str	r3, [r7, #32]
400089cc:	687b      	ldr	r3, [r7, #4]
400089ce:	689a      	ldr	r2, [r3, #8]
400089d0:	687b      	ldr	r3, [r7, #4]
400089d2:	699b      	ldr	r3, [r3, #24]
400089d4:	18d2      	adds	r2, r2, r3
400089d6:	6a3b      	ldr	r3, [r7, #32]
400089d8:	429a      	cmp	r2, r3
400089da:	d8f3      	bhi.n	400089c4 <ddr3ReadLevelingSw+0x194>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:285
400089dc:	f04f 0300 	mov.w	r3, #0
400089e0:	623b      	str	r3, [r7, #32]
400089e2:	e042      	b.n	40008a6a <ddr3ReadLevelingSw+0x23a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:286
400089e4:	687b      	ldr	r3, [r7, #4]
400089e6:	689a      	ldr	r2, [r3, #8]
400089e8:	6a3b      	ldr	r3, [r7, #32]
400089ea:	429a      	cmp	r2, r3
400089ec:	d001      	beq.n	400089f2 <ddr3ReadLevelingSw+0x1c2>
400089ee:	6a3b      	ldr	r3, [r7, #32]
400089f0:	e001      	b.n	400089f6 <ddr3ReadLevelingSw+0x1c6>
400089f2:	f04f 0308 	mov.w	r3, #8
400089f6:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:288
400089f8:	6878      	ldr	r0, [r7, #4]
400089fa:	6a3b      	ldr	r3, [r7, #32]
400089fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
400089fe:	461a      	mov	r2, r3
40008a00:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008a04:	1ad2      	subs	r2, r2, r3
40008a06:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008a0a:	461a      	mov	r2, r3
40008a0c:	460b      	mov	r3, r1
40008a0e:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008a12:	1a5b      	subs	r3, r3, r1
40008a14:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008a18:	18d3      	adds	r3, r2, r3
40008a1a:	18c3      	adds	r3, r0, r3
40008a1c:	f203 4314 	addw	r3, r3, #1044	; 0x414
40008a20:	681b      	ldr	r3, [r3, #0]
40008a22:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:289
40008a24:	6878      	ldr	r0, [r7, #4]
40008a26:	6a3b      	ldr	r3, [r7, #32]
40008a28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
40008a2a:	461a      	mov	r2, r3
40008a2c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008a30:	1ad2      	subs	r2, r2, r3
40008a32:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008a36:	461a      	mov	r2, r3
40008a38:	460b      	mov	r3, r1
40008a3a:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008a3e:	1a5b      	subs	r3, r3, r1
40008a40:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008a44:	18d3      	adds	r3, r2, r3
40008a46:	18c3      	adds	r3, r0, r3
40008a48:	f503 6383 	add.w	r3, r3, #1048	; 0x418
40008a4c:	681b      	ldr	r3, [r3, #0]
40008a4e:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:298
40008a50:	693b      	ldr	r3, [r7, #16]
40008a52:	9300      	str	r3, [sp, #0]
40008a54:	f04f 0002 	mov.w	r0, #2
40008a58:	6ab9      	ldr	r1, [r7, #40]	; 0x28
40008a5a:	69ba      	ldr	r2, [r7, #24]
40008a5c:	697b      	ldr	r3, [r7, #20]
40008a5e:	f7ff fbad 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:285
40008a62:	6a3b      	ldr	r3, [r7, #32]
40008a64:	f103 0301 	add.w	r3, r3, #1
40008a68:	623b      	str	r3, [r7, #32]
40008a6a:	687b      	ldr	r3, [r7, #4]
40008a6c:	689a      	ldr	r2, [r3, #8]
40008a6e:	687b      	ldr	r3, [r7, #4]
40008a70:	699b      	ldr	r3, [r3, #24]
40008a72:	18d2      	adds	r2, r2, r3
40008a74:	6a3b      	ldr	r3, [r7, #32]
40008a76:	429a      	cmp	r2, r3
40008a78:	d8b4      	bhi.n	400089e4 <ddr3ReadLevelingSw+0x1b4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:223
40008a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008a7c:	f103 0301 	add.w	r3, r3, #1
40008a80:	62bb      	str	r3, [r7, #40]	; 0x28
40008a82:	687b      	ldr	r3, [r7, #4]
40008a84:	681a      	ldr	r2, [r3, #0]
40008a86:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008a88:	429a      	cmp	r2, r3
40008a8a:	f63f aefc 	bhi.w	40008886 <ddr3ReadLevelingSw+0x56>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:303
40008a8e:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008a92:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008a96:	f7ff fd95 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008a9a:	4603      	mov	r3, r0
40008a9c:	f043 0310 	orr.w	r3, r3, #16
40008aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:304
40008aa2:	f241 53b8 	movw	r3, #5560	; 0x15b8
40008aa6:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008aaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40008aac:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:307
40008aae:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008ab2:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008ab6:	f7ff fd85 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008aba:	4603      	mov	r3, r0
40008abc:	f003 0310 	and.w	r3, r3, #16
40008ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:308
40008ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40008ac4:	2b00      	cmp	r3, #0
40008ac6:	d1f2      	bne.n	40008aae <ddr3ReadLevelingSw+0x27e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:311
40008ac8:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008acc:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008ad0:	f7ff fd78 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008ad4:	4603      	mov	r3, r0
40008ad6:	f023 0302 	bic.w	r3, r3, #2
40008ada:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:312
40008adc:	f241 53b8 	movw	r3, #5560	; 0x15b8
40008ae0:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40008ae6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:315
40008ae8:	f241 53b0 	movw	r3, #5552	; 0x15b0
40008aec:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008af0:	f04f 0200 	mov.w	r2, #0
40008af4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:319
40008af6:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008afa:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008afe:	f7ff fd61 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008b02:	4603      	mov	r3, r0
40008b04:	f023 0301 	bic.w	r3, r3, #1
40008b08:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:321
40008b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40008b0c:	f043 0308 	orr.w	r3, r3, #8
40008b10:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:323
40008b12:	f241 53b8 	movw	r3, #5560	; 0x15b8
40008b16:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
40008b1c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:327
40008b1e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:328
40008b22:	4618      	mov	r0, r3
40008b24:	f107 0730 	add.w	r7, r7, #48	; 0x30
40008b28:	46bd      	mov	sp, r7
40008b2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
40008b2e:	4770      	bx	lr

40008b30 <ddr3ReadLevelingSingleCsRlMode>:
ddr3ReadLevelingSingleCsRlMode():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:343
40008b30:	b5f0      	push	{r4, r5, r6, r7, lr}
40008b32:	b09d      	sub	sp, #116	; 0x74
40008b34:	af06      	add	r7, sp, #24
40008b36:	60f8      	str	r0, [r7, #12]
40008b38:	60b9      	str	r1, [r7, #8]
40008b3a:	607a      	str	r2, [r7, #4]
40008b3c:	603b      	str	r3, [r7, #0]
40008b3e:	f8df 48b4 	ldr.w	r4, [pc, #2228]	; 400093f4 <ddr3ReadLevelingSingleCsRlMode+0x8c4>
40008b42:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:348
40008b44:	f04f 0300 	mov.w	r3, #0
40008b48:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:353
40008b4a:	f04f 0300 	mov.w	r3, #0
40008b4e:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:354
40008b50:	f04f 0300 	mov.w	r3, #0
40008b54:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:355
40008b56:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40008b58:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
40008b5c:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:356
40008b5e:	f04f 0300 	mov.w	r3, #0
40008b62:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:357
40008b64:	f04f 0300 	mov.w	r3, #0
40008b68:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:358
40008b6a:	f04f 0300 	mov.w	r3, #0
40008b6e:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:359
40008b70:	f04f 0300 	mov.w	r3, #0
40008b74:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:360
40008b76:	f04f 0300 	mov.w	r3, #0
40008b7a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:361
40008b7c:	f04f 0300 	mov.w	r3, #0
40008b80:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:363
40008b82:	f04f 0300 	mov.w	r3, #0
40008b86:	64fb      	str	r3, [r7, #76]	; 0x4c
40008b88:	e01e      	b.n	40008bc8 <ddr3ReadLevelingSingleCsRlMode+0x98>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:364
40008b8a:	683b      	ldr	r3, [r7, #0]
40008b8c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008b90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008b92:	18d3      	adds	r3, r2, r3
40008b94:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008b96:	68f9      	ldr	r1, [r7, #12]
40008b98:	461a      	mov	r2, r3
40008b9a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008b9e:	1ad2      	subs	r2, r2, r3
40008ba0:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008ba4:	461a      	mov	r2, r3
40008ba6:	460b      	mov	r3, r1
40008ba8:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008bac:	1a5b      	subs	r3, r3, r1
40008bae:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008bb2:	18d3      	adds	r3, r2, r3
40008bb4:	18c3      	adds	r3, r0, r3
40008bb6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
40008bba:	f04f 0200 	mov.w	r2, #0
40008bbe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:363
40008bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008bc2:	f103 0301 	add.w	r3, r3, #1
40008bc6:	64fb      	str	r3, [r7, #76]	; 0x4c
40008bc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40008bca:	689b      	ldr	r3, [r3, #8]
40008bcc:	683a      	ldr	r2, [r7, #0]
40008bce:	f1c2 0201 	rsb	r2, r2, #1
40008bd2:	fb02 f203 	mul.w	r2, r2, r3
40008bd6:	683b      	ldr	r3, [r7, #0]
40008bd8:	18d2      	adds	r2, r2, r3
40008bda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008bdc:	429a      	cmp	r2, r3
40008bde:	d8d4      	bhi.n	40008b8a <ddr3ReadLevelingSingleCsRlMode+0x5a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:368
40008be0:	e30d      	b.n	400091fe <ddr3ReadLevelingSingleCsRlMode+0x6ce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:369
40008be2:	f04f 0300 	mov.w	r3, #0
40008be6:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:382
40008be8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40008bea:	9300      	str	r3, [sp, #0]
40008bec:	f04f 0002 	mov.w	r0, #2
40008bf0:	68f9      	ldr	r1, [r7, #12]
40008bf2:	f04f 020a 	mov.w	r2, #10
40008bf6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008bf8:	f7ff fae0 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:385
40008bfc:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008c00:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008c04:	f7ff fcde 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008c08:	4603      	mov	r3, r0
40008c0a:	f043 0310 	orr.w	r3, r3, #16
40008c0e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:386
40008c10:	f241 53b8 	movw	r3, #5560	; 0x15b8
40008c14:	f2cd 0300 	movt	r3, #53248	; 0xd000
40008c18:	69ba      	ldr	r2, [r7, #24]
40008c1a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:389
40008c1c:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008c20:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008c24:	f7ff fcce 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008c28:	4603      	mov	r3, r0
40008c2a:	f003 0310 	and.w	r3, r3, #16
40008c2e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:390
40008c30:	69bb      	ldr	r3, [r7, #24]
40008c32:	2b00      	cmp	r3, #0
40008c34:	d1f2      	bne.n	40008c1c <ddr3ReadLevelingSingleCsRlMode+0xec>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:393
40008c36:	68fb      	ldr	r3, [r7, #12]
40008c38:	ea4f 7303 	mov.w	r3, r3, lsl #28
40008c3c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:394
40008c3e:	f04f 0300 	mov.w	r3, #0
40008c42:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:395
40008c44:	f107 0310 	add.w	r3, r7, #16
40008c48:	f04f 0204 	mov.w	r2, #4
40008c4c:	9200      	str	r2, [sp, #0]
40008c4e:	697a      	ldr	r2, [r7, #20]
40008c50:	9201      	str	r2, [sp, #4]
40008c52:	f04f 0200 	mov.w	r2, #0
40008c56:	9202      	str	r2, [sp, #8]
40008c58:	f04f 0200 	mov.w	r2, #0
40008c5c:	9203      	str	r2, [sp, #12]
40008c5e:	f04f 0200 	mov.w	r2, #0
40008c62:	9204      	str	r2, [sp, #16]
40008c64:	f04f 0200 	mov.w	r2, #0
40008c68:	9205      	str	r2, [sp, #20]
40008c6a:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008c6c:	f04f 01ff 	mov.w	r1, #255	; 0xff
40008c70:	461a      	mov	r2, r3
40008c72:	f8df 3784 	ldr.w	r3, [pc, #1924]	; 400093f8 <ddr3ReadLevelingSingleCsRlMode+0x8c8>
40008c76:	58e3      	ldr	r3, [r4, r3]
40008c78:	f000 fc1e 	bl	400094b8 <ddr3SdramCompare>
40008c7c:	4603      	mov	r3, r0
40008c7e:	2b00      	cmp	r3, #0
40008c80:	d002      	beq.n	40008c88 <ddr3ReadLevelingSingleCsRlMode+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:397
40008c82:	f04f 0301 	mov.w	r3, #1
40008c86:	e3ad      	b.n	400093e4 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:400
40008c88:	f04f 0300 	mov.w	r3, #0
40008c8c:	64fb      	str	r3, [r7, #76]	; 0x4c
40008c8e:	e11e      	b.n	40008ece <ddr3ReadLevelingSingleCsRlMode+0x39e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:403
40008c90:	f241 50b8 	movw	r0, #5560	; 0x15b8
40008c94:	f2cd 0000 	movt	r0, #53248	; 0xd000
40008c98:	f7ff fc94 	bl	400085c4 <MV_MEMIO_LE32_READ>
40008c9c:	4602      	mov	r2, r0
40008c9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008ca0:	f103 0311 	add.w	r3, r3, #17
40008ca4:	fa22 f303 	lsr.w	r3, r2, r3
40008ca8:	f003 0301 	and.w	r3, r3, #1
40008cac:	2b00      	cmp	r3, #0
40008cae:	f040 810a 	bne.w	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:405
40008cb2:	693b      	ldr	r3, [r7, #16]
40008cb4:	ea6f 0203 	mvn.w	r2, r3
40008cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008cba:	fa22 f303 	lsr.w	r3, r2, r3
40008cbe:	f003 0301 	and.w	r3, r3, #1
40008cc2:	b2db      	uxtb	r3, r3
40008cc4:	2b00      	cmp	r3, #0
40008cc6:	f000 80fe 	beq.w	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
40008cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40008ccc:	2b00      	cmp	r3, #0
40008cce:	f040 80fa 	bne.w	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:407
40008cd2:	683b      	ldr	r3, [r7, #0]
40008cd4:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008cd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008cda:	18d3      	adds	r3, r2, r3
40008cdc:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008cde:	68f9      	ldr	r1, [r7, #12]
40008ce0:	461a      	mov	r2, r3
40008ce2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008ce6:	1ad2      	subs	r2, r2, r3
40008ce8:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008cec:	461a      	mov	r2, r3
40008cee:	460b      	mov	r3, r1
40008cf0:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008cf4:	1a5b      	subs	r3, r3, r1
40008cf6:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008cfa:	18d3      	adds	r3, r2, r3
40008cfc:	18c3      	adds	r3, r0, r3
40008cfe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
40008d02:	681b      	ldr	r3, [r3, #0]
40008d04:	2b00      	cmp	r3, #0
40008d06:	f040 80de 	bne.w	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:410
40008d0a:	683b      	ldr	r3, [r7, #0]
40008d0c:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008d12:	18d3      	adds	r3, r2, r3
40008d14:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008d16:	68f9      	ldr	r1, [r7, #12]
40008d18:	461a      	mov	r2, r3
40008d1a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008d1e:	1ad2      	subs	r2, r2, r3
40008d20:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008d24:	461a      	mov	r2, r3
40008d26:	460b      	mov	r3, r1
40008d28:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008d2c:	1a5b      	subs	r3, r3, r1
40008d2e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008d32:	18d3      	adds	r3, r2, r3
40008d34:	18c3      	adds	r3, r0, r3
40008d36:	f503 6382 	add.w	r3, r3, #1040	; 0x410
40008d3a:	681b      	ldr	r3, [r3, #0]
40008d3c:	2b01      	cmp	r3, #1
40008d3e:	f200 80c2 	bhi.w	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:412
40008d42:	683b      	ldr	r3, [r7, #0]
40008d44:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008d48:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008d4a:	18d1      	adds	r1, r2, r3
40008d4c:	6f3d      	ldr	r5, [r7, #112]	; 0x70
40008d4e:	68f8      	ldr	r0, [r7, #12]
40008d50:	460a      	mov	r2, r1
40008d52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008d56:	1a52      	subs	r2, r2, r1
40008d58:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008d5c:	461a      	mov	r2, r3
40008d5e:	4603      	mov	r3, r0
40008d60:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008d64:	1a1b      	subs	r3, r3, r0
40008d66:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008d6a:	18d3      	adds	r3, r2, r3
40008d6c:	18eb      	adds	r3, r5, r3
40008d6e:	f503 6382 	add.w	r3, r3, #1040	; 0x410
40008d72:	681b      	ldr	r3, [r3, #0]
40008d74:	f103 0501 	add.w	r5, r3, #1
40008d78:	6f3e      	ldr	r6, [r7, #112]	; 0x70
40008d7a:	68f8      	ldr	r0, [r7, #12]
40008d7c:	460a      	mov	r2, r1
40008d7e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008d82:	1a52      	subs	r2, r2, r1
40008d84:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008d88:	461a      	mov	r2, r3
40008d8a:	4603      	mov	r3, r0
40008d8c:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008d90:	1a1b      	subs	r3, r3, r0
40008d92:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008d96:	18d3      	adds	r3, r2, r3
40008d98:	18f3      	adds	r3, r6, r3
40008d9a:	f503 6382 	add.w	r3, r3, #1040	; 0x410
40008d9e:	601d      	str	r5, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:414
40008da0:	683b      	ldr	r3, [r7, #0]
40008da2:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008da8:	18d3      	adds	r3, r2, r3
40008daa:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008dac:	68f9      	ldr	r1, [r7, #12]
40008dae:	461a      	mov	r2, r3
40008db0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008db4:	1ad2      	subs	r2, r2, r3
40008db6:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008dba:	461a      	mov	r2, r3
40008dbc:	460b      	mov	r3, r1
40008dbe:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008dc2:	1a5b      	subs	r3, r3, r1
40008dc4:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008dc8:	18d3      	adds	r3, r2, r3
40008dca:	18c3      	adds	r3, r0, r3
40008dcc:	f503 6382 	add.w	r3, r3, #1040	; 0x410
40008dd0:	681b      	ldr	r3, [r3, #0]
40008dd2:	2b02      	cmp	r3, #2
40008dd4:	d174      	bne.n	40008ec0 <ddr3ReadLevelingSingleCsRlMode+0x390>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:415
40008dd6:	683b      	ldr	r3, [r7, #0]
40008dd8:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008dde:	18d3      	adds	r3, r2, r3
40008de0:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008de2:	68f9      	ldr	r1, [r7, #12]
40008de4:	461a      	mov	r2, r3
40008de6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008dea:	1ad2      	subs	r2, r2, r3
40008dec:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008df0:	461a      	mov	r2, r3
40008df2:	460b      	mov	r3, r1
40008df4:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008df8:	1a5b      	subs	r3, r3, r1
40008dfa:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008dfe:	18d3      	adds	r3, r2, r3
40008e00:	18c3      	adds	r3, r0, r3
40008e02:	f503 6382 	add.w	r3, r3, #1040	; 0x410
40008e06:	f04f 0200 	mov.w	r2, #0
40008e0a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:416
40008e0c:	683b      	ldr	r3, [r7, #0]
40008e0e:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008e12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008e14:	18d3      	adds	r3, r2, r3
40008e16:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008e18:	68f9      	ldr	r1, [r7, #12]
40008e1a:	461a      	mov	r2, r3
40008e1c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008e20:	1ad2      	subs	r2, r2, r3
40008e22:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008e26:	461a      	mov	r2, r3
40008e28:	460b      	mov	r3, r1
40008e2a:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008e2e:	1a5b      	subs	r3, r3, r1
40008e30:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008e34:	18d3      	adds	r3, r2, r3
40008e36:	18c3      	adds	r3, r0, r3
40008e38:	f503 6383 	add.w	r3, r3, #1048	; 0x418
40008e3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40008e3e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:417
40008e40:	683b      	ldr	r3, [r7, #0]
40008e42:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008e48:	18d3      	adds	r3, r2, r3
40008e4a:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008e4c:	68f9      	ldr	r1, [r7, #12]
40008e4e:	461a      	mov	r2, r3
40008e50:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008e54:	1ad2      	subs	r2, r2, r3
40008e56:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008e5a:	461a      	mov	r2, r3
40008e5c:	460b      	mov	r3, r1
40008e5e:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008e62:	1a5b      	subs	r3, r3, r1
40008e64:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008e68:	18d3      	adds	r3, r2, r3
40008e6a:	18c3      	adds	r3, r0, r3
40008e6c:	f203 4314 	addw	r3, r3, #1044	; 0x414
40008e70:	6d3a      	ldr	r2, [r7, #80]	; 0x50
40008e72:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:418
40008e74:	683b      	ldr	r3, [r7, #0]
40008e76:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40008e7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008e7c:	18d3      	adds	r3, r2, r3
40008e7e:	6f38      	ldr	r0, [r7, #112]	; 0x70
40008e80:	68f9      	ldr	r1, [r7, #12]
40008e82:	461a      	mov	r2, r3
40008e84:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40008e88:	1ad2      	subs	r2, r2, r3
40008e8a:	ea4f 0382 	mov.w	r3, r2, lsl #2
40008e8e:	461a      	mov	r2, r3
40008e90:	460b      	mov	r3, r1
40008e92:	ea4f 1383 	mov.w	r3, r3, lsl #6
40008e96:	1a5b      	subs	r3, r3, r1
40008e98:	ea4f 0383 	mov.w	r3, r3, lsl #2
40008e9c:	18d3      	adds	r3, r2, r3
40008e9e:	18c3      	adds	r3, r0, r3
40008ea0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
40008ea4:	f04f 0202 	mov.w	r2, #2
40008ea8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:419
40008eaa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40008eac:	f103 0301 	add.w	r3, r3, #1
40008eb0:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:423
40008eb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40008eb4:	2b00      	cmp	r3, #0
40008eb6:	d106      	bne.n	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:425
40008eb8:	f04f 0301 	mov.w	r3, #1
40008ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
40008ebe:	e002      	b.n	40008ec6 <ddr3ReadLevelingSingleCsRlMode+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:429
40008ec0:	f04f 0301 	mov.w	r3, #1
40008ec4:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:400
40008ec6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008ec8:	f103 0301 	add.w	r3, r3, #1
40008ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
40008ece:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40008ed0:	689b      	ldr	r3, [r3, #8]
40008ed2:	683a      	ldr	r2, [r7, #0]
40008ed4:	f1c2 0201 	rsb	r2, r2, #1
40008ed8:	fb02 f203 	mul.w	r2, r2, r3
40008edc:	683b      	ldr	r3, [r7, #0]
40008ede:	18d2      	adds	r2, r2, r3
40008ee0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40008ee2:	429a      	cmp	r2, r3
40008ee4:	f63f aed4 	bhi.w	40008c90 <ddr3ReadLevelingSingleCsRlMode+0x160>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:438
40008ee8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40008eea:	689b      	ldr	r3, [r3, #8]
40008eec:	683a      	ldr	r2, [r7, #0]
40008eee:	f1c2 0201 	rsb	r2, r2, #1
40008ef2:	fb02 f203 	mul.w	r2, r2, r3
40008ef6:	683b      	ldr	r3, [r7, #0]
40008ef8:	18d2      	adds	r2, r2, r3
40008efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40008efc:	429a      	cmp	r2, r3
40008efe:	d102      	bne.n	40008f06 <ddr3ReadLevelingSingleCsRlMode+0x3d6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:439
40008f00:	f04f 0301 	mov.w	r3, #1
40008f04:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:445
40008f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008f08:	2b01      	cmp	r3, #1
40008f0a:	d10d      	bne.n	40008f28 <ddr3ReadLevelingSingleCsRlMode+0x3f8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:446
40008f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40008f0e:	2b01      	cmp	r3, #1
40008f10:	d807      	bhi.n	40008f22 <ddr3ReadLevelingSingleCsRlMode+0x3f2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:447
40008f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
40008f14:	f103 0301 	add.w	r3, r3, #1
40008f18:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:448
40008f1a:	f04f 0301 	mov.w	r3, #1
40008f1e:	62bb      	str	r3, [r7, #40]	; 0x28
40008f20:	e002      	b.n	40008f28 <ddr3ReadLevelingSingleCsRlMode+0x3f8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:453
40008f22:	f04f 0300 	mov.w	r3, #0
40008f26:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:458
40008f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
40008f2a:	2b00      	cmp	r3, #0
40008f2c:	f040 8167 	bne.w	400091fe <ddr3ReadLevelingSingleCsRlMode+0x6ce>
40008f30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40008f32:	2b00      	cmp	r3, #0
40008f34:	f040 8163 	bne.w	400091fe <ddr3ReadLevelingSingleCsRlMode+0x6ce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:459
40008f38:	f04f 0300 	mov.w	r3, #0
40008f3c:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:460
40008f3e:	687b      	ldr	r3, [r7, #4]
40008f40:	2b00      	cmp	r3, #0
40008f42:	d109      	bne.n	40008f58 <ddr3ReadLevelingSingleCsRlMode+0x428>
40008f44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008f46:	2b00      	cmp	r3, #0
40008f48:	d002      	beq.n	40008f50 <ddr3ReadLevelingSingleCsRlMode+0x420>
40008f4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008f4c:	2b04      	cmp	r3, #4
40008f4e:	d103      	bne.n	40008f58 <ddr3ReadLevelingSingleCsRlMode+0x428>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:461
40008f50:	f04f 033a 	mov.w	r3, #58	; 0x3a
40008f54:	637b      	str	r3, [r7, #52]	; 0x34
40008f56:	e002      	b.n	40008f5e <ddr3ReadLevelingSingleCsRlMode+0x42e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:463
40008f58:	f04f 031f 	mov.w	r3, #31
40008f5c:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:467
40008f5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40008f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40008f62:	429a      	cmp	r2, r3
40008f64:	d21a      	bcs.n	40008f9c <ddr3ReadLevelingSingleCsRlMode+0x46c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:468
40008f66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
40008f68:	f103 0301 	add.w	r3, r3, #1
40008f6c:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:469
40008f6e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
40008f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40008f72:	429a      	cmp	r2, r3
40008f74:	f040 80f9 	bne.w	4000916a <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:470
40008f78:	687b      	ldr	r3, [r7, #4]
40008f7a:	2b00      	cmp	r3, #0
40008f7c:	d102      	bne.n	40008f84 <ddr3ReadLevelingSingleCsRlMode+0x454>
40008f7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008f80:	2b04      	cmp	r3, #4
40008f82:	d007      	beq.n	40008f94 <ddr3ReadLevelingSingleCsRlMode+0x464>
40008f84:	687b      	ldr	r3, [r7, #4]
40008f86:	2b00      	cmp	r3, #0
40008f88:	f000 80ef 	beq.w	4000916a <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:471
40008f8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008f8e:	2b07      	cmp	r3, #7
40008f90:	f040 80eb 	bne.w	4000916a <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:472
40008f94:	f04f 0301 	mov.w	r3, #1
40008f98:	627b      	str	r3, [r7, #36]	; 0x24
40008f9a:	e0e6      	b.n	4000916a <ddr3ReadLevelingSingleCsRlMode+0x63a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:475
40008f9c:	f04f 0300 	mov.w	r3, #0
40008fa0:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:476
40008fa2:	687b      	ldr	r3, [r7, #4]
40008fa4:	2b00      	cmp	r3, #0
40008fa6:	d11b      	bne.n	40008fe0 <ddr3ReadLevelingSingleCsRlMode+0x4b0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:477
40008fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40008faa:	2b00      	cmp	r3, #0
40008fac:	d014      	beq.n	40008fd8 <ddr3ReadLevelingSingleCsRlMode+0x4a8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:478
40008fae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008fb0:	2b03      	cmp	r3, #3
40008fb2:	d80e      	bhi.n	40008fd2 <ddr3ReadLevelingSingleCsRlMode+0x4a2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:479
40008fb4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008fb6:	2b01      	cmp	r3, #1
40008fb8:	d103      	bne.n	40008fc2 <ddr3ReadLevelingSingleCsRlMode+0x492>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:480
40008fba:	f04f 0304 	mov.w	r3, #4
40008fbe:	653b      	str	r3, [r7, #80]	; 0x50
40008fc0:	e027      	b.n	40009012 <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:482
40008fc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008fc4:	f103 0301 	add.w	r3, r3, #1
40008fc8:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:483
40008fca:	f04f 0310 	mov.w	r3, #16
40008fce:	657b      	str	r3, [r7, #84]	; 0x54
40008fd0:	e01f      	b.n	40009012 <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:487
40008fd2:	f04f 0301 	mov.w	r3, #1
40008fd6:	e205      	b.n	400093e4 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:494
40008fd8:	f04f 0300 	mov.w	r3, #0
40008fdc:	653b      	str	r3, [r7, #80]	; 0x50
40008fde:	e018      	b.n	40009012 <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:497
40008fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40008fe2:	2b00      	cmp	r3, #0
40008fe4:	d00a      	beq.n	40008ffc <ddr3ReadLevelingSingleCsRlMode+0x4cc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:498
40008fe6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008fe8:	2b06      	cmp	r3, #6
40008fea:	d804      	bhi.n	40008ff6 <ddr3ReadLevelingSingleCsRlMode+0x4c6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:499
40008fec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008fee:	f103 0301 	add.w	r3, r3, #1
40008ff2:	653b      	str	r3, [r7, #80]	; 0x50
40008ff4:	e00d      	b.n	40009012 <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:502
40008ff6:	f04f 0301 	mov.w	r3, #1
40008ffa:	e1f3      	b.n	400093e4 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:505
40008ffc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40008ffe:	2b02      	cmp	r3, #2
40009000:	d804      	bhi.n	4000900c <ddr3ReadLevelingSingleCsRlMode+0x4dc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:506
40009002:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40009004:	f103 0301 	add.w	r3, r3, #1
40009008:	653b      	str	r3, [r7, #80]	; 0x50
4000900a:	e002      	b.n	40009012 <ddr3ReadLevelingSingleCsRlMode+0x4e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:508
4000900c:	f04f 0300 	mov.w	r3, #0
40009010:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:513
40009012:	6d3b      	ldr	r3, [r7, #80]	; 0x50
40009014:	2b00      	cmp	r3, #0
40009016:	d12e      	bne.n	40009076 <ddr3ReadLevelingSingleCsRlMode+0x546>
40009018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000901a:	2b00      	cmp	r3, #0
4000901c:	d12b      	bne.n	40009076 <ddr3ReadLevelingSingleCsRlMode+0x546>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:514
4000901e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40009020:	f103 0301 	add.w	r3, r3, #1
40009024:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:515
40009026:	6cbb      	ldr	r3, [r7, #72]	; 0x48
40009028:	2b10      	cmp	r3, #16
4000902a:	d102      	bne.n	40009032 <ddr3ReadLevelingSingleCsRlMode+0x502>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:517
4000902c:	f04f 0301 	mov.w	r3, #1
40009030:	e1d8      	b.n	400093e4 <ddr3ReadLevelingSingleCsRlMode+0x8b4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:520
40009032:	f241 5038 	movw	r0, #5432	; 0x1538
40009036:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000903a:	f7ff fac3 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000903e:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:521
40009040:	68fb      	ldr	r3, [r7, #12]
40009042:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009046:	f04f 021f 	mov.w	r2, #31
4000904a:	fa02 f303 	lsl.w	r3, r2, r3
4000904e:	ea6f 0303 	mvn.w	r3, r3
40009052:	69ba      	ldr	r2, [r7, #24]
40009054:	4013      	ands	r3, r2
40009056:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:522
40009058:	68fb      	ldr	r3, [r7, #12]
4000905a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000905e:	6cba      	ldr	r2, [r7, #72]	; 0x48
40009060:	fa02 f303 	lsl.w	r3, r2, r3
40009064:	69ba      	ldr	r2, [r7, #24]
40009066:	4313      	orrs	r3, r2
40009068:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:523
4000906a:	f241 5338 	movw	r3, #5432	; 0x1538
4000906e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009072:	69ba      	ldr	r2, [r7, #24]
40009074:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:527
40009076:	687b      	ldr	r3, [r7, #4]
40009078:	2b00      	cmp	r3, #0
4000907a:	d134      	bne.n	400090e6 <ddr3ReadLevelingSingleCsRlMode+0x5b6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:528
4000907c:	f241 50c4 	movw	r0, #5572	; 0x15c4
40009080:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009084:	f7ff fa9e 	bl	400085c4 <MV_MEMIO_LE32_READ>
40009088:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:529
4000908a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000908c:	2b05      	cmp	r3, #5
4000908e:	d825      	bhi.n	400090dc <ddr3ReadLevelingSingleCsRlMode+0x5ac>
40009090:	a102      	add	r1, pc, #8	; (adr r1, 4000909c <ddr3ReadLevelingSingleCsRlMode+0x56c>)
40009092:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
40009096:	4411      	add	r1, r2
40009098:	4708      	bx	r1
4000909a:	bf00      	nop
4000909c:	00000019 	andeq	r0, r0, r9, lsl r0
400090a0:	00000023 	andeq	r0, r0, r3, lsr #32
400090a4:	00000041 	andeq	r0, r0, r1, asr #32
400090a8:	00000041 	andeq	r0, r0, r1, asr #32
400090ac:	0000002d 	andeq	r0, r0, sp, lsr #32
400090b0:	00000037 	andeq	r0, r0, r7, lsr r0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:531
400090b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400090b6:	ea4f 4313 	mov.w	r3, r3, lsr #16
400090ba:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:532
400090bc:	e00e      	b.n	400090dc <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:534
400090be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400090c0:	ea4f 43d3 	mov.w	r3, r3, lsr #19
400090c4:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:535
400090c6:	e009      	b.n	400090dc <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:537
400090c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400090ca:	ea4f 5393 	mov.w	r3, r3, lsr #22
400090ce:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:538
400090d0:	e004      	b.n	400090dc <ddr3ReadLevelingSingleCsRlMode+0x5ac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:540
400090d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400090d4:	ea4f 6353 	mov.w	r3, r3, lsr #25
400090d8:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:541
400090da:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:543
400090dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400090de:	f003 0303 	and.w	r3, r3, #3
400090e2:	647b      	str	r3, [r7, #68]	; 0x44
400090e4:	e013      	b.n	4000910e <ddr3ReadLevelingSingleCsRlMode+0x5de>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:545
400090e6:	f241 50c8 	movw	r0, #5576	; 0x15c8
400090ea:	f2cd 0000 	movt	r0, #53248	; 0xd000
400090ee:	f7ff fa69 	bl	400085c4 <MV_MEMIO_LE32_READ>
400090f2:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:546
400090f4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
400090f6:	4613      	mov	r3, r2
400090f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
400090fc:	189b      	adds	r3, r3, r2
400090fe:	6c7a      	ldr	r2, [r7, #68]	; 0x44
40009100:	fa22 f303 	lsr.w	r3, r2, r3
40009104:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:547
40009106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009108:	f003 0307 	and.w	r3, r3, #7
4000910c:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:550
4000910e:	f241 503c 	movw	r0, #5436	; 0x153c
40009112:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009116:	f7ff fa55 	bl	400085c4 <MV_MEMIO_LE32_READ>
4000911a:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:551
4000911c:	68fb      	ldr	r3, [r7, #12]
4000911e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009122:	f04f 021f 	mov.w	r2, #31
40009126:	fa02 f303 	lsl.w	r3, r2, r3
4000912a:	ea6f 0303 	mvn.w	r3, r3
4000912e:	69ba      	ldr	r2, [r7, #24]
40009130:	4013      	ands	r3, r2
40009132:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:552
40009134:	6cba      	ldr	r2, [r7, #72]	; 0x48
40009136:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009138:	18d2      	adds	r2, r2, r3
4000913a:	68fb      	ldr	r3, [r7, #12]
4000913c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009140:	fa02 f303 	lsl.w	r3, r2, r3
40009144:	69ba      	ldr	r2, [r7, #24]
40009146:	4313      	orrs	r3, r2
40009148:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:553
4000914a:	f241 533c 	movw	r3, #5436	; 0x153c
4000914e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009152:	69ba      	ldr	r2, [r7, #24]
40009154:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:554
40009156:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40009158:	6cba      	ldr	r2, [r7, #72]	; 0x48
4000915a:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:555
4000915e:	6cba      	ldr	r2, [r7, #72]	; 0x48
40009160:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009162:	18d2      	adds	r2, r2, r3
40009164:	6f3b      	ldr	r3, [r7, #112]	; 0x70
40009166:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:559
4000916a:	f04f 0300 	mov.w	r3, #0
4000916e:	64fb      	str	r3, [r7, #76]	; 0x4c
40009170:	e039      	b.n	400091e6 <ddr3ReadLevelingSingleCsRlMode+0x6b6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:560
40009172:	683b      	ldr	r3, [r7, #0]
40009174:	ea4f 02c3 	mov.w	r2, r3, lsl #3
40009178:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000917a:	18d3      	adds	r3, r2, r3
4000917c:	6f38      	ldr	r0, [r7, #112]	; 0x70
4000917e:	68f9      	ldr	r1, [r7, #12]
40009180:	461a      	mov	r2, r3
40009182:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009186:	1ad2      	subs	r2, r2, r3
40009188:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000918c:	461a      	mov	r2, r3
4000918e:	460b      	mov	r3, r1
40009190:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009194:	1a5b      	subs	r3, r3, r1
40009196:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000919a:	18d3      	adds	r3, r2, r3
4000919c:	18c3      	adds	r3, r0, r3
4000919e:	f503 6382 	add.w	r3, r3, #1040	; 0x410
400091a2:	681b      	ldr	r3, [r3, #0]
400091a4:	2b01      	cmp	r3, #1
400091a6:	d81a      	bhi.n	400091de <ddr3ReadLevelingSingleCsRlMode+0x6ae>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:561
400091a8:	683b      	ldr	r3, [r7, #0]
400091aa:	ea4f 02c3 	mov.w	r2, r3, lsl #3
400091ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
400091b0:	18d3      	adds	r3, r2, r3
400091b2:	6f38      	ldr	r0, [r7, #112]	; 0x70
400091b4:	68f9      	ldr	r1, [r7, #12]
400091b6:	461a      	mov	r2, r3
400091b8:	ea4f 02c2 	mov.w	r2, r2, lsl #3
400091bc:	1ad2      	subs	r2, r2, r3
400091be:	ea4f 0382 	mov.w	r3, r2, lsl #2
400091c2:	461a      	mov	r2, r3
400091c4:	460b      	mov	r3, r1
400091c6:	ea4f 1383 	mov.w	r3, r3, lsl #6
400091ca:	1a5b      	subs	r3, r3, r1
400091cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
400091d0:	18d3      	adds	r3, r2, r3
400091d2:	18c3      	adds	r3, r0, r3
400091d4:	f503 6382 	add.w	r3, r3, #1040	; 0x410
400091d8:	f04f 0200 	mov.w	r2, #0
400091dc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:559
400091de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
400091e0:	f103 0301 	add.w	r3, r3, #1
400091e4:	64fb      	str	r3, [r7, #76]	; 0x4c
400091e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
400091e8:	689b      	ldr	r3, [r3, #8]
400091ea:	683a      	ldr	r2, [r7, #0]
400091ec:	f1c2 0201 	rsb	r2, r2, #1
400091f0:	fb02 f203 	mul.w	r2, r2, r3
400091f4:	683b      	ldr	r3, [r7, #0]
400091f6:	18d2      	adds	r2, r2, r3
400091f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
400091fa:	429a      	cmp	r2, r3
400091fc:	d8b9      	bhi.n	40009172 <ddr3ReadLevelingSingleCsRlMode+0x642>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:368
400091fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009200:	2b00      	cmp	r3, #0
40009202:	f43f acee 	beq.w	40008be2 <ddr3ReadLevelingSingleCsRlMode+0xb2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:566
40009206:	f04f 030a 	mov.w	r3, #10
4000920a:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:568
4000920c:	f04f 0300 	mov.w	r3, #0
40009210:	64fb      	str	r3, [r7, #76]	; 0x4c
40009212:	e031      	b.n	40009278 <ddr3ReadLevelingSingleCsRlMode+0x748>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:569
40009214:	6f38      	ldr	r0, [r7, #112]	; 0x70
40009216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40009218:	68f9      	ldr	r1, [r7, #12]
4000921a:	461a      	mov	r2, r3
4000921c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009220:	1ad2      	subs	r2, r2, r3
40009222:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009226:	461a      	mov	r2, r3
40009228:	460b      	mov	r3, r1
4000922a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000922e:	1a5b      	subs	r3, r3, r1
40009230:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009234:	18d3      	adds	r3, r2, r3
40009236:	18c3      	adds	r3, r0, r3
40009238:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000923c:	681a      	ldr	r2, [r3, #0]
4000923e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009240:	429a      	cmp	r2, r3
40009242:	d215      	bcs.n	40009270 <ddr3ReadLevelingSingleCsRlMode+0x740>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:570
40009244:	6f38      	ldr	r0, [r7, #112]	; 0x70
40009246:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40009248:	68f9      	ldr	r1, [r7, #12]
4000924a:	461a      	mov	r2, r3
4000924c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009250:	1ad2      	subs	r2, r2, r3
40009252:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009256:	461a      	mov	r2, r3
40009258:	460b      	mov	r3, r1
4000925a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000925e:	1a5b      	subs	r3, r3, r1
40009260:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009264:	18d3      	adds	r3, r2, r3
40009266:	18c3      	adds	r3, r0, r3
40009268:	f203 4314 	addw	r3, r3, #1044	; 0x414
4000926c:	681b      	ldr	r3, [r3, #0]
4000926e:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:568
40009270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40009272:	f103 0301 	add.w	r3, r3, #1
40009276:	64fb      	str	r3, [r7, #76]	; 0x4c
40009278:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000927a:	689a      	ldr	r2, [r3, #8]
4000927c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000927e:	429a      	cmp	r2, r3
40009280:	d8c8      	bhi.n	40009214 <ddr3ReadLevelingSingleCsRlMode+0x6e4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:575
40009282:	687b      	ldr	r3, [r7, #4]
40009284:	2b00      	cmp	r3, #0
40009286:	d134      	bne.n	400092f2 <ddr3ReadLevelingSingleCsRlMode+0x7c2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:576
40009288:	f241 50c4 	movw	r0, #5572	; 0x15c4
4000928c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009290:	f7ff f998 	bl	400085c4 <MV_MEMIO_LE32_READ>
40009294:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:577
40009296:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009298:	2b05      	cmp	r3, #5
4000929a:	d825      	bhi.n	400092e8 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
4000929c:	a102      	add	r1, pc, #8	; (adr r1, 400092a8 <ddr3ReadLevelingSingleCsRlMode+0x778>)
4000929e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
400092a2:	4411      	add	r1, r2
400092a4:	4708      	bx	r1
400092a6:	bf00      	nop
400092a8:	00000019 	andeq	r0, r0, r9, lsl r0
400092ac:	00000023 	andeq	r0, r0, r3, lsr #32
400092b0:	00000041 	andeq	r0, r0, r1, asr #32
400092b4:	00000041 	andeq	r0, r0, r1, asr #32
400092b8:	0000002d 	andeq	r0, r0, sp, lsr #32
400092bc:	00000037 	andeq	r0, r0, r7, lsr r0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:579
400092c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400092c2:	ea4f 4313 	mov.w	r3, r3, lsr #16
400092c6:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:580
400092c8:	e00e      	b.n	400092e8 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:582
400092ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400092cc:	ea4f 43d3 	mov.w	r3, r3, lsr #19
400092d0:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:583
400092d2:	e009      	b.n	400092e8 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:585
400092d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400092d6:	ea4f 5393 	mov.w	r3, r3, lsr #22
400092da:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:586
400092dc:	e004      	b.n	400092e8 <ddr3ReadLevelingSingleCsRlMode+0x7b8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:588
400092de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400092e0:	ea4f 6353 	mov.w	r3, r3, lsr #25
400092e4:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:589
400092e6:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:591
400092e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
400092ea:	f003 0303 	and.w	r3, r3, #3
400092ee:	647b      	str	r3, [r7, #68]	; 0x44
400092f0:	e013      	b.n	4000931a <ddr3ReadLevelingSingleCsRlMode+0x7ea>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:593
400092f2:	f241 50c8 	movw	r0, #5576	; 0x15c8
400092f6:	f2cd 0000 	movt	r0, #53248	; 0xd000
400092fa:	f7ff f963 	bl	400085c4 <MV_MEMIO_LE32_READ>
400092fe:	6478      	str	r0, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:594
40009300:	6bba      	ldr	r2, [r7, #56]	; 0x38
40009302:	4613      	mov	r3, r2
40009304:	ea4f 0343 	mov.w	r3, r3, lsl #1
40009308:	189b      	adds	r3, r3, r2
4000930a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000930c:	fa22 f303 	lsr.w	r3, r2, r3
40009310:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:595
40009312:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009314:	f003 0307 	and.w	r3, r3, #7
40009318:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:598
4000931a:	f241 503c 	movw	r0, #5436	; 0x153c
4000931e:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009322:	f7ff f94f 	bl	400085c4 <MV_MEMIO_LE32_READ>
40009326:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:599
40009328:	68fb      	ldr	r3, [r7, #12]
4000932a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000932e:	f04f 021f 	mov.w	r2, #31
40009332:	fa02 f303 	lsl.w	r3, r2, r3
40009336:	ea6f 0303 	mvn.w	r3, r3
4000933a:	69ba      	ldr	r2, [r7, #24]
4000933c:	4013      	ands	r3, r2
4000933e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:600
40009340:	6cba      	ldr	r2, [r7, #72]	; 0x48
40009342:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009344:	18d2      	adds	r2, r2, r3
40009346:	68fb      	ldr	r3, [r7, #12]
40009348:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000934c:	fa02 f303 	lsl.w	r3, r2, r3
40009350:	69ba      	ldr	r2, [r7, #24]
40009352:	4313      	orrs	r3, r2
40009354:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:601
40009356:	f241 533c 	movw	r3, #5436	; 0x153c
4000935a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000935e:	69ba      	ldr	r2, [r7, #24]
40009360:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:603
40009362:	6cba      	ldr	r2, [r7, #72]	; 0x48
40009364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009366:	18d2      	adds	r2, r2, r3
40009368:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000936a:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:605
4000936e:	f04f 0300 	mov.w	r3, #0
40009372:	60fb      	str	r3, [r7, #12]
40009374:	e02f      	b.n	400093d6 <ddr3ReadLevelingSingleCsRlMode+0x8a6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:606
40009376:	f04f 0300 	mov.w	r3, #0
4000937a:	64fb      	str	r3, [r7, #76]	; 0x4c
4000937c:	e022      	b.n	400093c4 <ddr3ReadLevelingSingleCsRlMode+0x894>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:607
4000937e:	f04f 0003 	mov.w	r0, #3
40009382:	68f9      	ldr	r1, [r7, #12]
40009384:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
40009386:	f7fe ffb3 	bl	400082f0 <ddr3ReadPupReg>
4000938a:	61b8      	str	r0, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:608
4000938c:	69bb      	ldr	r3, [r7, #24]
4000938e:	f003 003f 	and.w	r0, r3, #63	; 0x3f
40009392:	6f3c      	ldr	r4, [r7, #112]	; 0x70
40009394:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
40009396:	68f9      	ldr	r1, [r7, #12]
40009398:	461a      	mov	r2, r3
4000939a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000939e:	1ad2      	subs	r2, r2, r3
400093a0:	ea4f 0382 	mov.w	r3, r2, lsl #2
400093a4:	461a      	mov	r2, r3
400093a6:	460b      	mov	r3, r1
400093a8:	ea4f 1383 	mov.w	r3, r3, lsl #6
400093ac:	1a5b      	subs	r3, r3, r1
400093ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
400093b2:	18d3      	adds	r3, r2, r3
400093b4:	18e3      	adds	r3, r4, r3
400093b6:	f203 4324 	addw	r3, r3, #1060	; 0x424
400093ba:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:606
400093bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
400093be:	f103 0301 	add.w	r3, r3, #1
400093c2:	64fb      	str	r3, [r7, #76]	; 0x4c
400093c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
400093c6:	68da      	ldr	r2, [r3, #12]
400093c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
400093ca:	429a      	cmp	r2, r3
400093cc:	d8d7      	bhi.n	4000937e <ddr3ReadLevelingSingleCsRlMode+0x84e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:605
400093ce:	68fb      	ldr	r3, [r7, #12]
400093d0:	f103 0301 	add.w	r3, r3, #1
400093d4:	60fb      	str	r3, [r7, #12]
400093d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
400093d8:	681a      	ldr	r2, [r3, #0]
400093da:	68fb      	ldr	r3, [r7, #12]
400093dc:	429a      	cmp	r2, r3
400093de:	d8ca      	bhi.n	40009376 <ddr3ReadLevelingSingleCsRlMode+0x846>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:612
400093e0:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_read_leveling.c:613
400093e4:	4618      	mov	r0, r3
400093e6:	f107 075c 	add.w	r7, r7, #92	; 0x5c
400093ea:	46bd      	mov	sp, r7
400093ec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
400093f0:	4770      	bx	lr
400093f2:	bf00      	nop
400093f4:	00008832 	andeq	r8, r0, r2, lsr r8
400093f8:	00000000 	andeq	r0, r0, r0

400093fc <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
400093fc:	b480      	push	{r7}
400093fe:	b085      	sub	sp, #20
40009400:	af00      	add	r7, sp, #0
40009402:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
40009404:	687b      	ldr	r3, [r7, #4]
40009406:	681b      	ldr	r3, [r3, #0]
40009408:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
4000940a:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
4000940c:	4618      	mov	r0, r3
4000940e:	f107 0714 	add.w	r7, r7, #20
40009412:	46bd      	mov	sp, r7
40009414:	bc80      	pop	{r7}
40009416:	4770      	bx	lr

40009418 <xor_waiton_eng>:
xor_waiton_eng():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:97
40009418:	b580      	push	{r7, lr}
4000941a:	b084      	sub	sp, #16
4000941c:	af00      	add	r7, sp, #0
4000941e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:98
40009420:	f04f 0300 	mov.w	r3, #0
40009424:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:100
40009426:	e007      	b.n	40009438 <xor_waiton_eng+0x20>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:101
40009428:	68fb      	ldr	r3, [r7, #12]
4000942a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
4000942e:	dc3a      	bgt.n	400094a6 <xor_waiton_eng+0x8e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:103
40009430:	68fb      	ldr	r3, [r7, #12]
40009432:	f103 0301 	add.w	r3, r3, #1
40009436:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:100
40009438:	f44f 6013 	mov.w	r0, #2352	; 0x930
4000943c:	f2cd 0006 	movt	r0, #53254	; 0xd006
40009440:	f7ff ffdc 	bl	400093fc <MV_MEMIO_LE32_READ>
40009444:	4602      	mov	r2, r0
40009446:	687b      	ldr	r3, [r7, #4]
40009448:	f003 0301 	and.w	r3, r3, #1
4000944c:	ea4f 1303 	mov.w	r3, r3, lsl #4
40009450:	f04f 0103 	mov.w	r1, #3
40009454:	fa01 f303 	lsl.w	r3, r1, r3
40009458:	4013      	ands	r3, r2
4000945a:	2b00      	cmp	r3, #0
4000945c:	d0e4      	beq.n	40009428 <xor_waiton_eng+0x10>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:106
4000945e:	f04f 0300 	mov.w	r3, #0
40009462:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:107
40009464:	e007      	b.n	40009476 <xor_waiton_eng+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:108
40009466:	68fb      	ldr	r3, [r7, #12]
40009468:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
4000946c:	dc1d      	bgt.n	400094aa <xor_waiton_eng+0x92>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:110
4000946e:	68fb      	ldr	r3, [r7, #12]
40009470:	f103 0301 	add.w	r3, r3, #1
40009474:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:107
40009476:	687b      	ldr	r3, [r7, #4]
40009478:	4618      	mov	r0, r3
4000947a:	f002 f80f 	bl	4000b49c <mvXorStateGet>
4000947e:	4603      	mov	r3, r0
40009480:	2b00      	cmp	r3, #0
40009482:	d1f0      	bne.n	40009466 <xor_waiton_eng+0x4e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:113
40009484:	f44f 6313 	mov.w	r3, #2352	; 0x930
40009488:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000948c:	687a      	ldr	r2, [r7, #4]
4000948e:	f002 0201 	and.w	r2, r2, #1
40009492:	ea4f 1202 	mov.w	r2, r2, lsl #4
40009496:	f04f 0103 	mov.w	r1, #3
4000949a:	fa01 f202 	lsl.w	r2, r1, r2
4000949e:	ea6f 0202 	mvn.w	r2, r2
400094a2:	601a      	str	r2, [r3, #0]
400094a4:	e002      	b.n	400094ac <xor_waiton_eng+0x94>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:102
400094a6:	bf00      	nop
400094a8:	e000      	b.n	400094ac <xor_waiton_eng+0x94>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:109
400094aa:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:120
400094ac:	f107 0710 	add.w	r7, r7, #16
400094b0:	46bd      	mov	sp, r7
400094b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400094b6:	4770      	bx	lr

400094b8 <ddr3SdramCompare>:
ddr3SdramCompare():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:140
400094b8:	b580      	push	{r7, lr}
400094ba:	b08a      	sub	sp, #40	; 0x28
400094bc:	af00      	add	r7, sp, #0
400094be:	60f8      	str	r0, [r7, #12]
400094c0:	60b9      	str	r1, [r7, #8]
400094c2:	607a      	str	r2, [r7, #4]
400094c4:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:143
400094c6:	68fb      	ldr	r3, [r7, #12]
400094c8:	689b      	ldr	r3, [r3, #8]
400094ca:	2b08      	cmp	r3, #8
400094cc:	d103      	bne.n	400094d6 <ddr3SdramCompare+0x1e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:144
400094ce:	f04f 0302 	mov.w	r3, #2
400094d2:	61fb      	str	r3, [r7, #28]
400094d4:	e002      	b.n	400094dc <ddr3SdramCompare+0x24>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:146
400094d6:	f04f 0301 	mov.w	r3, #1
400094da:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:149
400094dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
400094de:	2b01      	cmp	r3, #1
400094e0:	d105      	bne.n	400094ee <ddr3SdramCompare+0x36>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:150
400094e2:	683b      	ldr	r3, [r7, #0]
400094e4:	4618      	mov	r0, r3
400094e6:	6b79      	ldr	r1, [r7, #52]	; 0x34
400094e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
400094ea:	f000 f92d 	bl	40009748 <ddr3DramSramBurst>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:152
400094ee:	4b3f      	ldr	r3, [pc, #252]	; (400095ec <ddr3SdramCompare+0x134>)
400094f0:	447b      	add	r3, pc
400094f2:	6b78      	ldr	r0, [r7, #52]	; 0x34
400094f4:	4619      	mov	r1, r3
400094f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
400094f8:	f000 f926 	bl	40009748 <ddr3DramSramBurst>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:155
400094fc:	f04f 0300 	mov.w	r3, #0
40009500:	627b      	str	r3, [r7, #36]	; 0x24
40009502:	e065      	b.n	400095d0 <ddr3SdramCompare+0x118>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:156
40009504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
40009506:	2b00      	cmp	r3, #0
40009508:	d017      	beq.n	4000953a <ddr3SdramCompare+0x82>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:157
4000950a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000950c:	2b1e      	cmp	r3, #30
4000950e:	d05a      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
40009510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009512:	2b1f      	cmp	r3, #31
40009514:	d057      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
40009516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009518:	2b3d      	cmp	r3, #61	; 0x3d
4000951a:	d054      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
4000951c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000951e:	2b3e      	cmp	r3, #62	; 0x3e
40009520:	d051      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
40009522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009524:	2b5d      	cmp	r3, #93	; 0x5d
40009526:	d04e      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
40009528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000952a:	2b5e      	cmp	r3, #94	; 0x5e
4000952c:	d04b      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
4000952e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009530:	2b7e      	cmp	r3, #126	; 0x7e
40009532:	d048      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:158
40009534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009536:	2b7f      	cmp	r3, #127	; 0x7f
40009538:	d045      	beq.n	400095c6 <ddr3SdramCompare+0x10e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:171
4000953a:	4b2d      	ldr	r3, [pc, #180]	; (400095f0 <ddr3SdramCompare+0x138>)
4000953c:	447b      	add	r3, pc
4000953e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009540:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40009544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009546:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000954a:	6839      	ldr	r1, [r7, #0]
4000954c:	18cb      	adds	r3, r1, r3
4000954e:	681b      	ldr	r3, [r3, #0]
40009550:	429a      	cmp	r2, r3
40009552:	d039      	beq.n	400095c8 <ddr3SdramCompare+0x110>
40009554:	687b      	ldr	r3, [r7, #4]
40009556:	681b      	ldr	r3, [r3, #0]
40009558:	2b03      	cmp	r3, #3
4000955a:	d035      	beq.n	400095c8 <ddr3SdramCompare+0x110>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:173
4000955c:	f04f 0300 	mov.w	r3, #0
40009560:	623b      	str	r3, [r7, #32]
40009562:	e02c      	b.n	400095be <ddr3SdramCompare+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:174
40009564:	4b23      	ldr	r3, [pc, #140]	; (400095f4 <ddr3SdramCompare+0x13c>)
40009566:	447b      	add	r3, pc
40009568:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000956a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000956e:	6a3b      	ldr	r3, [r7, #32]
40009570:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009574:	fa22 f303 	lsr.w	r3, r2, r3
40009578:	b2db      	uxtb	r3, r3
4000957a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:175
4000957c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000957e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009582:	683a      	ldr	r2, [r7, #0]
40009584:	18d3      	adds	r3, r2, r3
40009586:	681a      	ldr	r2, [r3, #0]
40009588:	6a3b      	ldr	r3, [r7, #32]
4000958a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000958e:	fa22 f303 	lsr.w	r3, r2, r3
40009592:	b2db      	uxtb	r3, r3
40009594:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:176
40009596:	69ba      	ldr	r2, [r7, #24]
40009598:	697b      	ldr	r3, [r7, #20]
4000959a:	429a      	cmp	r2, r3
4000959c:	d00b      	beq.n	400095b6 <ddr3SdramCompare+0xfe>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:177
4000959e:	687b      	ldr	r3, [r7, #4]
400095a0:	681a      	ldr	r2, [r3, #0]
400095a2:	6a3b      	ldr	r3, [r7, #32]
400095a4:	f003 0301 	and.w	r3, r3, #1
400095a8:	f04f 0101 	mov.w	r1, #1
400095ac:	fa01 f303 	lsl.w	r3, r1, r3
400095b0:	431a      	orrs	r2, r3
400095b2:	687b      	ldr	r3, [r7, #4]
400095b4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:173
400095b6:	6a3b      	ldr	r3, [r7, #32]
400095b8:	f103 0301 	add.w	r3, r3, #1
400095bc:	623b      	str	r3, [r7, #32]
400095be:	6a3b      	ldr	r3, [r7, #32]
400095c0:	2b03      	cmp	r3, #3
400095c2:	d9cf      	bls.n	40009564 <ddr3SdramCompare+0xac>
400095c4:	e000      	b.n	400095c8 <ddr3SdramCompare+0x110>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:159
400095c6:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:155
400095c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400095ca:	f103 0301 	add.w	r3, r3, #1
400095ce:	627b      	str	r3, [r7, #36]	; 0x24
400095d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400095d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
400095d4:	429a      	cmp	r2, r3
400095d6:	d395      	bcc.n	40009504 <ddr3SdramCompare+0x4c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:184
400095d8:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:186
400095dc:	4618      	mov	r0, r3
400095de:	f107 0728 	add.w	r7, r7, #40	; 0x28
400095e2:	46bd      	mov	sp, r7
400095e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400095e8:	4770      	bx	lr
400095ea:	bf00      	nop
400095ec:	00007b2c 	andeq	r7, r0, ip, lsr #22
400095f0:	00007ae0 	andeq	r7, r0, r0, ror #21
400095f4:	00007ab6 			; <UNDEFINED> instruction: 0x00007ab6

400095f8 <ddr3SdramDirectCompare>:
ddr3SdramDirectCompare():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:374
400095f8:	b480      	push	{r7}
400095fa:	b08b      	sub	sp, #44	; 0x2c
400095fc:	af00      	add	r7, sp, #0
400095fe:	60f8      	str	r0, [r7, #12]
40009600:	60b9      	str	r1, [r7, #8]
40009602:	607a      	str	r2, [r7, #4]
40009604:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:378
40009606:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40009608:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:380
4000960a:	68fb      	ldr	r3, [r7, #12]
4000960c:	689b      	ldr	r3, [r3, #8]
4000960e:	2b08      	cmp	r3, #8
40009610:	d103      	bne.n	4000961a <ddr3SdramDirectCompare+0x22>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:381
40009612:	f04f 0302 	mov.w	r3, #2
40009616:	61bb      	str	r3, [r7, #24]
40009618:	e002      	b.n	40009620 <ddr3SdramDirectCompare+0x28>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:383
4000961a:	f04f 0301 	mov.w	r3, #1
4000961e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:386
40009620:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009622:	2b01      	cmp	r3, #1
40009624:	d117      	bne.n	40009656 <ddr3SdramDirectCompare+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:387
40009626:	f04f 0300 	mov.w	r3, #0
4000962a:	623b      	str	r3, [r7, #32]
4000962c:	e00f      	b.n	4000964e <ddr3SdramDirectCompare+0x56>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:388
4000962e:	6a3b      	ldr	r3, [r7, #32]
40009630:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009634:	683a      	ldr	r2, [r7, #0]
40009636:	18d3      	adds	r3, r2, r3
40009638:	681a      	ldr	r2, [r3, #0]
4000963a:	69fb      	ldr	r3, [r7, #28]
4000963c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:389
4000963e:	69fb      	ldr	r3, [r7, #28]
40009640:	f103 0304 	add.w	r3, r3, #4
40009644:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:387
40009646:	6a3b      	ldr	r3, [r7, #32]
40009648:	f103 0301 	add.w	r3, r3, #1
4000964c:	623b      	str	r3, [r7, #32]
4000964e:	6a3a      	ldr	r2, [r7, #32]
40009650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009652:	429a      	cmp	r2, r3
40009654:	d3eb      	bcc.n	4000962e <ddr3SdramDirectCompare+0x36>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:393
40009656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40009658:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:395
4000965a:	f04f 0300 	mov.w	r3, #0
4000965e:	623b      	str	r3, [r7, #32]
40009660:	e00e      	b.n	40009680 <ddr3SdramDirectCompare+0x88>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:396
40009662:	69fb      	ldr	r3, [r7, #28]
40009664:	6819      	ldr	r1, [r3, #0]
40009666:	4b35      	ldr	r3, [pc, #212]	; (4000973c <ddr3SdramDirectCompare+0x144>)
40009668:	447b      	add	r3, pc
4000966a:	6a3a      	ldr	r2, [r7, #32]
4000966c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:397
40009670:	69fb      	ldr	r3, [r7, #28]
40009672:	f103 0304 	add.w	r3, r3, #4
40009676:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:395
40009678:	6a3b      	ldr	r3, [r7, #32]
4000967a:	f103 0301 	add.w	r3, r3, #1
4000967e:	623b      	str	r3, [r7, #32]
40009680:	6a3a      	ldr	r2, [r7, #32]
40009682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009684:	429a      	cmp	r2, r3
40009686:	d3ec      	bcc.n	40009662 <ddr3SdramDirectCompare+0x6a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:401
40009688:	f04f 0300 	mov.w	r3, #0
4000968c:	627b      	str	r3, [r7, #36]	; 0x24
4000968e:	e048      	b.n	40009722 <ddr3SdramDirectCompare+0x12a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:413
40009690:	4b2b      	ldr	r3, [pc, #172]	; (40009740 <ddr3SdramDirectCompare+0x148>)
40009692:	447b      	add	r3, pc
40009694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009696:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000969a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000969c:	ea4f 0383 	mov.w	r3, r3, lsl #2
400096a0:	6839      	ldr	r1, [r7, #0]
400096a2:	18cb      	adds	r3, r1, r3
400096a4:	681b      	ldr	r3, [r3, #0]
400096a6:	429a      	cmp	r2, r3
400096a8:	d037      	beq.n	4000971a <ddr3SdramDirectCompare+0x122>
400096aa:	687b      	ldr	r3, [r7, #4]
400096ac:	681b      	ldr	r3, [r3, #0]
400096ae:	2b03      	cmp	r3, #3
400096b0:	d033      	beq.n	4000971a <ddr3SdramDirectCompare+0x122>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:415
400096b2:	f04f 0300 	mov.w	r3, #0
400096b6:	623b      	str	r3, [r7, #32]
400096b8:	e02c      	b.n	40009714 <ddr3SdramDirectCompare+0x11c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:416
400096ba:	4b22      	ldr	r3, [pc, #136]	; (40009744 <ddr3SdramDirectCompare+0x14c>)
400096bc:	447b      	add	r3, pc
400096be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
400096c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
400096c4:	6a3b      	ldr	r3, [r7, #32]
400096c6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400096ca:	fa22 f303 	lsr.w	r3, r2, r3
400096ce:	b2db      	uxtb	r3, r3
400096d0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:417
400096d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
400096d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
400096d8:	683a      	ldr	r2, [r7, #0]
400096da:	18d3      	adds	r3, r2, r3
400096dc:	681a      	ldr	r2, [r3, #0]
400096de:	6a3b      	ldr	r3, [r7, #32]
400096e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
400096e4:	fa22 f303 	lsr.w	r3, r2, r3
400096e8:	b2db      	uxtb	r3, r3
400096ea:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:418
400096ec:	697a      	ldr	r2, [r7, #20]
400096ee:	693b      	ldr	r3, [r7, #16]
400096f0:	429a      	cmp	r2, r3
400096f2:	d00b      	beq.n	4000970c <ddr3SdramDirectCompare+0x114>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:419
400096f4:	687b      	ldr	r3, [r7, #4]
400096f6:	681a      	ldr	r2, [r3, #0]
400096f8:	6a3b      	ldr	r3, [r7, #32]
400096fa:	f003 0301 	and.w	r3, r3, #1
400096fe:	f04f 0101 	mov.w	r1, #1
40009702:	fa01 f303 	lsl.w	r3, r1, r3
40009706:	431a      	orrs	r2, r3
40009708:	687b      	ldr	r3, [r7, #4]
4000970a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:415
4000970c:	6a3b      	ldr	r3, [r7, #32]
4000970e:	f103 0301 	add.w	r3, r3, #1
40009712:	623b      	str	r3, [r7, #32]
40009714:	6a3b      	ldr	r3, [r7, #32]
40009716:	2b03      	cmp	r3, #3
40009718:	d9cf      	bls.n	400096ba <ddr3SdramDirectCompare+0xc2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:401
4000971a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000971c:	f103 0301 	add.w	r3, r3, #1
40009720:	627b      	str	r3, [r7, #36]	; 0x24
40009722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009726:	429a      	cmp	r2, r3
40009728:	d3b2      	bcc.n	40009690 <ddr3SdramDirectCompare+0x98>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:424
4000972a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:425
4000972e:	4618      	mov	r0, r3
40009730:	f107 072c 	add.w	r7, r7, #44	; 0x2c
40009734:	46bd      	mov	sp, r7
40009736:	bc80      	pop	{r7}
40009738:	4770      	bx	lr
4000973a:	bf00      	nop
4000973c:	000079b4 			; <UNDEFINED> instruction: 0x000079b4
40009740:	0000798a 	andeq	r7, r0, sl, lsl #19
40009744:	00007960 	andeq	r7, r0, r0, ror #18

40009748 <ddr3DramSramBurst>:
ddr3DramSramBurst():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:437
40009748:	b580      	push	{r7, lr}
4000974a:	b08a      	sub	sp, #40	; 0x28
4000974c:	af00      	add	r7, sp, #0
4000974e:	60f8      	str	r0, [r7, #12]
40009750:	60b9      	str	r1, [r7, #8]
40009752:	607a      	str	r2, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:441
40009754:	f04f 0300 	mov.w	r3, #0
40009758:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:443
4000975a:	687b      	ldr	r3, [r7, #4]
4000975c:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009760:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:446
40009762:	bf00      	nop
40009764:	6a38      	ldr	r0, [r7, #32]
40009766:	f001 fe99 	bl	4000b49c <mvXorStateGet>
4000976a:	4603      	mov	r3, r0
4000976c:	2b00      	cmp	r3, #0
4000976e:	d1f9      	bne.n	40009764 <ddr3DramSramBurst+0x1c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:449
40009770:	4b43      	ldr	r3, [pc, #268]	; (40009880 <ddr3DramSramBurst+0x138>)
40009772:	447b      	add	r3, pc
40009774:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:452
40009776:	68fa      	ldr	r2, [r7, #12]
40009778:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
4000977c:	429a      	cmp	r2, r3
4000977e:	d816      	bhi.n	400097ae <ddr3DramSramBurst+0x66>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:453
40009780:	68fb      	ldr	r3, [r7, #12]
40009782:	ea4f 7313 	mov.w	r3, r3, lsr #28
40009786:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:454
40009788:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4000978c:	f2cd 0306 	movt	r3, #53254	; 0xd006
40009790:	69ba      	ldr	r2, [r7, #24]
40009792:	ea4f 0242 	mov.w	r2, r2, lsl #1
40009796:	f042 0201 	orr.w	r2, r2, #1
4000979a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:455
4000979c:	693b      	ldr	r3, [r7, #16]
4000979e:	68fa      	ldr	r2, [r7, #12]
400097a0:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
400097a4:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:456
400097a6:	693b      	ldr	r3, [r7, #16]
400097a8:	68ba      	ldr	r2, [r7, #8]
400097aa:	615a      	str	r2, [r3, #20]
400097ac:	e01d      	b.n	400097ea <ddr3DramSramBurst+0xa2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:458
400097ae:	68bb      	ldr	r3, [r7, #8]
400097b0:	ea4f 7313 	mov.w	r3, r3, lsr #28
400097b4:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:459
400097b6:	f44f 633a 	mov.w	r3, #2976	; 0xba0
400097ba:	f2cd 0306 	movt	r3, #53254	; 0xd006
400097be:	69ba      	ldr	r2, [r7, #24]
400097c0:	ea4f 6242 	mov.w	r2, r2, lsl #25
400097c4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
400097c8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:460
400097ca:	693b      	ldr	r3, [r7, #16]
400097cc:	68fa      	ldr	r2, [r7, #12]
400097ce:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:461
400097d0:	693b      	ldr	r3, [r7, #16]
400097d2:	68ba      	ldr	r2, [r7, #8]
400097d4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
400097d8:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:462
400097da:	693b      	ldr	r3, [r7, #16]
400097dc:	68fa      	ldr	r2, [r7, #12]
400097de:	619a      	str	r2, [r3, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:463
400097e0:	693b      	ldr	r3, [r7, #16]
400097e2:	68ba      	ldr	r2, [r7, #8]
400097e4:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
400097e8:	615a      	str	r2, [r3, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:466
400097ea:	693b      	ldr	r3, [r7, #16]
400097ec:	f04f 0200 	mov.w	r2, #0
400097f0:	61da      	str	r2, [r3, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:467
400097f2:	693b      	ldr	r3, [r7, #16]
400097f4:	69fa      	ldr	r2, [r7, #28]
400097f6:	611a      	str	r2, [r3, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:468
400097f8:	693b      	ldr	r3, [r7, #16]
400097fa:	f04f 0200 	mov.w	r2, #0
400097fe:	60da      	str	r2, [r3, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:469
40009800:	693b      	ldr	r3, [r7, #16]
40009802:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
40009806:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:470
40009808:	693b      	ldr	r3, [r7, #16]
4000980a:	f04f 0200 	mov.w	r2, #0
4000980e:	609a      	str	r2, [r3, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:471
40009810:	4b1c      	ldr	r3, [pc, #112]	; (40009884 <ddr3DramSramBurst+0x13c>)
40009812:	447b      	add	r3, pc
40009814:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:473
40009816:	4b1c      	ldr	r3, [pc, #112]	; (40009888 <ddr3DramSramBurst+0x140>)
40009818:	447b      	add	r3, pc
4000981a:	4618      	mov	r0, r3
4000981c:	f000 f836 	bl	4000988c <ddr3FlushL1Line>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:476
40009820:	697b      	ldr	r3, [r7, #20]
40009822:	6a38      	ldr	r0, [r7, #32]
40009824:	f04f 0101 	mov.w	r1, #1
40009828:	461a      	mov	r2, r3
4000982a:	f001 fd9d 	bl	4000b368 <mvXorTransfer>
4000982e:	4603      	mov	r3, r0
40009830:	2b00      	cmp	r3, #0
40009832:	d002      	beq.n	4000983a <ddr3DramSramBurst+0xf2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:477
40009834:	f04f 0301 	mov.w	r3, #1
40009838:	e01b      	b.n	40009872 <ddr3DramSramBurst+0x12a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:481
4000983a:	6a3b      	ldr	r3, [r7, #32]
4000983c:	4618      	mov	r0, r3
4000983e:	f7ff fdeb 	bl	40009418 <xor_waiton_eng>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:483
40009842:	68bb      	ldr	r3, [r7, #8]
40009844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
40009848:	d911      	bls.n	4000986e <ddr3DramSramBurst+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:484
4000984a:	f04f 0300 	mov.w	r3, #0
4000984e:	627b      	str	r3, [r7, #36]	; 0x24
40009850:	e009      	b.n	40009866 <ddr3DramSramBurst+0x11e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:485
40009852:	68ba      	ldr	r2, [r7, #8]
40009854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009856:	18d3      	adds	r3, r2, r3
40009858:	4618      	mov	r0, r3
4000985a:	f7fa ebf2 	blx	40004040 <cache_inv>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:484
4000985e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009860:	f103 0320 	add.w	r3, r3, #32
40009864:	627b      	str	r3, [r7, #36]	; 0x24
40009866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009868:	69fb      	ldr	r3, [r7, #28]
4000986a:	429a      	cmp	r2, r3
4000986c:	d3f1      	bcc.n	40009852 <ddr3DramSramBurst+0x10a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:487
4000986e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:488
40009872:	4618      	mov	r0, r3
40009874:	f107 0728 	add.w	r7, r7, #40	; 0x28
40009878:	46bd      	mov	sp, r7
4000987a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000987e:	4770      	bx	lr
40009880:	00007aaa 	andeq	r7, r0, sl, lsr #21
40009884:	00007a0a 	andeq	r7, r0, sl, lsl #20
40009888:	00007a04 	andeq	r7, r0, r4, lsl #20

4000988c <ddr3FlushL1Line>:
ddr3FlushL1Line():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:498
4000988c:	b580      	push	{r7, lr}
4000988e:	b084      	sub	sp, #16
40009890:	af00      	add	r7, sp, #0
40009892:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:502
40009894:	f248 2030 	movw	r0, #33328	; 0x8230
40009898:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000989c:	f7ff fdae 	bl	400093fc <MV_MEMIO_LE32_READ>
400098a0:	4603      	mov	r3, r0
400098a2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
400098a6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:504
400098a8:	68fb      	ldr	r3, [r7, #12]
400098aa:	ea6f 0303 	mvn.w	r3, r3
400098ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
400098b2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:506
400098b4:	68fb      	ldr	r3, [r7, #12]
400098b6:	2b00      	cmp	r3, #0
400098b8:	d009      	beq.n	400098ce <ddr3FlushL1Line+0x42>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:508
400098ba:	6878      	ldr	r0, [r7, #4]
400098bc:	f7fa ebd4 	blx	40004068 <flush_l1_v7>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:509
400098c0:	687b      	ldr	r3, [r7, #4]
400098c2:	f103 0320 	add.w	r3, r3, #32
400098c6:	4618      	mov	r0, r3
400098c8:	f7fa ebce 	blx	40004068 <flush_l1_v7>
400098cc:	e008      	b.n	400098e0 <ddr3FlushL1Line+0x54>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:512
400098ce:	6878      	ldr	r0, [r7, #4]
400098d0:	f7fa ebbe 	blx	40004050 <flush_l1_v6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:513
400098d4:	687b      	ldr	r3, [r7, #4]
400098d6:	f103 0320 	add.w	r3, r3, #32
400098da:	4618      	mov	r0, r3
400098dc:	f7fa ebb8 	blx	40004050 <flush_l1_v6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_sdram.c:515
400098e0:	f107 0710 	add.w	r7, r7, #16
400098e4:	46bd      	mov	sp, r7
400098e6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
400098ea:	4770      	bx	lr

400098ec <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
400098ec:	b480      	push	{r7}
400098ee:	b085      	sub	sp, #20
400098f0:	af00      	add	r7, sp, #0
400098f2:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
400098f4:	687b      	ldr	r3, [r7, #4]
400098f6:	681b      	ldr	r3, [r3, #0]
400098f8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
400098fa:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
400098fc:	4618      	mov	r0, r3
400098fe:	f107 0714 	add.w	r7, r7, #20
40009902:	46bd      	mov	sp, r7
40009904:	bc80      	pop	{r7}
40009906:	4770      	bx	lr

40009908 <ddr3WriteLevelingHw>:
ddr3WriteLevelingHw():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:111
40009908:	b590      	push	{r4, r7, lr}
4000990a:	b089      	sub	sp, #36	; 0x24
4000990c:	af00      	add	r7, sp, #0
4000990e:	6078      	str	r0, [r7, #4]
40009910:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:113
40009912:	f04f 0300 	mov.w	r3, #0
40009916:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:120
40009918:	f241 4004 	movw	r0, #5124	; 0x1404
4000991c:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009920:	f7ff ffe4 	bl	400098ec <MV_MEMIO_LE32_READ>
40009924:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:121
40009926:	693b      	ldr	r3, [r7, #16]
40009928:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
4000992c:	2b00      	cmp	r3, #0
4000992e:	d00a      	beq.n	40009946 <ddr3WriteLevelingHw+0x3e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:122
40009930:	f04f 0301 	mov.w	r3, #1
40009934:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:123
40009936:	f241 4304 	movw	r3, #5124	; 0x1404
4000993a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000993e:	693a      	ldr	r2, [r7, #16]
40009940:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
40009944:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:127
40009946:	f04f 0308 	mov.w	r3, #8
4000994a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:129
4000994c:	693b      	ldr	r3, [r7, #16]
4000994e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
40009952:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:131
40009954:	683b      	ldr	r3, [r7, #0]
40009956:	685b      	ldr	r3, [r3, #4]
40009958:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000995c:	693a      	ldr	r2, [r7, #16]
4000995e:	4313      	orrs	r3, r2
40009960:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:133
40009962:	f241 53b0 	movw	r3, #5552	; 0x15b0
40009966:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000996a:	693a      	ldr	r2, [r7, #16]
4000996c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:135
4000996e:	f248 4088 	movw	r0, #33928	; 0x8488
40009972:	f2cd 0001 	movt	r0, #53249	; 0xd001
40009976:	f7ff ffb9 	bl	400098ec <MV_MEMIO_LE32_READ>
4000997a:	4603      	mov	r3, r0
4000997c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40009980:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:136
40009982:	f248 4388 	movw	r3, #33928	; 0x8488
40009986:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000998a:	693a      	ldr	r2, [r7, #16]
4000998c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:140
4000998e:	f248 4088 	movw	r0, #33928	; 0x8488
40009992:	f2cd 0001 	movt	r0, #53249	; 0xd001
40009996:	f7ff ffa9 	bl	400098ec <MV_MEMIO_LE32_READ>
4000999a:	4603      	mov	r3, r0
4000999c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
400099a0:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:141
400099a2:	693b      	ldr	r3, [r7, #16]
400099a4:	2b00      	cmp	r3, #0
400099a6:	d1f2      	bne.n	4000998e <ddr3WriteLevelingHw+0x86>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:143
400099a8:	f241 50b0 	movw	r0, #5552	; 0x15b0
400099ac:	f2cd 0000 	movt	r0, #53248	; 0xd000
400099b0:	f7ff ff9c 	bl	400098ec <MV_MEMIO_LE32_READ>
400099b4:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:145
400099b6:	693b      	ldr	r3, [r7, #16]
400099b8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
400099bc:	2b00      	cmp	r3, #0
400099be:	f000 80ba 	beq.w	40009b36 <ddr3WriteLevelingHw+0x22e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:147
400099c2:	f04f 0300 	mov.w	r3, #0
400099c6:	61fb      	str	r3, [r7, #28]
400099c8:	e09b      	b.n	40009b02 <ddr3WriteLevelingHw+0x1fa>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:148
400099ca:	683b      	ldr	r3, [r7, #0]
400099cc:	685a      	ldr	r2, [r3, #4]
400099ce:	69fb      	ldr	r3, [r7, #28]
400099d0:	f04f 0101 	mov.w	r1, #1
400099d4:	fa01 f303 	lsl.w	r3, r1, r3
400099d8:	4013      	ands	r3, r2
400099da:	2b00      	cmp	r3, #0
400099dc:	f000 808d 	beq.w	40009afa <ddr3WriteLevelingHw+0x1f2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:149
400099e0:	f04f 0300 	mov.w	r3, #0
400099e4:	61bb      	str	r3, [r7, #24]
400099e6:	e082      	b.n	40009aee <ddr3WriteLevelingHw+0x1e6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:150
400099e8:	683b      	ldr	r3, [r7, #0]
400099ea:	689a      	ldr	r2, [r3, #8]
400099ec:	69bb      	ldr	r3, [r7, #24]
400099ee:	429a      	cmp	r2, r3
400099f0:	d106      	bne.n	40009a00 <ddr3WriteLevelingHw+0xf8>
400099f2:	683b      	ldr	r3, [r7, #0]
400099f4:	699b      	ldr	r3, [r3, #24]
400099f6:	2b00      	cmp	r3, #0
400099f8:	d002      	beq.n	40009a00 <ddr3WriteLevelingHw+0xf8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:151
400099fa:	f04f 0308 	mov.w	r3, #8
400099fe:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:152
40009a00:	f04f 0000 	mov.w	r0, #0
40009a04:	69f9      	ldr	r1, [r7, #28]
40009a06:	69ba      	ldr	r2, [r7, #24]
40009a08:	f7fe fc72 	bl	400082f0 <ddr3ReadPupReg>
40009a0c:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:153
40009a0e:	693b      	ldr	r3, [r7, #16]
40009a10:	ea4f 2313 	mov.w	r3, r3, lsr #8
40009a14:	f003 0307 	and.w	r3, r3, #7
40009a18:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:154
40009a1a:	693b      	ldr	r3, [r7, #16]
40009a1c:	f003 031f 	and.w	r3, r3, #31
40009a20:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:155
40009a22:	6838      	ldr	r0, [r7, #0]
40009a24:	69bb      	ldr	r3, [r7, #24]
40009a26:	69f9      	ldr	r1, [r7, #28]
40009a28:	461a      	mov	r2, r3
40009a2a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009a2e:	1ad2      	subs	r2, r2, r3
40009a30:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009a34:	461a      	mov	r2, r3
40009a36:	460b      	mov	r3, r1
40009a38:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009a3c:	1a5b      	subs	r3, r3, r1
40009a3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009a42:	18d3      	adds	r3, r2, r3
40009a44:	18c3      	adds	r3, r0, r3
40009a46:	f103 0324 	add.w	r3, r3, #36	; 0x24
40009a4a:	68fa      	ldr	r2, [r7, #12]
40009a4c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:156
40009a4e:	6838      	ldr	r0, [r7, #0]
40009a50:	69bb      	ldr	r3, [r7, #24]
40009a52:	69f9      	ldr	r1, [r7, #28]
40009a54:	461a      	mov	r2, r3
40009a56:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009a5a:	1ad2      	subs	r2, r2, r3
40009a5c:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009a60:	461a      	mov	r2, r3
40009a62:	460b      	mov	r3, r1
40009a64:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009a68:	1a5b      	subs	r3, r3, r1
40009a6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009a6e:	18d3      	adds	r3, r2, r3
40009a70:	18c3      	adds	r3, r0, r3
40009a72:	f103 0328 	add.w	r3, r3, #40	; 0x28
40009a76:	68ba      	ldr	r2, [r7, #8]
40009a78:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:157
40009a7a:	6838      	ldr	r0, [r7, #0]
40009a7c:	69bb      	ldr	r3, [r7, #24]
40009a7e:	69f9      	ldr	r1, [r7, #28]
40009a80:	461a      	mov	r2, r3
40009a82:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009a86:	1ad2      	subs	r2, r2, r3
40009a88:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009a8c:	461a      	mov	r2, r3
40009a8e:	460b      	mov	r3, r1
40009a90:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009a94:	1a5b      	subs	r3, r3, r1
40009a96:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009a9a:	18d3      	adds	r3, r2, r3
40009a9c:	18c3      	adds	r3, r0, r3
40009a9e:	f103 031c 	add.w	r3, r3, #28
40009aa2:	f04f 0200 	mov.w	r2, #0
40009aa6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:158
40009aa8:	f04f 0001 	mov.w	r0, #1
40009aac:	69f9      	ldr	r1, [r7, #28]
40009aae:	69ba      	ldr	r2, [r7, #24]
40009ab0:	f7fe fc1e 	bl	400082f0 <ddr3ReadPupReg>
40009ab4:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:159
40009ab6:	693b      	ldr	r3, [r7, #16]
40009ab8:	f003 003f 	and.w	r0, r3, #63	; 0x3f
40009abc:	683c      	ldr	r4, [r7, #0]
40009abe:	69bb      	ldr	r3, [r7, #24]
40009ac0:	69f9      	ldr	r1, [r7, #28]
40009ac2:	461a      	mov	r2, r3
40009ac4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009ac8:	1ad2      	subs	r2, r2, r3
40009aca:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009ace:	461a      	mov	r2, r3
40009ad0:	460b      	mov	r3, r1
40009ad2:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009ad6:	1a5b      	subs	r3, r3, r1
40009ad8:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009adc:	18d3      	adds	r3, r2, r3
40009ade:	18e3      	adds	r3, r4, r3
40009ae0:	f103 0334 	add.w	r3, r3, #52	; 0x34
40009ae4:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:149
40009ae6:	69bb      	ldr	r3, [r7, #24]
40009ae8:	f103 0301 	add.w	r3, r3, #1
40009aec:	61bb      	str	r3, [r7, #24]
40009aee:	683b      	ldr	r3, [r7, #0]
40009af0:	68da      	ldr	r2, [r3, #12]
40009af2:	69bb      	ldr	r3, [r7, #24]
40009af4:	429a      	cmp	r2, r3
40009af6:	f63f af77 	bhi.w	400099e8 <ddr3WriteLevelingHw+0xe0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:147
40009afa:	69fb      	ldr	r3, [r7, #28]
40009afc:	f103 0301 	add.w	r3, r3, #1
40009b00:	61fb      	str	r3, [r7, #28]
40009b02:	69fb      	ldr	r3, [r7, #28]
40009b04:	2b03      	cmp	r3, #3
40009b06:	f67f af60 	bls.w	400099ca <ddr3WriteLevelingHw+0xc2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:183
40009b0a:	697b      	ldr	r3, [r7, #20]
40009b0c:	2b00      	cmp	r3, #0
40009b0e:	d00f      	beq.n	40009b30 <ddr3WriteLevelingHw+0x228>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:184
40009b10:	f241 4004 	movw	r0, #5124	; 0x1404
40009b14:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009b18:	f7ff fee8 	bl	400098ec <MV_MEMIO_LE32_READ>
40009b1c:	4603      	mov	r3, r0
40009b1e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
40009b22:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:185
40009b24:	f241 4304 	movw	r3, #5124	; 0x1404
40009b28:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009b2c:	693a      	ldr	r2, [r7, #16]
40009b2e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:191
40009b30:	f04f 0300 	mov.w	r3, #0
40009b34:	e001      	b.n	40009b3a <ddr3WriteLevelingHw+0x232>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:194
40009b36:	f04f 0301 	mov.w	r3, #1
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:196
40009b3a:	4618      	mov	r0, r3
40009b3c:	f107 0724 	add.w	r7, r7, #36	; 0x24
40009b40:	46bd      	mov	sp, r7
40009b42:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
40009b46:	4770      	bx	lr

40009b48 <ddr3WriteHiFreqSup>:
ddr3WriteHiFreqSup():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:208
40009b48:	b5b0      	push	{r4, r5, r7, lr}
40009b4a:	b096      	sub	sp, #88	; 0x58
40009b4c:	af06      	add	r7, sp, #24
40009b4e:	6078      	str	r0, [r7, #4]
40009b50:	f8df 4548 	ldr.w	r4, [pc, #1352]	; 4000a09c <ddr3WriteHiFreqSup+0x554>
40009b54:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:214
40009b56:	f241 50b8 	movw	r0, #5560	; 0x15b8
40009b5a:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009b5e:	f7ff fec5 	bl	400098ec <MV_MEMIO_LE32_READ>
40009b62:	4603      	mov	r3, r0
40009b64:	f043 0301 	orr.w	r3, r3, #1
40009b68:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:216
40009b6a:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009b6e:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009b74:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:219
40009b76:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40009b7a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:220
40009b7c:	f241 53b0 	movw	r3, #5552	; 0x15b0
40009b80:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009b84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009b86:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:222
40009b88:	f04f 0300 	mov.w	r3, #0
40009b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:223
40009b8e:	f04f 0300 	mov.w	r3, #0
40009b92:	63fb      	str	r3, [r7, #60]	; 0x3c
40009b94:	e1fa      	b.n	40009f8c <ddr3WriteHiFreqSup+0x444>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:224
40009b96:	687b      	ldr	r3, [r7, #4]
40009b98:	685a      	ldr	r2, [r3, #4]
40009b9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40009b9c:	f04f 0101 	mov.w	r1, #1
40009ba0:	fa01 f303 	lsl.w	r3, r1, r3
40009ba4:	4013      	ands	r3, r2
40009ba6:	2b00      	cmp	r3, #0
40009ba8:	f000 81ec 	beq.w	40009f84 <ddr3WriteHiFreqSup+0x43c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:225
40009bac:	f04f 0300 	mov.w	r3, #0
40009bb0:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:226
40009bb2:	f04f 0300 	mov.w	r3, #0
40009bb6:	63bb      	str	r3, [r7, #56]	; 0x38
40009bb8:	e19c      	b.n	40009ef4 <ddr3WriteHiFreqSup+0x3ac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:228
40009bba:	f04f 0300 	mov.w	r3, #0
40009bbe:	62bb      	str	r3, [r7, #40]	; 0x28
40009bc0:	e18c      	b.n	40009edc <ddr3WriteHiFreqSup+0x394>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:230
40009bc2:	687b      	ldr	r3, [r7, #4]
40009bc4:	689b      	ldr	r3, [r3, #8]
40009bc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
40009bc8:	f1c2 0201 	rsb	r2, r2, #1
40009bcc:	fb02 f203 	mul.w	r2, r2, r3
40009bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
40009bd2:	18d3      	adds	r3, r2, r3
40009bd4:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:233
40009bd6:	f241 50b8 	movw	r0, #5560	; 0x15b8
40009bda:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009bde:	f7ff fe85 	bl	400098ec <MV_MEMIO_LE32_READ>
40009be2:	4603      	mov	r3, r0
40009be4:	f023 0302 	bic.w	r3, r3, #2
40009be8:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:234
40009bea:	687b      	ldr	r3, [r7, #4]
40009bec:	699b      	ldr	r3, [r3, #24]
40009bee:	6aba      	ldr	r2, [r7, #40]	; 0x28
40009bf0:	fb02 f303 	mul.w	r3, r2, r3
40009bf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
40009bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009bfa:	4313      	orrs	r3, r2
40009bfc:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:235
40009bfe:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009c02:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009c06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009c08:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:238
40009c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40009c0c:	ea4f 7303 	mov.w	r3, r3, lsl #28
40009c10:	f503 7380 	add.w	r3, r3, #256	; 0x100
40009c14:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:240
40009c16:	f04f 0300 	mov.w	r3, #0
40009c1a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:242
40009c1c:	f107 030c 	add.w	r3, r7, #12
40009c20:	f04f 0204 	mov.w	r2, #4
40009c24:	9200      	str	r2, [sp, #0]
40009c26:	69fa      	ldr	r2, [r7, #28]
40009c28:	9201      	str	r2, [sp, #4]
40009c2a:	f04f 0201 	mov.w	r2, #1
40009c2e:	9202      	str	r2, [sp, #8]
40009c30:	f04f 0200 	mov.w	r2, #0
40009c34:	9203      	str	r2, [sp, #12]
40009c36:	f04f 0200 	mov.w	r2, #0
40009c3a:	9204      	str	r2, [sp, #16]
40009c3c:	f04f 0200 	mov.w	r2, #0
40009c40:	9205      	str	r2, [sp, #20]
40009c42:	6878      	ldr	r0, [r7, #4]
40009c44:	f04f 01ff 	mov.w	r1, #255	; 0xff
40009c48:	461a      	mov	r2, r3
40009c4a:	f8df 3454 	ldr.w	r3, [pc, #1108]	; 4000a0a0 <ddr3WriteHiFreqSup+0x558>
40009c4e:	58e3      	ldr	r3, [r4, r3]
40009c50:	f7ff fc32 	bl	400094b8 <ddr3SdramCompare>
40009c54:	4603      	mov	r3, r0
40009c56:	2b00      	cmp	r3, #0
40009c58:	d002      	beq.n	40009c60 <ddr3WriteHiFreqSup+0x118>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:244
40009c5a:	f04f 0301 	mov.w	r3, #1
40009c5e:	e215      	b.n	4000a08c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:246
40009c60:	f107 030c 	add.w	r3, r7, #12
40009c64:	f04f 0204 	mov.w	r2, #4
40009c68:	9200      	str	r2, [sp, #0]
40009c6a:	69fa      	ldr	r2, [r7, #28]
40009c6c:	9201      	str	r2, [sp, #4]
40009c6e:	f04f 0201 	mov.w	r2, #1
40009c72:	9202      	str	r2, [sp, #8]
40009c74:	f04f 0200 	mov.w	r2, #0
40009c78:	9203      	str	r2, [sp, #12]
40009c7a:	f04f 0200 	mov.w	r2, #0
40009c7e:	9204      	str	r2, [sp, #16]
40009c80:	f04f 0200 	mov.w	r2, #0
40009c84:	9205      	str	r2, [sp, #20]
40009c86:	6878      	ldr	r0, [r7, #4]
40009c88:	f04f 01ff 	mov.w	r1, #255	; 0xff
40009c8c:	461a      	mov	r2, r3
40009c8e:	f8df 3414 	ldr.w	r3, [pc, #1044]	; 4000a0a4 <ddr3WriteHiFreqSup+0x55c>
40009c92:	58e3      	ldr	r3, [r4, r3]
40009c94:	f7ff fc10 	bl	400094b8 <ddr3SdramCompare>
40009c98:	4603      	mov	r3, r0
40009c9a:	2b00      	cmp	r3, #0
40009c9c:	d002      	beq.n	40009ca4 <ddr3WriteHiFreqSup+0x15c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:248
40009c9e:	f04f 0301 	mov.w	r3, #1
40009ca2:	e1f3      	b.n	4000a08c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:250
40009ca4:	f107 030c 	add.w	r3, r7, #12
40009ca8:	f04f 0204 	mov.w	r2, #4
40009cac:	9200      	str	r2, [sp, #0]
40009cae:	69fa      	ldr	r2, [r7, #28]
40009cb0:	9201      	str	r2, [sp, #4]
40009cb2:	f04f 0201 	mov.w	r2, #1
40009cb6:	9202      	str	r2, [sp, #8]
40009cb8:	f04f 0200 	mov.w	r2, #0
40009cbc:	9203      	str	r2, [sp, #12]
40009cbe:	f04f 0200 	mov.w	r2, #0
40009cc2:	9204      	str	r2, [sp, #16]
40009cc4:	f04f 0200 	mov.w	r2, #0
40009cc8:	9205      	str	r2, [sp, #20]
40009cca:	6878      	ldr	r0, [r7, #4]
40009ccc:	f04f 01ff 	mov.w	r1, #255	; 0xff
40009cd0:	461a      	mov	r2, r3
40009cd2:	4bf5      	ldr	r3, [pc, #980]	; (4000a0a8 <ddr3WriteHiFreqSup+0x560>)
40009cd4:	58e3      	ldr	r3, [r4, r3]
40009cd6:	f103 0310 	add.w	r3, r3, #16
40009cda:	f7ff fbed 	bl	400094b8 <ddr3SdramCompare>
40009cde:	4603      	mov	r3, r0
40009ce0:	2b00      	cmp	r3, #0
40009ce2:	d002      	beq.n	40009cea <ddr3WriteHiFreqSup+0x1a2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:251
40009ce4:	f04f 0301 	mov.w	r3, #1
40009ce8:	e1d0      	b.n	4000a08c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:253
40009cea:	f107 030c 	add.w	r3, r7, #12
40009cee:	f04f 0204 	mov.w	r2, #4
40009cf2:	9200      	str	r2, [sp, #0]
40009cf4:	69fa      	ldr	r2, [r7, #28]
40009cf6:	9201      	str	r2, [sp, #4]
40009cf8:	f04f 0201 	mov.w	r2, #1
40009cfc:	9202      	str	r2, [sp, #8]
40009cfe:	f04f 0200 	mov.w	r2, #0
40009d02:	9203      	str	r2, [sp, #12]
40009d04:	f04f 0200 	mov.w	r2, #0
40009d08:	9204      	str	r2, [sp, #16]
40009d0a:	f04f 0200 	mov.w	r2, #0
40009d0e:	9205      	str	r2, [sp, #20]
40009d10:	6878      	ldr	r0, [r7, #4]
40009d12:	f04f 01ff 	mov.w	r1, #255	; 0xff
40009d16:	461a      	mov	r2, r3
40009d18:	4be3      	ldr	r3, [pc, #908]	; (4000a0a8 <ddr3WriteHiFreqSup+0x560>)
40009d1a:	58e3      	ldr	r3, [r4, r3]
40009d1c:	f7ff fbcc 	bl	400094b8 <ddr3SdramCompare>
40009d20:	4603      	mov	r3, r0
40009d22:	2b00      	cmp	r3, #0
40009d24:	d002      	beq.n	40009d2c <ddr3WriteHiFreqSup+0x1e4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:254
40009d26:	f04f 0301 	mov.w	r3, #1
40009d2a:	e1af      	b.n	4000a08c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:257
40009d2c:	f04f 0300 	mov.w	r3, #0
40009d30:	633b      	str	r3, [r7, #48]	; 0x30
40009d32:	e0ba      	b.n	40009eaa <ddr3WriteHiFreqSup+0x362>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:258
40009d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
40009d36:	2b00      	cmp	r3, #0
40009d38:	d101      	bne.n	40009d3e <ddr3WriteHiFreqSup+0x1f6>
40009d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009d3c:	e001      	b.n	40009d42 <ddr3WriteHiFreqSup+0x1fa>
40009d3e:	f04f 0308 	mov.w	r3, #8
40009d42:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:260
40009d44:	68fa      	ldr	r2, [r7, #12]
40009d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009d48:	fa22 f303 	lsr.w	r3, r2, r3
40009d4c:	f003 0301 	and.w	r3, r3, #1
40009d50:	b2db      	uxtb	r3, r3
40009d52:	2b00      	cmp	r3, #0
40009d54:	d062      	beq.n	40009e1c <ddr3WriteHiFreqSup+0x2d4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:261
40009d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009d58:	2b00      	cmp	r3, #0
40009d5a:	d159      	bne.n	40009e10 <ddr3WriteHiFreqSup+0x2c8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:263
40009d5c:	6878      	ldr	r0, [r7, #4]
40009d5e:	69bb      	ldr	r3, [r7, #24]
40009d60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009d62:	461a      	mov	r2, r3
40009d64:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009d68:	1ad2      	subs	r2, r2, r3
40009d6a:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009d6e:	461a      	mov	r2, r3
40009d70:	460b      	mov	r3, r1
40009d72:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009d76:	1a5b      	subs	r3, r3, r1
40009d78:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009d7c:	18d3      	adds	r3, r2, r3
40009d7e:	18c3      	adds	r3, r0, r3
40009d80:	f103 0324 	add.w	r3, r3, #36	; 0x24
40009d84:	681b      	ldr	r3, [r3, #0]
40009d86:	f103 0302 	add.w	r3, r3, #2
40009d8a:	f003 0303 	and.w	r3, r3, #3
40009d8e:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:264
40009d90:	6878      	ldr	r0, [r7, #4]
40009d92:	69bb      	ldr	r3, [r7, #24]
40009d94:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009d96:	461a      	mov	r2, r3
40009d98:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009d9c:	1ad2      	subs	r2, r2, r3
40009d9e:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009da2:	461a      	mov	r2, r3
40009da4:	460b      	mov	r3, r1
40009da6:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009daa:	1a5b      	subs	r3, r3, r1
40009dac:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009db0:	18d3      	adds	r3, r2, r3
40009db2:	18c3      	adds	r3, r0, r3
40009db4:	f103 0324 	add.w	r3, r3, #36	; 0x24
40009db8:	697a      	ldr	r2, [r7, #20]
40009dba:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:265
40009dbc:	6878      	ldr	r0, [r7, #4]
40009dbe:	69bb      	ldr	r3, [r7, #24]
40009dc0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009dc2:	461a      	mov	r2, r3
40009dc4:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009dc8:	1ad2      	subs	r2, r2, r3
40009dca:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009dce:	461a      	mov	r2, r3
40009dd0:	460b      	mov	r3, r1
40009dd2:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009dd6:	1a5b      	subs	r3, r3, r1
40009dd8:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009ddc:	18d3      	adds	r3, r2, r3
40009dde:	18c3      	adds	r3, r0, r3
40009de0:	f103 0328 	add.w	r3, r3, #40	; 0x28
40009de4:	681b      	ldr	r3, [r3, #0]
40009de6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:272
40009de8:	6abb      	ldr	r3, [r7, #40]	; 0x28
40009dea:	f1c3 0301 	rsb	r3, r3, #1
40009dee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
40009df0:	fb02 f203 	mul.w	r2, r2, r3
40009df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
40009df6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
40009dfa:	18d3      	adds	r3, r2, r3
40009dfc:	693a      	ldr	r2, [r7, #16]
40009dfe:	9200      	str	r2, [sp, #0]
40009e00:	f04f 0000 	mov.w	r0, #0
40009e04:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009e06:	461a      	mov	r2, r3
40009e08:	697b      	ldr	r3, [r7, #20]
40009e0a:	f7fe f9d7 	bl	400081bc <ddr3WritePupReg>
40009e0e:	e048      	b.n	40009ea2 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:273
40009e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009e12:	2b03      	cmp	r3, #3
40009e14:	d145      	bne.n	40009ea2 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:275
40009e16:	f04f 0301 	mov.w	r3, #1
40009e1a:	e137      	b.n	4000a08c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:277
40009e1c:	6878      	ldr	r0, [r7, #4]
40009e1e:	69bb      	ldr	r3, [r7, #24]
40009e20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009e22:	461a      	mov	r2, r3
40009e24:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009e28:	1ad2      	subs	r2, r2, r3
40009e2a:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009e2e:	461a      	mov	r2, r3
40009e30:	460b      	mov	r3, r1
40009e32:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009e36:	1a5b      	subs	r3, r3, r1
40009e38:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009e3c:	18d3      	adds	r3, r2, r3
40009e3e:	18c3      	adds	r3, r0, r3
40009e40:	f103 031c 	add.w	r3, r3, #28
40009e44:	681b      	ldr	r3, [r3, #0]
40009e46:	2b00      	cmp	r3, #0
40009e48:	d12b      	bne.n	40009ea2 <ddr3WriteHiFreqSup+0x35a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:278
40009e4a:	6878      	ldr	r0, [r7, #4]
40009e4c:	69bb      	ldr	r3, [r7, #24]
40009e4e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009e50:	461a      	mov	r2, r3
40009e52:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009e56:	1ad2      	subs	r2, r2, r3
40009e58:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009e5c:	461a      	mov	r2, r3
40009e5e:	460b      	mov	r3, r1
40009e60:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009e64:	1a5b      	subs	r3, r3, r1
40009e66:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009e6a:	18d3      	adds	r3, r2, r3
40009e6c:	18c3      	adds	r3, r0, r3
40009e6e:	f103 031c 	add.w	r3, r3, #28
40009e72:	681b      	ldr	r3, [r3, #0]
40009e74:	f103 0001 	add.w	r0, r3, #1
40009e78:	687d      	ldr	r5, [r7, #4]
40009e7a:	69bb      	ldr	r3, [r7, #24]
40009e7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009e7e:	461a      	mov	r2, r3
40009e80:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009e84:	1ad2      	subs	r2, r2, r3
40009e86:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009e8a:	461a      	mov	r2, r3
40009e8c:	460b      	mov	r3, r1
40009e8e:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009e92:	1a5b      	subs	r3, r3, r1
40009e94:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009e98:	18d3      	adds	r3, r2, r3
40009e9a:	18eb      	adds	r3, r5, r3
40009e9c:	f103 031c 	add.w	r3, r3, #28
40009ea0:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:257
40009ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009ea4:	f103 0301 	add.w	r3, r3, #1
40009ea8:	633b      	str	r3, [r7, #48]	; 0x30
40009eaa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
40009eac:	6a3b      	ldr	r3, [r7, #32]
40009eae:	429a      	cmp	r2, r3
40009eb0:	f4ff af40 	bcc.w	40009d34 <ddr3WriteHiFreqSup+0x1ec>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:282
40009eb4:	f241 50b8 	movw	r0, #5560	; 0x15b8
40009eb8:	f2cd 0000 	movt	r0, #53248	; 0xd000
40009ebc:	f7ff fd16 	bl	400098ec <MV_MEMIO_LE32_READ>
40009ec0:	4603      	mov	r3, r0
40009ec2:	f023 0302 	bic.w	r3, r3, #2
40009ec6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:283
40009ec8:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009ecc:	f2cd 0300 	movt	r3, #53248	; 0xd000
40009ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
40009ed2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:228
40009ed4:	6abb      	ldr	r3, [r7, #40]	; 0x28
40009ed6:	f103 0301 	add.w	r3, r3, #1
40009eda:	62bb      	str	r3, [r7, #40]	; 0x28
40009edc:	687b      	ldr	r3, [r7, #4]
40009ede:	699b      	ldr	r3, [r3, #24]
40009ee0:	f103 0201 	add.w	r2, r3, #1
40009ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
40009ee6:	429a      	cmp	r2, r3
40009ee8:	f63f ae6b 	bhi.w	40009bc2 <ddr3WriteHiFreqSup+0x7a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:226
40009eec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009eee:	f103 0301 	add.w	r3, r3, #1
40009ef2:	63bb      	str	r3, [r7, #56]	; 0x38
40009ef4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
40009ef6:	2b02      	cmp	r3, #2
40009ef8:	f67f ae5f 	bls.w	40009bba <ddr3WriteHiFreqSup+0x72>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:287
40009efc:	f04f 0300 	mov.w	r3, #0
40009f00:	633b      	str	r3, [r7, #48]	; 0x30
40009f02:	e01b      	b.n	40009f3c <ddr3WriteHiFreqSup+0x3f4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:288
40009f04:	6878      	ldr	r0, [r7, #4]
40009f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009f08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009f0a:	461a      	mov	r2, r3
40009f0c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
40009f10:	1ad2      	subs	r2, r2, r3
40009f12:	ea4f 0382 	mov.w	r3, r2, lsl #2
40009f16:	461a      	mov	r2, r3
40009f18:	460b      	mov	r3, r1
40009f1a:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009f1e:	1a5b      	subs	r3, r3, r1
40009f20:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009f24:	18d3      	adds	r3, r2, r3
40009f26:	18c3      	adds	r3, r0, r3
40009f28:	f103 031c 	add.w	r3, r3, #28
40009f2c:	681b      	ldr	r3, [r3, #0]
40009f2e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40009f30:	18d3      	adds	r3, r2, r3
40009f32:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:287
40009f34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009f36:	f103 0301 	add.w	r3, r3, #1
40009f3a:	633b      	str	r3, [r7, #48]	; 0x30
40009f3c:	687b      	ldr	r3, [r7, #4]
40009f3e:	689a      	ldr	r2, [r3, #8]
40009f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009f42:	429a      	cmp	r2, r3
40009f44:	d8de      	bhi.n	40009f04 <ddr3WriteHiFreqSup+0x3bc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:290
40009f46:	687b      	ldr	r3, [r7, #4]
40009f48:	699b      	ldr	r3, [r3, #24]
40009f4a:	2b00      	cmp	r3, #0
40009f4c:	d00e      	beq.n	40009f6c <ddr3WriteHiFreqSup+0x424>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:291
40009f4e:	6879      	ldr	r1, [r7, #4]
40009f50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
40009f52:	4613      	mov	r3, r2
40009f54:	ea4f 1383 	mov.w	r3, r3, lsl #6
40009f58:	1a9b      	subs	r3, r3, r2
40009f5a:	ea4f 0383 	mov.w	r3, r3, lsl #2
40009f5e:	18cb      	adds	r3, r1, r3
40009f60:	f103 03fc 	add.w	r3, r3, #252	; 0xfc
40009f64:	681b      	ldr	r3, [r3, #0]
40009f66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
40009f68:	18d3      	adds	r3, r2, r3
40009f6a:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:293
40009f6c:	687b      	ldr	r3, [r7, #4]
40009f6e:	68da      	ldr	r2, [r3, #12]
40009f70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
40009f72:	429a      	cmp	r2, r3
40009f74:	d902      	bls.n	40009f7c <ddr3WriteHiFreqSup+0x434>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:295
40009f76:	f04f 0301 	mov.w	r3, #1
40009f7a:	e087      	b.n	4000a08c <ddr3WriteHiFreqSup+0x544>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:297
40009f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
40009f7e:	f103 0301 	add.w	r3, r3, #1
40009f82:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:223
40009f84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40009f86:	f103 0301 	add.w	r3, r3, #1
40009f8a:	63fb      	str	r3, [r7, #60]	; 0x3c
40009f8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40009f8e:	2b03      	cmp	r3, #3
40009f90:	f67f ae01 	bls.w	40009b96 <ddr3WriteHiFreqSup+0x4e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:301
40009f94:	687b      	ldr	r3, [r7, #4]
40009f96:	f04f 0200 	mov.w	r2, #0
40009f9a:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:302
40009f9e:	687b      	ldr	r3, [r7, #4]
40009fa0:	f04f 020a 	mov.w	r2, #10
40009fa4:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:305
40009fa8:	f04f 0300 	mov.w	r3, #0
40009fac:	63fb      	str	r3, [r7, #60]	; 0x3c
40009fae:	e047      	b.n	4000a040 <ddr3WriteHiFreqSup+0x4f8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:306
40009fb0:	687b      	ldr	r3, [r7, #4]
40009fb2:	685a      	ldr	r2, [r3, #4]
40009fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
40009fb6:	f04f 0101 	mov.w	r1, #1
40009fba:	fa01 f303 	lsl.w	r3, r1, r3
40009fbe:	4013      	ands	r3, r2
40009fc0:	2b00      	cmp	r3, #0
40009fc2:	d039      	beq.n	4000a038 <ddr3WriteHiFreqSup+0x4f0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:307
40009fc4:	f04f 0300 	mov.w	r3, #0
40009fc8:	633b      	str	r3, [r7, #48]	; 0x30
40009fca:	e030      	b.n	4000a02e <ddr3WriteHiFreqSup+0x4e6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:308
40009fcc:	687b      	ldr	r3, [r7, #4]
40009fce:	689a      	ldr	r2, [r3, #8]
40009fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
40009fd2:	429a      	cmp	r2, r3
40009fd4:	d106      	bne.n	40009fe4 <ddr3WriteHiFreqSup+0x49c>
40009fd6:	687b      	ldr	r3, [r7, #4]
40009fd8:	699b      	ldr	r3, [r3, #24]
40009fda:	2b00      	cmp	r3, #0
40009fdc:	d002      	beq.n	40009fe4 <ddr3WriteHiFreqSup+0x49c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:309
40009fde:	f04f 0308 	mov.w	r3, #8
40009fe2:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:310
40009fe4:	f04f 0000 	mov.w	r0, #0
40009fe8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
40009fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
40009fec:	f7fe f980 	bl	400082f0 <ddr3ReadPupReg>
40009ff0:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:311
40009ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
40009ff4:	ea4f 2313 	mov.w	r3, r3, lsr #8
40009ff8:	f003 0307 	and.w	r3, r3, #7
40009ffc:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:312
40009ffe:	687b      	ldr	r3, [r7, #4]
4000a000:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
4000a004:	697b      	ldr	r3, [r7, #20]
4000a006:	429a      	cmp	r2, r3
4000a008:	d203      	bcs.n	4000a012 <ddr3WriteHiFreqSup+0x4ca>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:313
4000a00a:	687b      	ldr	r3, [r7, #4]
4000a00c:	697a      	ldr	r2, [r7, #20]
4000a00e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:314
4000a012:	687b      	ldr	r3, [r7, #4]
4000a014:	f8d3 2808 	ldr.w	r2, [r3, #2056]	; 0x808
4000a018:	697b      	ldr	r3, [r7, #20]
4000a01a:	429a      	cmp	r2, r3
4000a01c:	d903      	bls.n	4000a026 <ddr3WriteHiFreqSup+0x4de>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:315
4000a01e:	687b      	ldr	r3, [r7, #4]
4000a020:	697a      	ldr	r2, [r7, #20]
4000a022:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:307
4000a026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000a028:	f103 0301 	add.w	r3, r3, #1
4000a02c:	633b      	str	r3, [r7, #48]	; 0x30
4000a02e:	687b      	ldr	r3, [r7, #4]
4000a030:	68da      	ldr	r2, [r3, #12]
4000a032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000a034:	429a      	cmp	r2, r3
4000a036:	d8c9      	bhi.n	40009fcc <ddr3WriteHiFreqSup+0x484>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:305
4000a038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000a03a:	f103 0301 	add.w	r3, r3, #1
4000a03e:	63fb      	str	r3, [r7, #60]	; 0x3c
4000a040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000a042:	2b03      	cmp	r3, #3
4000a044:	d9b4      	bls.n	40009fb0 <ddr3WriteHiFreqSup+0x468>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:322
4000a046:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000a04a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a04e:	f7ff fc4d 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a052:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:323
4000a054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a056:	f023 0301 	bic.w	r3, r3, #1
4000a05a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:324
4000a05c:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000a060:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a064:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a066:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:326
4000a068:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000a06c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a070:	f7ff fc3c 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a074:	4603      	mov	r3, r0
4000a076:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000a07a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:327
4000a07c:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000a080:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a084:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a086:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:331
4000a088:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:332
4000a08c:	4618      	mov	r0, r3
4000a08e:	f107 0740 	add.w	r7, r7, #64	; 0x40
4000a092:	46bd      	mov	sp, r7
4000a094:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
4000a098:	4770      	bx	lr
4000a09a:	bf00      	nop
4000a09c:	00007820 	andeq	r7, r0, r0, lsr #16
4000a0a0:	0000001c 	andeq	r0, r0, ip, lsl r0
4000a0a4:	00000014 	andeq	r0, r0, r4, lsl r0
4000a0a8:	00000008 	andeq	r0, r0, r8

4000a0ac <ddr3WriteLevelingHwRegDIMM>:
ddr3WriteLevelingHwRegDIMM():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:344
4000a0ac:	b590      	push	{r4, r7, lr}
4000a0ae:	b08b      	sub	sp, #44	; 0x2c
4000a0b0:	af02      	add	r7, sp, #8
4000a0b2:	6078      	str	r0, [r7, #4]
4000a0b4:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:346
4000a0b6:	f04f 0300 	mov.w	r3, #0
4000a0ba:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:351
4000a0bc:	683b      	ldr	r3, [r7, #0]
4000a0be:	681b      	ldr	r3, [r3, #0]
4000a0c0:	2b02      	cmp	r3, #2
4000a0c2:	d902      	bls.n	4000a0ca <ddr3WriteLevelingHwRegDIMM+0x1e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:353
4000a0c4:	f04f 030f 	mov.w	r3, #15
4000a0c8:	e144      	b.n	4000a354 <ddr3WriteLevelingHwRegDIMM+0x2a8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:357
4000a0ca:	f241 4004 	movw	r0, #5124	; 0x1404
4000a0ce:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a0d2:	f7ff fc0b 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a0d6:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:358
4000a0d8:	693b      	ldr	r3, [r7, #16]
4000a0da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
4000a0de:	2b00      	cmp	r3, #0
4000a0e0:	d00a      	beq.n	4000a0f8 <ddr3WriteLevelingHwRegDIMM+0x4c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:359
4000a0e2:	f04f 0301 	mov.w	r3, #1
4000a0e6:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:360
4000a0e8:	f241 4304 	movw	r3, #5124	; 0x1404
4000a0ec:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a0f0:	693a      	ldr	r2, [r7, #16]
4000a0f2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
4000a0f6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:364
4000a0f8:	f04f 0308 	mov.w	r3, #8
4000a0fc:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:366
4000a0fe:	693b      	ldr	r3, [r7, #16]
4000a100:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
4000a104:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:368
4000a106:	683b      	ldr	r3, [r7, #0]
4000a108:	685b      	ldr	r3, [r3, #4]
4000a10a:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000a10e:	693a      	ldr	r2, [r7, #16]
4000a110:	4313      	orrs	r3, r2
4000a112:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:370
4000a114:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000a118:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a11c:	693a      	ldr	r2, [r7, #16]
4000a11e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:372
4000a120:	f248 4088 	movw	r0, #33928	; 0x8488
4000a124:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000a128:	f7ff fbe0 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a12c:	4603      	mov	r3, r0
4000a12e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
4000a132:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:373
4000a134:	f248 4388 	movw	r3, #33928	; 0x8488
4000a138:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000a13c:	693a      	ldr	r2, [r7, #16]
4000a13e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:377
4000a140:	f248 4088 	movw	r0, #33928	; 0x8488
4000a144:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000a148:	f7ff fbd0 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a14c:	4603      	mov	r3, r0
4000a14e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
4000a152:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:378
4000a154:	693b      	ldr	r3, [r7, #16]
4000a156:	2b00      	cmp	r3, #0
4000a158:	d1f2      	bne.n	4000a140 <ddr3WriteLevelingHwRegDIMM+0x94>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:380
4000a15a:	f241 50b0 	movw	r0, #5552	; 0x15b0
4000a15e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a162:	f7ff fbc3 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a166:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:382
4000a168:	693b      	ldr	r3, [r7, #16]
4000a16a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
4000a16e:	2b00      	cmp	r3, #0
4000a170:	f000 80ba 	beq.w	4000a2e8 <ddr3WriteLevelingHwRegDIMM+0x23c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:384
4000a174:	f04f 0300 	mov.w	r3, #0
4000a178:	61fb      	str	r3, [r7, #28]
4000a17a:	e09b      	b.n	4000a2b4 <ddr3WriteLevelingHwRegDIMM+0x208>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:385
4000a17c:	683b      	ldr	r3, [r7, #0]
4000a17e:	685a      	ldr	r2, [r3, #4]
4000a180:	69fb      	ldr	r3, [r7, #28]
4000a182:	f04f 0101 	mov.w	r1, #1
4000a186:	fa01 f303 	lsl.w	r3, r1, r3
4000a18a:	4013      	ands	r3, r2
4000a18c:	2b00      	cmp	r3, #0
4000a18e:	f000 808d 	beq.w	4000a2ac <ddr3WriteLevelingHwRegDIMM+0x200>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:386
4000a192:	f04f 0300 	mov.w	r3, #0
4000a196:	61bb      	str	r3, [r7, #24]
4000a198:	e082      	b.n	4000a2a0 <ddr3WriteLevelingHwRegDIMM+0x1f4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:387
4000a19a:	683b      	ldr	r3, [r7, #0]
4000a19c:	689a      	ldr	r2, [r3, #8]
4000a19e:	69bb      	ldr	r3, [r7, #24]
4000a1a0:	429a      	cmp	r2, r3
4000a1a2:	d106      	bne.n	4000a1b2 <ddr3WriteLevelingHwRegDIMM+0x106>
4000a1a4:	683b      	ldr	r3, [r7, #0]
4000a1a6:	699b      	ldr	r3, [r3, #24]
4000a1a8:	2b00      	cmp	r3, #0
4000a1aa:	d002      	beq.n	4000a1b2 <ddr3WriteLevelingHwRegDIMM+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:388
4000a1ac:	f04f 0308 	mov.w	r3, #8
4000a1b0:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:389
4000a1b2:	f04f 0000 	mov.w	r0, #0
4000a1b6:	69f9      	ldr	r1, [r7, #28]
4000a1b8:	69ba      	ldr	r2, [r7, #24]
4000a1ba:	f7fe f899 	bl	400082f0 <ddr3ReadPupReg>
4000a1be:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:390
4000a1c0:	693b      	ldr	r3, [r7, #16]
4000a1c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
4000a1c6:	f003 0307 	and.w	r3, r3, #7
4000a1ca:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:391
4000a1cc:	693b      	ldr	r3, [r7, #16]
4000a1ce:	f003 031f 	and.w	r3, r3, #31
4000a1d2:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:392
4000a1d4:	6838      	ldr	r0, [r7, #0]
4000a1d6:	69bb      	ldr	r3, [r7, #24]
4000a1d8:	69f9      	ldr	r1, [r7, #28]
4000a1da:	461a      	mov	r2, r3
4000a1dc:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a1e0:	1ad2      	subs	r2, r2, r3
4000a1e2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a1e6:	461a      	mov	r2, r3
4000a1e8:	460b      	mov	r3, r1
4000a1ea:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a1ee:	1a5b      	subs	r3, r3, r1
4000a1f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a1f4:	18d3      	adds	r3, r2, r3
4000a1f6:	18c3      	adds	r3, r0, r3
4000a1f8:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000a1fc:	68fa      	ldr	r2, [r7, #12]
4000a1fe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:393
4000a200:	6838      	ldr	r0, [r7, #0]
4000a202:	69bb      	ldr	r3, [r7, #24]
4000a204:	69f9      	ldr	r1, [r7, #28]
4000a206:	461a      	mov	r2, r3
4000a208:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a20c:	1ad2      	subs	r2, r2, r3
4000a20e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a212:	461a      	mov	r2, r3
4000a214:	460b      	mov	r3, r1
4000a216:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a21a:	1a5b      	subs	r3, r3, r1
4000a21c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a220:	18d3      	adds	r3, r2, r3
4000a222:	18c3      	adds	r3, r0, r3
4000a224:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000a228:	68ba      	ldr	r2, [r7, #8]
4000a22a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:394
4000a22c:	6838      	ldr	r0, [r7, #0]
4000a22e:	69bb      	ldr	r3, [r7, #24]
4000a230:	69f9      	ldr	r1, [r7, #28]
4000a232:	461a      	mov	r2, r3
4000a234:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a238:	1ad2      	subs	r2, r2, r3
4000a23a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a23e:	461a      	mov	r2, r3
4000a240:	460b      	mov	r3, r1
4000a242:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a246:	1a5b      	subs	r3, r3, r1
4000a248:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a24c:	18d3      	adds	r3, r2, r3
4000a24e:	18c3      	adds	r3, r0, r3
4000a250:	f103 031c 	add.w	r3, r3, #28
4000a254:	f04f 0200 	mov.w	r2, #0
4000a258:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:395
4000a25a:	f04f 0001 	mov.w	r0, #1
4000a25e:	69f9      	ldr	r1, [r7, #28]
4000a260:	69ba      	ldr	r2, [r7, #24]
4000a262:	f7fe f845 	bl	400082f0 <ddr3ReadPupReg>
4000a266:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:396
4000a268:	693b      	ldr	r3, [r7, #16]
4000a26a:	f003 003f 	and.w	r0, r3, #63	; 0x3f
4000a26e:	683c      	ldr	r4, [r7, #0]
4000a270:	69bb      	ldr	r3, [r7, #24]
4000a272:	69f9      	ldr	r1, [r7, #28]
4000a274:	461a      	mov	r2, r3
4000a276:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a27a:	1ad2      	subs	r2, r2, r3
4000a27c:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a280:	461a      	mov	r2, r3
4000a282:	460b      	mov	r3, r1
4000a284:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a288:	1a5b      	subs	r3, r3, r1
4000a28a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a28e:	18d3      	adds	r3, r2, r3
4000a290:	18e3      	adds	r3, r4, r3
4000a292:	f103 0334 	add.w	r3, r3, #52	; 0x34
4000a296:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:386
4000a298:	69bb      	ldr	r3, [r7, #24]
4000a29a:	f103 0301 	add.w	r3, r3, #1
4000a29e:	61bb      	str	r3, [r7, #24]
4000a2a0:	683b      	ldr	r3, [r7, #0]
4000a2a2:	68da      	ldr	r2, [r3, #12]
4000a2a4:	69bb      	ldr	r3, [r7, #24]
4000a2a6:	429a      	cmp	r2, r3
4000a2a8:	f63f af77 	bhi.w	4000a19a <ddr3WriteLevelingHwRegDIMM+0xee>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:384
4000a2ac:	69fb      	ldr	r3, [r7, #28]
4000a2ae:	f103 0301 	add.w	r3, r3, #1
4000a2b2:	61fb      	str	r3, [r7, #28]
4000a2b4:	69fb      	ldr	r3, [r7, #28]
4000a2b6:	2b03      	cmp	r3, #3
4000a2b8:	f67f af60 	bls.w	4000a17c <ddr3WriteLevelingHwRegDIMM+0xd0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:418
4000a2bc:	697b      	ldr	r3, [r7, #20]
4000a2be:	2b00      	cmp	r3, #0
4000a2c0:	d00f      	beq.n	4000a2e2 <ddr3WriteLevelingHwRegDIMM+0x236>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:419
4000a2c2:	f241 4004 	movw	r0, #5124	; 0x1404
4000a2c6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a2ca:	f7ff fb0f 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a2ce:	4603      	mov	r3, r0
4000a2d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000a2d4:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:420
4000a2d6:	f241 4304 	movw	r3, #5124	; 0x1404
4000a2da:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a2de:	693a      	ldr	r2, [r7, #16]
4000a2e0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:425
4000a2e2:	f04f 0300 	mov.w	r3, #0
4000a2e6:	e035      	b.n	4000a354 <ddr3WriteLevelingHwRegDIMM+0x2a8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:428
4000a2e8:	f04f 0300 	mov.w	r3, #0
4000a2ec:	61fb      	str	r3, [r7, #28]
4000a2ee:	e025      	b.n	4000a33c <ddr3WriteLevelingHwRegDIMM+0x290>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:429
4000a2f0:	683b      	ldr	r3, [r7, #0]
4000a2f2:	685a      	ldr	r2, [r3, #4]
4000a2f4:	69fb      	ldr	r3, [r7, #28]
4000a2f6:	f04f 0101 	mov.w	r1, #1
4000a2fa:	fa01 f303 	lsl.w	r3, r1, r3
4000a2fe:	4013      	ands	r3, r2
4000a300:	2b00      	cmp	r3, #0
4000a302:	d017      	beq.n	4000a334 <ddr3WriteLevelingHwRegDIMM+0x288>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:430
4000a304:	f04f 0300 	mov.w	r3, #0
4000a308:	61bb      	str	r3, [r7, #24]
4000a30a:	e00e      	b.n	4000a32a <ddr3WriteLevelingHwRegDIMM+0x27e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:431
4000a30c:	f04f 0300 	mov.w	r3, #0
4000a310:	9300      	str	r3, [sp, #0]
4000a312:	f04f 0000 	mov.w	r0, #0
4000a316:	69f9      	ldr	r1, [r7, #28]
4000a318:	69ba      	ldr	r2, [r7, #24]
4000a31a:	f04f 0300 	mov.w	r3, #0
4000a31e:	f7fd ff4d 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:430
4000a322:	69bb      	ldr	r3, [r7, #24]
4000a324:	f103 0301 	add.w	r3, r3, #1
4000a328:	61bb      	str	r3, [r7, #24]
4000a32a:	683b      	ldr	r3, [r7, #0]
4000a32c:	68da      	ldr	r2, [r3, #12]
4000a32e:	69bb      	ldr	r3, [r7, #24]
4000a330:	429a      	cmp	r2, r3
4000a332:	d8eb      	bhi.n	4000a30c <ddr3WriteLevelingHwRegDIMM+0x260>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:428
4000a334:	69fb      	ldr	r3, [r7, #28]
4000a336:	f103 0301 	add.w	r3, r3, #1
4000a33a:	61fb      	str	r3, [r7, #28]
4000a33c:	69fb      	ldr	r3, [r7, #28]
4000a33e:	2b03      	cmp	r3, #3
4000a340:	d9d6      	bls.n	4000a2f0 <ddr3WriteLevelingHwRegDIMM+0x244>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:436
4000a342:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000a346:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a34a:	f04f 0200 	mov.w	r2, #0
4000a34e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:439
4000a350:	f04f 030f 	mov.w	r3, #15
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:441
4000a354:	4618      	mov	r0, r3
4000a356:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000a35a:	46bd      	mov	sp, r7
4000a35c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000a360:	4770      	bx	lr
4000a362:	bf00      	nop

4000a364 <ddr3WriteLevelingSw>:
ddr3WriteLevelingSw():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:454
4000a364:	b590      	push	{r4, r7, lr}
4000a366:	b091      	sub	sp, #68	; 0x44
4000a368:	af02      	add	r7, sp, #8
4000a36a:	60f8      	str	r0, [r7, #12]
4000a36c:	60b9      	str	r1, [r7, #8]
4000a36e:	607a      	str	r2, [r7, #4]
4000a370:	4cf3      	ldr	r4, [pc, #972]	; (4000a740 <ddr3WriteLevelingSw+0x3dc>)
4000a372:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:457
4000a374:	f04f 0300 	mov.w	r3, #0
4000a378:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:458
4000a37a:	687b      	ldr	r3, [r7, #4]
4000a37c:	68db      	ldr	r3, [r3, #12]
4000a37e:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:464
4000a380:	f241 4004 	movw	r0, #5124	; 0x1404
4000a384:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a388:	f7ff fab0 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a38c:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:465
4000a38e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a390:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
4000a394:	2b00      	cmp	r3, #0
4000a396:	d00a      	beq.n	4000a3ae <ddr3WriteLevelingSw+0x4a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:466
4000a398:	f04f 0301 	mov.w	r3, #1
4000a39c:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:467
4000a39e:	f241 4304 	movw	r3, #5124	; 0x1404
4000a3a2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a3a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a3a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
4000a3ac:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:471
4000a3ae:	f04f 0300 	mov.w	r3, #0
4000a3b2:	637b      	str	r3, [r7, #52]	; 0x34
4000a3b4:	e046      	b.n	4000a444 <ddr3WriteLevelingSw+0xe0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:472
4000a3b6:	687b      	ldr	r3, [r7, #4]
4000a3b8:	685a      	ldr	r2, [r3, #4]
4000a3ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a3bc:	f04f 0101 	mov.w	r1, #1
4000a3c0:	fa01 f303 	lsl.w	r3, r1, r3
4000a3c4:	4013      	ands	r3, r2
4000a3c6:	2b00      	cmp	r3, #0
4000a3c8:	d038      	beq.n	4000a43c <ddr3WriteLevelingSw+0xd8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:473
4000a3ca:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000a3ce:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a3d2:	f7ff fa8b 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a3d6:	4603      	mov	r3, r0
4000a3d8:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000a3dc:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:474
4000a3de:	687b      	ldr	r3, [r7, #4]
4000a3e0:	685a      	ldr	r2, [r3, #4]
4000a3e2:	4bd8      	ldr	r3, [pc, #864]	; (4000a744 <ddr3WriteLevelingSw+0x3e0>)
4000a3e4:	58e3      	ldr	r3, [r4, r3]
4000a3e6:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000a3ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000a3ec:	188a      	adds	r2, r1, r2
4000a3ee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000a3f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a3f4:	4313      	orrs	r3, r2
4000a3f6:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:475
4000a3f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a3fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
4000a3fe:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:477
4000a400:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000a404:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a40a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:479
4000a40c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a40e:	f103 0308 	add.w	r3, r3, #8
4000a412:	f04f 0201 	mov.w	r2, #1
4000a416:	fa02 f303 	lsl.w	r3, r2, r3
4000a41a:	ea6f 0303 	mvn.w	r3, r3
4000a41e:	461a      	mov	r2, r3
4000a420:	f640 7304 	movw	r3, #3844	; 0xf04
4000a424:	4013      	ands	r3, r2
4000a426:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:481
4000a428:	f241 4318 	movw	r3, #5144	; 0x1418
4000a42c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a432:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:483
4000a434:	f04f 0064 	mov.w	r0, #100	; 0x64
4000a438:	f7fd fe8c 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:471
4000a43c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a43e:	f103 0301 	add.w	r3, r3, #1
4000a442:	637b      	str	r3, [r7, #52]	; 0x34
4000a444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a446:	2b03      	cmp	r3, #3
4000a448:	d9b5      	bls.n	4000a3b6 <ddr3WriteLevelingSw+0x52>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:490
4000a44a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000a44e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a452:	f7ff fa4b 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a456:	4603      	mov	r3, r0
4000a458:	f043 0301 	orr.w	r3, r3, #1
4000a45c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:492
4000a45e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000a462:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a468:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:496
4000a46a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000a46e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a472:	f7ff fa3b 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a476:	4603      	mov	r3, r0
4000a478:	f023 0304 	bic.w	r3, r3, #4
4000a47c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:498
4000a47e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000a482:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a486:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a488:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:501
4000a48a:	f04f 0300 	mov.w	r3, #0
4000a48e:	637b      	str	r3, [r7, #52]	; 0x34
4000a490:	e0c6      	b.n	4000a620 <ddr3WriteLevelingSw+0x2bc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:502
4000a492:	687b      	ldr	r3, [r7, #4]
4000a494:	685a      	ldr	r2, [r3, #4]
4000a496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a498:	f04f 0101 	mov.w	r1, #1
4000a49c:	fa01 f303 	lsl.w	r3, r1, r3
4000a4a0:	4013      	ands	r3, r2
4000a4a2:	2b00      	cmp	r3, #0
4000a4a4:	f000 80b8 	beq.w	4000a618 <ddr3WriteLevelingSw+0x2b4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:507
4000a4a8:	f04f 0300 	mov.w	r3, #0
4000a4ac:	633b      	str	r3, [r7, #48]	; 0x30
4000a4ae:	e024      	b.n	4000a4fa <ddr3WriteLevelingSw+0x196>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:508
4000a4b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a4b2:	f103 0308 	add.w	r3, r3, #8
4000a4b6:	f04f 0201 	mov.w	r2, #1
4000a4ba:	fa02 f303 	lsl.w	r3, r2, r3
4000a4be:	ea6f 0303 	mvn.w	r3, r3
4000a4c2:	461a      	mov	r2, r3
4000a4c4:	f640 7302 	movw	r3, #3842	; 0xf02
4000a4c8:	4013      	ands	r3, r2
4000a4ca:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:510
4000a4cc:	f241 4318 	movw	r3, #5144	; 0x1418
4000a4d0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a4d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a4d6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:513
4000a4d8:	f241 4018 	movw	r0, #5144	; 0x1418
4000a4dc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a4e0:	f7ff fa04 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a4e4:	4603      	mov	r3, r0
4000a4e6:	f003 030f 	and.w	r3, r3, #15
4000a4ea:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:514
4000a4ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a4ee:	2b00      	cmp	r3, #0
4000a4f0:	d1f2      	bne.n	4000a4d8 <ddr3WriteLevelingSw+0x174>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:507
4000a4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000a4f4:	f103 0301 	add.w	r3, r3, #1
4000a4f8:	633b      	str	r3, [r7, #48]	; 0x30
4000a4fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000a4fc:	2b08      	cmp	r3, #8
4000a4fe:	d9d7      	bls.n	4000a4b0 <ddr3WriteLevelingSw+0x14c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:519
4000a500:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000a504:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a508:	f7ff f9f0 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a50c:	4603      	mov	r3, r0
4000a50e:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4000a512:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:521
4000a514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a516:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000a51a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:522
4000a51c:	687b      	ldr	r3, [r7, #4]
4000a51e:	685a      	ldr	r2, [r3, #4]
4000a520:	4b88      	ldr	r3, [pc, #544]	; (4000a744 <ddr3WriteLevelingSw+0x3e0>)
4000a522:	58e3      	ldr	r3, [r4, r3]
4000a524:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000a528:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000a52a:	188a      	adds	r2, r1, r2
4000a52c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000a530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a532:	4313      	orrs	r3, r2
4000a534:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:524
4000a536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
4000a53c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:526
4000a53e:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000a542:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a548:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:528
4000a54a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a54c:	f103 0308 	add.w	r3, r3, #8
4000a550:	f04f 0201 	mov.w	r2, #1
4000a554:	fa02 f303 	lsl.w	r3, r2, r3
4000a558:	ea6f 0303 	mvn.w	r3, r3
4000a55c:	461a      	mov	r2, r3
4000a55e:	f640 7304 	movw	r3, #3844	; 0xf04
4000a562:	4013      	ands	r3, r2
4000a564:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:530
4000a566:	f241 4318 	movw	r3, #5144	; 0x1418
4000a56a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a56e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a570:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:532
4000a572:	f04f 0064 	mov.w	r0, #100	; 0x64
4000a576:	f7fd fded 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:535
4000a57a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a57c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a580:	f107 0214 	add.w	r2, r7, #20
4000a584:	18d3      	adds	r3, r2, r3
4000a586:	687a      	ldr	r2, [r7, #4]
4000a588:	9200      	str	r2, [sp, #0]
4000a58a:	6b78      	ldr	r0, [r7, #52]	; 0x34
4000a58c:	68f9      	ldr	r1, [r7, #12]
4000a58e:	68ba      	ldr	r2, [r7, #8]
4000a590:	f000 f8da 	bl	4000a748 <ddr3WriteLevelingSingleCs>
4000a594:	4603      	mov	r3, r0
4000a596:	2b00      	cmp	r3, #0
4000a598:	d002      	beq.n	4000a5a0 <ddr3WriteLevelingSw+0x23c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:537
4000a59a:	f04f 0301 	mov.w	r3, #1
4000a59e:	e0c8      	b.n	4000a732 <ddr3WriteLevelingSw+0x3ce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:541
4000a5a0:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a5a4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a5a8:	f7ff f9a0 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a5ac:	4603      	mov	r3, r0
4000a5ae:	f043 0308 	orr.w	r3, r3, #8
4000a5b2:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:542
4000a5b4:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000a5b8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a5bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a5be:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:550
4000a5c0:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000a5c4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a5c8:	f7ff f990 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a5cc:	4603      	mov	r3, r0
4000a5ce:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4000a5d2:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:551
4000a5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a5d6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
4000a5da:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:553
4000a5dc:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000a5e0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a5e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a5e6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:555
4000a5e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a5ea:	f103 0308 	add.w	r3, r3, #8
4000a5ee:	f04f 0201 	mov.w	r2, #1
4000a5f2:	fa02 f303 	lsl.w	r3, r2, r3
4000a5f6:	ea6f 0303 	mvn.w	r3, r3
4000a5fa:	461a      	mov	r2, r3
4000a5fc:	f640 7304 	movw	r3, #3844	; 0xf04
4000a600:	4013      	ands	r3, r2
4000a602:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:557
4000a604:	f241 4318 	movw	r3, #5144	; 0x1418
4000a608:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a60c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a60e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:559
4000a610:	f04f 0064 	mov.w	r0, #100	; 0x64
4000a614:	f7fd fd9e 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:501
4000a618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a61a:	f103 0301 	add.w	r3, r3, #1
4000a61e:	637b      	str	r3, [r7, #52]	; 0x34
4000a620:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a622:	2b03      	cmp	r3, #3
4000a624:	f67f af35 	bls.w	4000a492 <ddr3WriteLevelingSw+0x12e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:565
4000a628:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000a62c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a630:	f7ff f95c 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a634:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:566
4000a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a638:	f043 0304 	orr.w	r3, r3, #4
4000a63c:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:567
4000a63e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000a642:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a646:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a648:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:571
4000a64a:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000a64e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a652:	f7ff f94b 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a656:	6278      	str	r0, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:572
4000a658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a65a:	f023 0301 	bic.w	r3, r3, #1
4000a65e:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:573
4000a660:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000a664:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a668:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a66a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:576
4000a66c:	f04f 0300 	mov.w	r3, #0
4000a670:	637b      	str	r3, [r7, #52]	; 0x34
4000a672:	e046      	b.n	4000a702 <ddr3WriteLevelingSw+0x39e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:577
4000a674:	687b      	ldr	r3, [r7, #4]
4000a676:	685a      	ldr	r2, [r3, #4]
4000a678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a67a:	f04f 0101 	mov.w	r1, #1
4000a67e:	fa01 f303 	lsl.w	r3, r1, r3
4000a682:	4013      	ands	r3, r2
4000a684:	2b00      	cmp	r3, #0
4000a686:	d038      	beq.n	4000a6fa <ddr3WriteLevelingSw+0x396>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:579
4000a688:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000a68c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a690:	f7ff f92c 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a694:	4603      	mov	r3, r0
4000a696:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000a69a:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:580
4000a69c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a69e:	f423 5384 	bic.w	r3, r3, #4224	; 0x1080
4000a6a2:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:581
4000a6a4:	687b      	ldr	r3, [r7, #4]
4000a6a6:	685a      	ldr	r2, [r3, #4]
4000a6a8:	4b26      	ldr	r3, [pc, #152]	; (4000a744 <ddr3WriteLevelingSw+0x3e0>)
4000a6aa:	58e3      	ldr	r3, [r4, r3]
4000a6ac:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000a6b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
4000a6b2:	188a      	adds	r2, r1, r2
4000a6b4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000a6b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a6ba:	4313      	orrs	r3, r2
4000a6bc:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:583
4000a6be:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000a6c2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a6c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a6c8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:585
4000a6ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a6cc:	f103 0308 	add.w	r3, r3, #8
4000a6d0:	f04f 0201 	mov.w	r2, #1
4000a6d4:	fa02 f303 	lsl.w	r3, r2, r3
4000a6d8:	ea6f 0303 	mvn.w	r3, r3
4000a6dc:	461a      	mov	r2, r3
4000a6de:	f640 7304 	movw	r3, #3844	; 0xf04
4000a6e2:	4013      	ands	r3, r2
4000a6e4:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:587
4000a6e6:	f241 4318 	movw	r3, #5144	; 0x1418
4000a6ea:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a6ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a6f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:589
4000a6f2:	f04f 0064 	mov.w	r0, #100	; 0x64
4000a6f6:	f7fd fd2d 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:576
4000a6fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a6fc:	f103 0301 	add.w	r3, r3, #1
4000a700:	637b      	str	r3, [r7, #52]	; 0x34
4000a702:	6b7b      	ldr	r3, [r7, #52]	; 0x34
4000a704:	2b03      	cmp	r3, #3
4000a706:	d9b5      	bls.n	4000a674 <ddr3WriteLevelingSw+0x310>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:594
4000a708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000a70a:	2b00      	cmp	r3, #0
4000a70c:	d00f      	beq.n	4000a72e <ddr3WriteLevelingSw+0x3ca>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:595
4000a70e:	f241 4004 	movw	r0, #5124	; 0x1404
4000a712:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a716:	f7ff f8e9 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a71a:	4603      	mov	r3, r0
4000a71c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
4000a720:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:596
4000a722:	f241 4304 	movw	r3, #5124	; 0x1404
4000a726:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a72a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000a72c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:600
4000a72e:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:601
4000a732:	4618      	mov	r0, r3
4000a734:	f107 073c 	add.w	r7, r7, #60	; 0x3c
4000a738:	46bd      	mov	sp, r7
4000a73a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000a73e:	4770      	bx	lr
4000a740:	00007002 	andeq	r7, r0, r2
4000a744:	0000002c 	andeq	r0, r0, ip, lsr #32

4000a748 <ddr3WriteLevelingSingleCs>:
ddr3WriteLevelingSingleCs():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:616
4000a748:	b590      	push	{r4, r7, lr}
4000a74a:	b08f      	sub	sp, #60	; 0x3c
4000a74c:	af02      	add	r7, sp, #8
4000a74e:	60f8      	str	r0, [r7, #12]
4000a750:	60b9      	str	r1, [r7, #8]
4000a752:	607a      	str	r2, [r7, #4]
4000a754:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:618
4000a756:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000a758:	68db      	ldr	r3, [r3, #12]
4000a75a:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:619
4000a75c:	683b      	ldr	r3, [r7, #0]
4000a75e:	f04f 0200 	mov.w	r2, #0
4000a762:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:624
4000a764:	f241 4098 	movw	r0, #5272	; 0x1498
4000a768:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a76c:	f7ff f8be 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a770:	f04f 0300 	mov.w	r3, #0
4000a774:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:625
4000a776:	68fb      	ldr	r3, [r7, #12]
4000a778:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000a77c:	f04f 0203 	mov.w	r2, #3
4000a780:	fa02 f303 	lsl.w	r3, r2, r3
4000a784:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000a786:	4313      	orrs	r3, r2
4000a788:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:627
4000a78a:	f241 4398 	movw	r3, #5272	; 0x1498
4000a78e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000a794:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:632
4000a796:	f04f 0001 	mov.w	r0, #1
4000a79a:	f7fd fcdb 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:634
4000a79e:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a7a2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a7a6:	f7ff f8a1 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a7aa:	4603      	mov	r3, r0
4000a7ac:	f023 0203 	bic.w	r2, r3, #3
4000a7b0:	68fb      	ldr	r3, [r7, #12]
4000a7b2:	4313      	orrs	r3, r2
4000a7b4:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:635
4000a7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000a7b8:	f043 0304 	orr.w	r3, r3, #4
4000a7bc:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:636
4000a7be:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000a7c2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a7c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000a7c8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:639
4000a7ca:	f04f 0300 	mov.w	r3, #0
4000a7ce:	9300      	str	r3, [sp, #0]
4000a7d0:	f04f 0000 	mov.w	r0, #0
4000a7d4:	68f9      	ldr	r1, [r7, #12]
4000a7d6:	f04f 020a 	mov.w	r2, #10
4000a7da:	f04f 0300 	mov.w	r3, #0
4000a7de:	f7fd fced 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:646
4000a7e2:	687b      	ldr	r3, [r7, #4]
4000a7e4:	2b00      	cmp	r3, #0
4000a7e6:	d10c      	bne.n	4000a802 <ddr3WriteLevelingSingleCs+0xba>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:647
4000a7e8:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a7ec:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a7f0:	f7ff f87c 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a7f4:	4603      	mov	r3, r0
4000a7f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000a7fa:	f043 0350 	orr.w	r3, r3, #80	; 0x50
4000a7fe:	62fb      	str	r3, [r7, #44]	; 0x2c
4000a800:	e00b      	b.n	4000a81a <ddr3WriteLevelingSingleCs+0xd2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:649
4000a802:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a806:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a80a:	f7ff f86f 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a80e:	4603      	mov	r3, r0
4000a810:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000a814:	f043 0310 	orr.w	r3, r3, #16
4000a818:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:650
4000a81a:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000a81e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a822:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000a824:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:654
4000a826:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a82a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a82e:	f7ff f85d 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a832:	4603      	mov	r3, r0
4000a834:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
4000a838:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:655
4000a83a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000a83c:	2b00      	cmp	r3, #0
4000a83e:	d0f2      	beq.n	4000a826 <ddr3WriteLevelingSingleCs+0xde>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:658
4000a840:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a844:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a848:	f7ff f850 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a84c:	4603      	mov	r3, r0
4000a84e:	ea4f 5313 	mov.w	r3, r3, lsr #20
4000a852:	ea4f 53c3 	mov.w	r3, r3, lsl #23
4000a856:	ea4f 53d3 	mov.w	r3, r3, lsr #23
4000a85a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:663
4000a85c:	f04f 0300 	mov.w	r3, #0
4000a860:	61bb      	str	r3, [r7, #24]
4000a862:	e02d      	b.n	4000a8c0 <ddr3WriteLevelingSingleCs+0x178>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:664
4000a864:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000a866:	689a      	ldr	r2, [r3, #8]
4000a868:	69bb      	ldr	r3, [r7, #24]
4000a86a:	429a      	cmp	r2, r3
4000a86c:	d001      	beq.n	4000a872 <ddr3WriteLevelingSingleCs+0x12a>
4000a86e:	69bb      	ldr	r3, [r7, #24]
4000a870:	e001      	b.n	4000a876 <ddr3WriteLevelingSingleCs+0x12e>
4000a872:	f04f 0308 	mov.w	r3, #8
4000a876:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:665
4000a878:	693b      	ldr	r3, [r7, #16]
4000a87a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000a87c:	fa22 f303 	lsr.w	r3, r2, r3
4000a880:	f003 0301 	and.w	r3, r3, #1
4000a884:	b2db      	uxtb	r3, r3
4000a886:	2b00      	cmp	r3, #0
4000a888:	d016      	beq.n	4000a8b8 <ddr3WriteLevelingSingleCs+0x170>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:666
4000a88a:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000a88c:	69bb      	ldr	r3, [r7, #24]
4000a88e:	68f9      	ldr	r1, [r7, #12]
4000a890:	461a      	mov	r2, r3
4000a892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a896:	1ad2      	subs	r2, r2, r3
4000a898:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a89c:	461a      	mov	r2, r3
4000a89e:	460b      	mov	r3, r1
4000a8a0:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a8a4:	1a5b      	subs	r3, r3, r1
4000a8a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a8aa:	18d3      	adds	r3, r2, r3
4000a8ac:	18c3      	adds	r3, r0, r3
4000a8ae:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000a8b2:	f04f 0201 	mov.w	r2, #1
4000a8b6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:663
4000a8b8:	69bb      	ldr	r3, [r7, #24]
4000a8ba:	f103 0301 	add.w	r3, r3, #1
4000a8be:	61bb      	str	r3, [r7, #24]
4000a8c0:	69ba      	ldr	r2, [r7, #24]
4000a8c2:	697b      	ldr	r3, [r7, #20]
4000a8c4:	429a      	cmp	r2, r3
4000a8c6:	d3cd      	bcc.n	4000a864 <ddr3WriteLevelingSingleCs+0x11c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:673
4000a8c8:	687b      	ldr	r3, [r7, #4]
4000a8ca:	2b00      	cmp	r3, #0
4000a8cc:	d103      	bne.n	4000a8d6 <ddr3WriteLevelingSingleCs+0x18e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:674
4000a8ce:	f04f 0302 	mov.w	r3, #2
4000a8d2:	61fb      	str	r3, [r7, #28]
4000a8d4:	e002      	b.n	4000a8dc <ddr3WriteLevelingSingleCs+0x194>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:676
4000a8d6:	f04f 0304 	mov.w	r3, #4
4000a8da:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:680
4000a8dc:	f04f 0300 	mov.w	r3, #0
4000a8e0:	623b      	str	r3, [r7, #32]
4000a8e2:	e19c      	b.n	4000ac1e <ddr3WriteLevelingSingleCs+0x4d6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:681
4000a8e4:	f04f 0300 	mov.w	r3, #0
4000a8e8:	627b      	str	r3, [r7, #36]	; 0x24
4000a8ea:	e190      	b.n	4000ac0e <ddr3WriteLevelingSingleCs+0x4c6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:683
4000a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000a8ee:	9300      	str	r3, [sp, #0]
4000a8f0:	f04f 0000 	mov.w	r0, #0
4000a8f4:	68f9      	ldr	r1, [r7, #12]
4000a8f6:	f04f 020a 	mov.w	r2, #10
4000a8fa:	6a3b      	ldr	r3, [r7, #32]
4000a8fc:	f7fd fc5e 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:685
4000a900:	f04f 0001 	mov.w	r0, #1
4000a904:	f7fd fc26 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:687
4000a908:	f04f 0300 	mov.w	r3, #0
4000a90c:	62bb      	str	r3, [r7, #40]	; 0x28
4000a90e:	e141      	b.n	4000ab94 <ddr3WriteLevelingSingleCs+0x44c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:697
4000a910:	687b      	ldr	r3, [r7, #4]
4000a912:	2b00      	cmp	r3, #0
4000a914:	d10c      	bne.n	4000a930 <ddr3WriteLevelingSingleCs+0x1e8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:698
4000a916:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a91a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a91e:	f7fe ffe5 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a922:	4603      	mov	r3, r0
4000a924:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000a928:	f043 0350 	orr.w	r3, r3, #80	; 0x50
4000a92c:	62fb      	str	r3, [r7, #44]	; 0x2c
4000a92e:	e00b      	b.n	4000a948 <ddr3WriteLevelingSingleCs+0x200>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:700
4000a930:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a934:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a938:	f7fe ffd8 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a93c:	4603      	mov	r3, r0
4000a93e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
4000a942:	f043 0310 	orr.w	r3, r3, #16
4000a946:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:701
4000a948:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000a94c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000a950:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000a952:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:705
4000a954:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a958:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a95c:	f7fe ffc6 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a960:	4603      	mov	r3, r0
4000a962:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
4000a966:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:706
4000a968:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000a96a:	2b00      	cmp	r3, #0
4000a96c:	d0f2      	beq.n	4000a954 <ddr3WriteLevelingSingleCs+0x20c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:709
4000a96e:	f241 60ac 	movw	r0, #5804	; 0x16ac
4000a972:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000a976:	f7fe ffb9 	bl	400098ec <MV_MEMIO_LE32_READ>
4000a97a:	62f8      	str	r0, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:710
4000a97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000a97e:	ea4f 5313 	mov.w	r3, r3, lsr #20
4000a982:	ea4f 53c3 	mov.w	r3, r3, lsl #23
4000a986:	ea4f 53d3 	mov.w	r3, r3, lsr #23
4000a98a:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:715
4000a98c:	f04f 0300 	mov.w	r3, #0
4000a990:	61bb      	str	r3, [r7, #24]
4000a992:	e0f0      	b.n	4000ab76 <ddr3WriteLevelingSingleCs+0x42e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:716
4000a994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000a996:	689a      	ldr	r2, [r3, #8]
4000a998:	69bb      	ldr	r3, [r7, #24]
4000a99a:	429a      	cmp	r2, r3
4000a99c:	d001      	beq.n	4000a9a2 <ddr3WriteLevelingSingleCs+0x25a>
4000a99e:	69bb      	ldr	r3, [r7, #24]
4000a9a0:	e001      	b.n	4000a9a6 <ddr3WriteLevelingSingleCs+0x25e>
4000a9a2:	f04f 0308 	mov.w	r3, #8
4000a9a6:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:717
4000a9a8:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000a9aa:	69bb      	ldr	r3, [r7, #24]
4000a9ac:	68f9      	ldr	r1, [r7, #12]
4000a9ae:	461a      	mov	r2, r3
4000a9b0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a9b4:	1ad2      	subs	r2, r2, r3
4000a9b6:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a9ba:	461a      	mov	r2, r3
4000a9bc:	460b      	mov	r3, r1
4000a9be:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a9c2:	1a5b      	subs	r3, r3, r1
4000a9c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a9c8:	18d3      	adds	r3, r2, r3
4000a9ca:	18c3      	adds	r3, r0, r3
4000a9cc:	f103 031c 	add.w	r3, r3, #28
4000a9d0:	681b      	ldr	r3, [r3, #0]
4000a9d2:	2b01      	cmp	r3, #1
4000a9d4:	f200 80cb 	bhi.w	4000ab6e <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:718
4000a9d8:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000a9da:	69bb      	ldr	r3, [r7, #24]
4000a9dc:	68f9      	ldr	r1, [r7, #12]
4000a9de:	461a      	mov	r2, r3
4000a9e0:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000a9e4:	1ad2      	subs	r2, r2, r3
4000a9e6:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000a9ea:	461a      	mov	r2, r3
4000a9ec:	460b      	mov	r3, r1
4000a9ee:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000a9f2:	1a5b      	subs	r3, r3, r1
4000a9f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000a9f8:	18d3      	adds	r3, r2, r3
4000a9fa:	18c3      	adds	r3, r0, r3
4000a9fc:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000aa00:	681a      	ldr	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:717
4000aa02:	6a3b      	ldr	r3, [r7, #32]
4000aa04:	429a      	cmp	r2, r3
4000aa06:	f200 80b2 	bhi.w	4000ab6e <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:719
4000aa0a:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000aa0c:	69bb      	ldr	r3, [r7, #24]
4000aa0e:	68f9      	ldr	r1, [r7, #12]
4000aa10:	461a      	mov	r2, r3
4000aa12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000aa16:	1ad2      	subs	r2, r2, r3
4000aa18:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000aa1c:	461a      	mov	r2, r3
4000aa1e:	460b      	mov	r3, r1
4000aa20:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000aa24:	1a5b      	subs	r3, r3, r1
4000aa26:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aa2a:	18d3      	adds	r3, r2, r3
4000aa2c:	18c3      	adds	r3, r0, r3
4000aa2e:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000aa32:	6a3a      	ldr	r2, [r7, #32]
4000aa34:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:720
4000aa36:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000aa38:	69bb      	ldr	r3, [r7, #24]
4000aa3a:	68f9      	ldr	r1, [r7, #12]
4000aa3c:	461a      	mov	r2, r3
4000aa3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000aa42:	1ad2      	subs	r2, r2, r3
4000aa44:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000aa48:	461a      	mov	r2, r3
4000aa4a:	460b      	mov	r3, r1
4000aa4c:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000aa50:	1a5b      	subs	r3, r3, r1
4000aa52:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aa56:	18d3      	adds	r3, r2, r3
4000aa58:	18c3      	adds	r3, r0, r3
4000aa5a:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000aa5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000aa60:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:721
4000aa62:	693b      	ldr	r3, [r7, #16]
4000aa64:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000aa66:	fa22 f303 	lsr.w	r3, r2, r3
4000aa6a:	f003 0301 	and.w	r3, r3, #1
4000aa6e:	b2db      	uxtb	r3, r3
4000aa70:	2b00      	cmp	r3, #0
4000aa72:	d065      	beq.n	4000ab40 <ddr3WriteLevelingSingleCs+0x3f8>
4000aa74:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000aa76:	69bb      	ldr	r3, [r7, #24]
4000aa78:	68f9      	ldr	r1, [r7, #12]
4000aa7a:	461a      	mov	r2, r3
4000aa7c:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000aa80:	1ad2      	subs	r2, r2, r3
4000aa82:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000aa86:	461a      	mov	r2, r3
4000aa88:	460b      	mov	r3, r1
4000aa8a:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000aa8e:	1a5b      	subs	r3, r3, r1
4000aa90:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aa94:	18d3      	adds	r3, r2, r3
4000aa96:	18c3      	adds	r3, r0, r3
4000aa98:	f103 031c 	add.w	r3, r3, #28
4000aa9c:	681a      	ldr	r2, [r3, #0]
4000aa9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000aaa0:	429a      	cmp	r2, r3
4000aaa2:	d14d      	bne.n	4000ab40 <ddr3WriteLevelingSingleCs+0x3f8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:723
4000aaa4:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000aaa6:	69bb      	ldr	r3, [r7, #24]
4000aaa8:	68f9      	ldr	r1, [r7, #12]
4000aaaa:	461a      	mov	r2, r3
4000aaac:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000aab0:	1ad2      	subs	r2, r2, r3
4000aab2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000aab6:	461a      	mov	r2, r3
4000aab8:	460b      	mov	r3, r1
4000aaba:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000aabe:	1a5b      	subs	r3, r3, r1
4000aac0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aac4:	18d3      	adds	r3, r2, r3
4000aac6:	18c3      	adds	r3, r0, r3
4000aac8:	f103 031c 	add.w	r3, r3, #28
4000aacc:	681b      	ldr	r3, [r3, #0]
4000aace:	f103 0001 	add.w	r0, r3, #1
4000aad2:	6c3c      	ldr	r4, [r7, #64]	; 0x40
4000aad4:	69bb      	ldr	r3, [r7, #24]
4000aad6:	68f9      	ldr	r1, [r7, #12]
4000aad8:	461a      	mov	r2, r3
4000aada:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000aade:	1ad2      	subs	r2, r2, r3
4000aae0:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000aae4:	461a      	mov	r2, r3
4000aae6:	460b      	mov	r3, r1
4000aae8:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000aaec:	1a5b      	subs	r3, r3, r1
4000aaee:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aaf2:	18d3      	adds	r3, r2, r3
4000aaf4:	18e3      	adds	r3, r4, r3
4000aaf6:	f103 031c 	add.w	r3, r3, #28
4000aafa:	6018      	str	r0, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:724
4000aafc:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000aafe:	69bb      	ldr	r3, [r7, #24]
4000ab00:	68f9      	ldr	r1, [r7, #12]
4000ab02:	461a      	mov	r2, r3
4000ab04:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ab08:	1ad2      	subs	r2, r2, r3
4000ab0a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ab0e:	461a      	mov	r2, r3
4000ab10:	460b      	mov	r3, r1
4000ab12:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ab16:	1a5b      	subs	r3, r3, r1
4000ab18:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ab1c:	18d3      	adds	r3, r2, r3
4000ab1e:	18c3      	adds	r3, r0, r3
4000ab20:	f103 031c 	add.w	r3, r3, #28
4000ab24:	681b      	ldr	r3, [r3, #0]
4000ab26:	2b02      	cmp	r3, #2
4000ab28:	d121      	bne.n	4000ab6e <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:725
4000ab2a:	683b      	ldr	r3, [r7, #0]
4000ab2c:	681a      	ldr	r2, [r3, #0]
4000ab2e:	693b      	ldr	r3, [r7, #16]
4000ab30:	f04f 0101 	mov.w	r1, #1
4000ab34:	fa01 f303 	lsl.w	r3, r1, r3
4000ab38:	431a      	orrs	r2, r3
4000ab3a:	683b      	ldr	r3, [r7, #0]
4000ab3c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:724
4000ab3e:	e016      	b.n	4000ab6e <ddr3WriteLevelingSingleCs+0x426>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:727
4000ab40:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000ab42:	69bb      	ldr	r3, [r7, #24]
4000ab44:	68f9      	ldr	r1, [r7, #12]
4000ab46:	461a      	mov	r2, r3
4000ab48:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ab4c:	1ad2      	subs	r2, r2, r3
4000ab4e:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ab52:	461a      	mov	r2, r3
4000ab54:	460b      	mov	r3, r1
4000ab56:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ab5a:	1a5b      	subs	r3, r3, r1
4000ab5c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ab60:	18d3      	adds	r3, r2, r3
4000ab62:	18c3      	adds	r3, r0, r3
4000ab64:	f103 031c 	add.w	r3, r3, #28
4000ab68:	f04f 0200 	mov.w	r2, #0
4000ab6c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:715
4000ab6e:	69bb      	ldr	r3, [r7, #24]
4000ab70:	f103 0301 	add.w	r3, r3, #1
4000ab74:	61bb      	str	r3, [r7, #24]
4000ab76:	69ba      	ldr	r2, [r7, #24]
4000ab78:	697b      	ldr	r3, [r7, #20]
4000ab7a:	429a      	cmp	r2, r3
4000ab7c:	f4ff af0a 	bcc.w	4000a994 <ddr3WriteLevelingSingleCs+0x24c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:731
4000ab80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000ab82:	2b00      	cmp	r3, #0
4000ab84:	d102      	bne.n	4000ab8c <ddr3WriteLevelingSingleCs+0x444>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:732
4000ab86:	f04f 0302 	mov.w	r3, #2
4000ab8a:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:687
4000ab8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000ab8e:	f103 0301 	add.w	r3, r3, #1
4000ab92:	62bb      	str	r3, [r7, #40]	; 0x28
4000ab94:	6abb      	ldr	r3, [r7, #40]	; 0x28
4000ab96:	2b01      	cmp	r3, #1
4000ab98:	f67f aeba 	bls.w	4000a910 <ddr3WriteLevelingSingleCs+0x1c8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:736
4000ab9c:	f04f 0300 	mov.w	r3, #0
4000aba0:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:737
4000aba2:	f04f 0300 	mov.w	r3, #0
4000aba6:	61bb      	str	r3, [r7, #24]
4000aba8:	e01b      	b.n	4000abe2 <ddr3WriteLevelingSingleCs+0x49a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:738
4000abaa:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000abac:	69bb      	ldr	r3, [r7, #24]
4000abae:	68f9      	ldr	r1, [r7, #12]
4000abb0:	461a      	mov	r2, r3
4000abb2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000abb6:	1ad2      	subs	r2, r2, r3
4000abb8:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000abbc:	461a      	mov	r2, r3
4000abbe:	460b      	mov	r3, r1
4000abc0:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000abc4:	1a5b      	subs	r3, r3, r1
4000abc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000abca:	18d3      	adds	r3, r2, r3
4000abcc:	18c3      	adds	r3, r0, r3
4000abce:	f103 031c 	add.w	r3, r3, #28
4000abd2:	681b      	ldr	r3, [r3, #0]
4000abd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000abd6:	18d3      	adds	r3, r2, r3
4000abd8:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:737
4000abda:	69bb      	ldr	r3, [r7, #24]
4000abdc:	f103 0301 	add.w	r3, r3, #1
4000abe0:	61bb      	str	r3, [r7, #24]
4000abe2:	69ba      	ldr	r2, [r7, #24]
4000abe4:	697b      	ldr	r3, [r7, #20]
4000abe6:	429a      	cmp	r2, r3
4000abe8:	d3df      	bcc.n	4000abaa <ddr3WriteLevelingSingleCs+0x462>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:741
4000abea:	697b      	ldr	r3, [r7, #20]
4000abec:	ea4f 0243 	mov.w	r2, r3, lsl #1
4000abf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
4000abf2:	429a      	cmp	r2, r3
4000abf4:	d107      	bne.n	4000ac06 <ddr3WriteLevelingSingleCs+0x4be>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:742
4000abf6:	69fb      	ldr	r3, [r7, #28]
4000abf8:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:743
4000abfa:	f04f 031f 	mov.w	r3, #31
4000abfe:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:744
4000ac00:	f04f 0302 	mov.w	r3, #2
4000ac04:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:681
4000ac06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ac08:	f103 0301 	add.w	r3, r3, #1
4000ac0c:	627b      	str	r3, [r7, #36]	; 0x24
4000ac0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000ac10:	2b1e      	cmp	r3, #30
4000ac12:	f67f ae6b 	bls.w	4000a8ec <ddr3WriteLevelingSingleCs+0x1a4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:680
4000ac16:	6a3b      	ldr	r3, [r7, #32]
4000ac18:	f103 0301 	add.w	r3, r3, #1
4000ac1c:	623b      	str	r3, [r7, #32]
4000ac1e:	6a3a      	ldr	r2, [r7, #32]
4000ac20:	69fb      	ldr	r3, [r7, #28]
4000ac22:	429a      	cmp	r2, r3
4000ac24:	f4ff ae5e 	bcc.w	4000a8e4 <ddr3WriteLevelingSingleCs+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:752
4000ac28:	f04f 0300 	mov.w	r3, #0
4000ac2c:	61bb      	str	r3, [r7, #24]
4000ac2e:	e003      	b.n	4000ac38 <ddr3WriteLevelingSingleCs+0x4f0>
4000ac30:	69bb      	ldr	r3, [r7, #24]
4000ac32:	f103 0301 	add.w	r3, r3, #1
4000ac36:	61bb      	str	r3, [r7, #24]
4000ac38:	69ba      	ldr	r2, [r7, #24]
4000ac3a:	697b      	ldr	r3, [r7, #20]
4000ac3c:	429a      	cmp	r2, r3
4000ac3e:	d3f7      	bcc.n	4000ac30 <ddr3WriteLevelingSingleCs+0x4e8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:769
4000ac40:	f04f 0300 	mov.w	r3, #0
4000ac44:	61bb      	str	r3, [r7, #24]
4000ac46:	e042      	b.n	4000acce <ddr3WriteLevelingSingleCs+0x586>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:770
4000ac48:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000ac4a:	689a      	ldr	r2, [r3, #8]
4000ac4c:	69bb      	ldr	r3, [r7, #24]
4000ac4e:	429a      	cmp	r2, r3
4000ac50:	d001      	beq.n	4000ac56 <ddr3WriteLevelingSingleCs+0x50e>
4000ac52:	69bb      	ldr	r3, [r7, #24]
4000ac54:	e001      	b.n	4000ac5a <ddr3WriteLevelingSingleCs+0x512>
4000ac56:	f04f 0308 	mov.w	r3, #8
4000ac5a:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:771
4000ac5c:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000ac5e:	69bb      	ldr	r3, [r7, #24]
4000ac60:	68f9      	ldr	r1, [r7, #12]
4000ac62:	461a      	mov	r2, r3
4000ac64:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ac68:	1ad2      	subs	r2, r2, r3
4000ac6a:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ac6e:	461a      	mov	r2, r3
4000ac70:	460b      	mov	r3, r1
4000ac72:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000ac76:	1a5b      	subs	r3, r3, r1
4000ac78:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ac7c:	18d3      	adds	r3, r2, r3
4000ac7e:	18c3      	adds	r3, r0, r3
4000ac80:	f103 0324 	add.w	r3, r3, #36	; 0x24
4000ac84:	681b      	ldr	r3, [r3, #0]
4000ac86:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:772
4000ac88:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000ac8a:	69bb      	ldr	r3, [r7, #24]
4000ac8c:	68f9      	ldr	r1, [r7, #12]
4000ac8e:	461a      	mov	r2, r3
4000ac90:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000ac94:	1ad2      	subs	r2, r2, r3
4000ac96:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000ac9a:	461a      	mov	r2, r3
4000ac9c:	460b      	mov	r3, r1
4000ac9e:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000aca2:	1a5b      	subs	r3, r3, r1
4000aca4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aca8:	18d3      	adds	r3, r2, r3
4000acaa:	18c3      	adds	r3, r0, r3
4000acac:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000acb0:	681b      	ldr	r3, [r3, #0]
4000acb2:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:773
4000acb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
4000acb6:	9300      	str	r3, [sp, #0]
4000acb8:	f04f 0000 	mov.w	r0, #0
4000acbc:	68f9      	ldr	r1, [r7, #12]
4000acbe:	693a      	ldr	r2, [r7, #16]
4000acc0:	6a3b      	ldr	r3, [r7, #32]
4000acc2:	f7fd fa7b 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:769
4000acc6:	69bb      	ldr	r3, [r7, #24]
4000acc8:	f103 0301 	add.w	r3, r3, #1
4000accc:	61bb      	str	r3, [r7, #24]
4000acce:	69ba      	ldr	r2, [r7, #24]
4000acd0:	697b      	ldr	r3, [r7, #20]
4000acd2:	429a      	cmp	r2, r3
4000acd4:	d3b8      	bcc.n	4000ac48 <ddr3WriteLevelingSingleCs+0x500>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:777
4000acd6:	f241 4098 	movw	r0, #5272	; 0x1498
4000acda:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000acde:	f7fe fe05 	bl	400098ec <MV_MEMIO_LE32_READ>
4000ace2:	f04f 0300 	mov.w	r3, #0
4000ace6:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:778
4000ace8:	f241 4398 	movw	r3, #5272	; 0x1498
4000acec:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000acf0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
4000acf2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:780
4000acf4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_write_leveling.c:781
4000acf8:	4618      	mov	r0, r3
4000acfa:	f107 0734 	add.w	r7, r7, #52	; 0x34
4000acfe:	46bd      	mov	sp, r7
4000ad00:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ad04:	4770      	bx	lr
4000ad06:	bf00      	nop

4000ad08 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
4000ad08:	b480      	push	{r7}
4000ad0a:	b085      	sub	sp, #20
4000ad0c:	af00      	add	r7, sp, #0
4000ad0e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
4000ad10:	687b      	ldr	r3, [r7, #4]
4000ad12:	681b      	ldr	r3, [r3, #0]
4000ad14:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
4000ad16:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
4000ad18:	4618      	mov	r0, r3
4000ad1a:	f107 0714 	add.w	r7, r7, #20
4000ad1e:	46bd      	mov	sp, r7
4000ad20:	bc80      	pop	{r7}
4000ad22:	4770      	bx	lr

4000ad24 <mvSysXorInit>:
mvSysXorInit():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:79
4000ad24:	b580      	push	{r7, lr}
4000ad26:	b086      	sub	sp, #24
4000ad28:	af00      	add	r7, sp, #0
4000ad2a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:82
4000ad2c:	f44f 6034 	mov.w	r0, #2880	; 0xb40
4000ad30:	f2cd 0006 	movt	r0, #53254	; 0xd006
4000ad34:	f7ff ffe8 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000ad38:	4602      	mov	r2, r0
4000ad3a:	4b79      	ldr	r3, [pc, #484]	; (4000af20 <mvSysXorInit+0x1fc>)
4000ad3c:	447b      	add	r3, pc
4000ad3e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:83
4000ad40:	f04f 0300 	mov.w	r3, #0
4000ad44:	613b      	str	r3, [r7, #16]
4000ad46:	e015      	b.n	4000ad74 <mvSysXorInit+0x50>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:84
4000ad48:	693b      	ldr	r3, [r7, #16]
4000ad4a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ad4e:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
4000ad52:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ad56:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ad5a:	4618      	mov	r0, r3
4000ad5c:	f7ff ffd4 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000ad60:	4601      	mov	r1, r0
4000ad62:	4b70      	ldr	r3, [pc, #448]	; (4000af24 <mvSysXorInit+0x200>)
4000ad64:	447b      	add	r3, pc
4000ad66:	693a      	ldr	r2, [r7, #16]
4000ad68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:83
4000ad6c:	693b      	ldr	r3, [r7, #16]
4000ad6e:	f103 0301 	add.w	r3, r3, #1
4000ad72:	613b      	str	r3, [r7, #16]
4000ad74:	693b      	ldr	r3, [r7, #16]
4000ad76:	2b03      	cmp	r3, #3
4000ad78:	d9e6      	bls.n	4000ad48 <mvSysXorInit+0x24>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:85
4000ad7a:	f04f 0300 	mov.w	r3, #0
4000ad7e:	613b      	str	r3, [r7, #16]
4000ad80:	e015      	b.n	4000adae <mvSysXorInit+0x8a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:86
4000ad82:	693b      	ldr	r3, [r7, #16]
4000ad84:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ad88:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
4000ad8c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ad90:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ad94:	4618      	mov	r0, r3
4000ad96:	f7ff ffb7 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000ad9a:	4601      	mov	r1, r0
4000ad9c:	4b62      	ldr	r3, [pc, #392]	; (4000af28 <mvSysXorInit+0x204>)
4000ad9e:	447b      	add	r3, pc
4000ada0:	693a      	ldr	r2, [r7, #16]
4000ada2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:85
4000ada6:	693b      	ldr	r3, [r7, #16]
4000ada8:	f103 0301 	add.w	r3, r3, #1
4000adac:	613b      	str	r3, [r7, #16]
4000adae:	693b      	ldr	r3, [r7, #16]
4000adb0:	2b03      	cmp	r3, #3
4000adb2:	d9e6      	bls.n	4000ad82 <mvSysXorInit+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:88
4000adb4:	f04f 0300 	mov.w	r3, #0
4000adb8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:89
4000adba:	f04f 0300 	mov.w	r3, #0
4000adbe:	613b      	str	r3, [r7, #16]
4000adc0:	e017      	b.n	4000adf2 <mvSysXorInit+0xce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:90
4000adc2:	693b      	ldr	r3, [r7, #16]
4000adc4:	f04f 0201 	mov.w	r2, #1
4000adc8:	fa02 f303 	lsl.w	r3, r2, r3
4000adcc:	697a      	ldr	r2, [r7, #20]
4000adce:	4313      	orrs	r3, r2
4000add0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:91
4000add2:	693b      	ldr	r3, [r7, #16]
4000add4:	f103 0308 	add.w	r3, r3, #8
4000add8:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000addc:	f04f 0203 	mov.w	r2, #3
4000ade0:	fa02 f303 	lsl.w	r3, r2, r3
4000ade4:	697a      	ldr	r2, [r7, #20]
4000ade6:	4313      	orrs	r3, r2
4000ade8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:89
4000adea:	693b      	ldr	r3, [r7, #16]
4000adec:	f103 0301 	add.w	r3, r3, #1
4000adf0:	613b      	str	r3, [r7, #16]
4000adf2:	687b      	ldr	r3, [r7, #4]
4000adf4:	681b      	ldr	r3, [r3, #0]
4000adf6:	f103 0201 	add.w	r2, r3, #1
4000adfa:	693b      	ldr	r3, [r7, #16]
4000adfc:	429a      	cmp	r2, r3
4000adfe:	d8e0      	bhi.n	4000adc2 <mvSysXorInit+0x9e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:94
4000ae00:	f44f 6334 	mov.w	r3, #2880	; 0xb40
4000ae04:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000ae08:	697a      	ldr	r2, [r7, #20]
4000ae0a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:97
4000ae0c:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
4000ae10:	f2c4 0300 	movt	r3, #16384	; 0x4000
4000ae14:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:98
4000ae16:	687b      	ldr	r3, [r7, #4]
4000ae18:	681b      	ldr	r3, [r3, #0]
4000ae1a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ae1e:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
4000ae22:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ae26:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ae2a:	68fa      	ldr	r2, [r7, #12]
4000ae2c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:100
4000ae2e:	687b      	ldr	r3, [r7, #4]
4000ae30:	681b      	ldr	r3, [r3, #0]
4000ae32:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ae36:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
4000ae3a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ae3e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ae42:	461a      	mov	r2, r3
4000ae44:	f04f 0300 	mov.w	r3, #0
4000ae48:	f2c0 33ff 	movt	r3, #1023	; 0x3ff
4000ae4c:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:102
4000ae4e:	f04f 0300 	mov.w	r3, #0
4000ae52:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:103
4000ae54:	f04f 0300 	mov.w	r3, #0
4000ae58:	613b      	str	r3, [r7, #16]
4000ae5a:	e053      	b.n	4000af04 <mvSysXorInit+0x1e0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:104
4000ae5c:	687b      	ldr	r3, [r7, #4]
4000ae5e:	685a      	ldr	r2, [r3, #4]
4000ae60:	693b      	ldr	r3, [r7, #16]
4000ae62:	f04f 0101 	mov.w	r1, #1
4000ae66:	fa01 f303 	lsl.w	r3, r1, r3
4000ae6a:	4013      	ands	r3, r2
4000ae6c:	2b00      	cmp	r3, #0
4000ae6e:	d045      	beq.n	4000aefc <mvSysXorInit+0x1d8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:106
4000ae70:	f04f 0300 	mov.w	r3, #0
4000ae74:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:107
4000ae76:	693b      	ldr	r3, [r7, #16]
4000ae78:	2b03      	cmp	r3, #3
4000ae7a:	d821      	bhi.n	4000aec0 <mvSysXorInit+0x19c>
4000ae7c:	a102      	add	r1, pc, #8	; (adr r1, 4000ae88 <mvSysXorInit+0x164>)
4000ae7e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
4000ae82:	4411      	add	r1, r2
4000ae84:	4708      	bx	r1
4000ae86:	bf00      	nop
4000ae88:	00000011 	andeq	r0, r0, r1, lsl r0
4000ae8c:	0000001b 	andeq	r0, r0, fp, lsl r0
4000ae90:	00000025 	andeq	r0, r0, r5, lsr #32
4000ae94:	0000002f 	andeq	r0, r0, pc, lsr #32
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:109
4000ae98:	68fb      	ldr	r3, [r7, #12]
4000ae9a:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
4000ae9e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:110
4000aea0:	e00e      	b.n	4000aec0 <mvSysXorInit+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:112
4000aea2:	68fb      	ldr	r3, [r7, #12]
4000aea4:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
4000aea8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:113
4000aeaa:	e009      	b.n	4000aec0 <mvSysXorInit+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:115
4000aeac:	68fb      	ldr	r3, [r7, #12]
4000aeae:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
4000aeb2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:116
4000aeb4:	e004      	b.n	4000aec0 <mvSysXorInit+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:118
4000aeb6:	68fb      	ldr	r3, [r7, #12]
4000aeb8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
4000aebc:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:119
4000aebe:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:122
4000aec0:	68bb      	ldr	r3, [r7, #8]
4000aec2:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000aec6:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
4000aeca:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aece:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000aed2:	68fa      	ldr	r2, [r7, #12]
4000aed4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:125
4000aed6:	68bb      	ldr	r3, [r7, #8]
4000aed8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000aedc:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
4000aee0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000aee4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000aee8:	461a      	mov	r2, r3
4000aeea:	f04f 0300 	mov.w	r3, #0
4000aeee:	f6c0 73ff 	movt	r3, #4095	; 0xfff
4000aef2:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:126
4000aef4:	68bb      	ldr	r3, [r7, #8]
4000aef6:	f103 0301 	add.w	r3, r3, #1
4000aefa:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:103
4000aefc:	693b      	ldr	r3, [r7, #16]
4000aefe:	f103 0301 	add.w	r3, r3, #1
4000af02:	613b      	str	r3, [r7, #16]
4000af04:	693b      	ldr	r3, [r7, #16]
4000af06:	2b03      	cmp	r3, #3
4000af08:	d9a8      	bls.n	4000ae5c <mvSysXorInit+0x138>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:130
4000af0a:	f04f 0001 	mov.w	r0, #1
4000af0e:	f000 f861 	bl	4000afd4 <mvXorHalInit>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:133
4000af12:	f107 0718 	add.w	r7, r7, #24
4000af16:	46bd      	mov	sp, r7
4000af18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000af1c:	4770      	bx	lr
4000af1e:	bf00      	nop
4000af20:	00006674 	andeq	r6, r0, r4, ror r6
4000af24:	00006650 	andeq	r6, r0, r0, asr r6
4000af28:	00006626 	andeq	r6, r0, r6, lsr #12

4000af2c <mvSysXorFinish>:
mvSysXorFinish():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:136
4000af2c:	b480      	push	{r7}
4000af2e:	b083      	sub	sp, #12
4000af30:	af00      	add	r7, sp, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:139
4000af32:	f44f 6334 	mov.w	r3, #2880	; 0xb40
4000af36:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000af3a:	4a23      	ldr	r2, [pc, #140]	; (4000afc8 <mvSysXorFinish+0x9c>)
4000af3c:	447a      	add	r2, pc
4000af3e:	6812      	ldr	r2, [r2, #0]
4000af40:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:140
4000af42:	f04f 0300 	mov.w	r3, #0
4000af46:	607b      	str	r3, [r7, #4]
4000af48:	e013      	b.n	4000af72 <mvSysXorFinish+0x46>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:141
4000af4a:	687b      	ldr	r3, [r7, #4]
4000af4c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000af50:	f103 03d4 	add.w	r3, r3, #212	; 0xd4
4000af54:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000af58:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000af5c:	461a      	mov	r2, r3
4000af5e:	4b1b      	ldr	r3, [pc, #108]	; (4000afcc <mvSysXorFinish+0xa0>)
4000af60:	447b      	add	r3, pc
4000af62:	6879      	ldr	r1, [r7, #4]
4000af64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000af68:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:140
4000af6a:	687b      	ldr	r3, [r7, #4]
4000af6c:	f103 0301 	add.w	r3, r3, #1
4000af70:	607b      	str	r3, [r7, #4]
4000af72:	687b      	ldr	r3, [r7, #4]
4000af74:	2b03      	cmp	r3, #3
4000af76:	d9e8      	bls.n	4000af4a <mvSysXorFinish+0x1e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:142
4000af78:	f04f 0300 	mov.w	r3, #0
4000af7c:	607b      	str	r3, [r7, #4]
4000af7e:	e013      	b.n	4000afa8 <mvSysXorFinish+0x7c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:143
4000af80:	687b      	ldr	r3, [r7, #4]
4000af82:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000af86:	f103 03dc 	add.w	r3, r3, #220	; 0xdc
4000af8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000af8e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000af92:	461a      	mov	r2, r3
4000af94:	4b0e      	ldr	r3, [pc, #56]	; (4000afd0 <mvSysXorFinish+0xa4>)
4000af96:	447b      	add	r3, pc
4000af98:	6879      	ldr	r1, [r7, #4]
4000af9a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000af9e:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:142
4000afa0:	687b      	ldr	r3, [r7, #4]
4000afa2:	f103 0301 	add.w	r3, r3, #1
4000afa6:	607b      	str	r3, [r7, #4]
4000afa8:	687b      	ldr	r3, [r7, #4]
4000afaa:	2b03      	cmp	r3, #3
4000afac:	d9e8      	bls.n	4000af80 <mvSysXorFinish+0x54>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:145
4000afae:	f44f 633a 	mov.w	r3, #2976	; 0xba0
4000afb2:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000afb6:	f04f 0200 	mov.w	r2, #0
4000afba:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:146
4000afbc:	f107 070c 	add.w	r7, r7, #12
4000afc0:	46bd      	mov	sp, r7
4000afc2:	bc80      	pop	{r7}
4000afc4:	4770      	bx	lr
4000afc6:	bf00      	nop
4000afc8:	00006474 	andeq	r6, r0, r4, ror r4
4000afcc:	00006454 	andeq	r6, r0, r4, asr r4
4000afd0:	0000642e 	andeq	r6, r0, lr, lsr #8

4000afd4 <mvXorHalInit>:
mvXorHalInit():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:164
4000afd4:	b580      	push	{r7, lr}
4000afd6:	b084      	sub	sp, #16
4000afd8:	af00      	add	r7, sp, #0
4000afda:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:167
4000afdc:	f04f 0300 	mov.w	r3, #0
4000afe0:	60fb      	str	r3, [r7, #12]
4000afe2:	e00d      	b.n	4000b000 <mvXorHalInit+0x2c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:168
4000afe4:	68f8      	ldr	r0, [r7, #12]
4000afe6:	f04f 0101 	mov.w	r1, #1
4000afea:	f000 fa8d 	bl	4000b508 <mvXorCommandSet>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:169
4000afee:	68f8      	ldr	r0, [r7, #12]
4000aff0:	f248 4140 	movw	r1, #33856	; 0x8440
4000aff4:	f000 f80e 	bl	4000b014 <mvXorCtrlSet>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:167
4000aff8:	68fb      	ldr	r3, [r7, #12]
4000affa:	f103 0301 	add.w	r3, r3, #1
4000affe:	60fb      	str	r3, [r7, #12]
4000b000:	68fa      	ldr	r2, [r7, #12]
4000b002:	687b      	ldr	r3, [r7, #4]
4000b004:	429a      	cmp	r2, r3
4000b006:	d3ed      	bcc.n	4000afe4 <mvXorHalInit+0x10>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:180
4000b008:	f107 0710 	add.w	r7, r7, #16
4000b00c:	46bd      	mov	sp, r7
4000b00e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b012:	4770      	bx	lr

4000b014 <mvXorCtrlSet>:
mvXorCtrlSet():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:199
4000b014:	b580      	push	{r7, lr}
4000b016:	b084      	sub	sp, #16
4000b018:	af00      	add	r7, sp, #0
4000b01a:	6078      	str	r0, [r7, #4]
4000b01c:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:203
4000b01e:	687b      	ldr	r3, [r7, #4]
4000b020:	f003 0301 	and.w	r3, r3, #1
4000b024:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b028:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b02c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b030:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b034:	4618      	mov	r0, r3
4000b036:	f7ff fe67 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b03a:	4603      	mov	r3, r0
4000b03c:	f003 0307 	and.w	r3, r3, #7
4000b040:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:205
4000b042:	683b      	ldr	r3, [r7, #0]
4000b044:	f023 0307 	bic.w	r3, r3, #7
4000b048:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:206
4000b04a:	683a      	ldr	r2, [r7, #0]
4000b04c:	68fb      	ldr	r3, [r7, #12]
4000b04e:	4313      	orrs	r3, r2
4000b050:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:207
4000b052:	687b      	ldr	r3, [r7, #4]
4000b054:	f003 0301 	and.w	r3, r3, #1
4000b058:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b05c:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b060:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b064:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b068:	683a      	ldr	r2, [r7, #0]
4000b06a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:208
4000b06c:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:209
4000b070:	4618      	mov	r0, r3
4000b072:	f107 0710 	add.w	r7, r7, #16
4000b076:	46bd      	mov	sp, r7
4000b078:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b07c:	4770      	bx	lr
4000b07e:	bf00      	nop

4000b080 <mvXorEccClean>:
mvXorEccClean():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:227
4000b080:	b580      	push	{r7, lr}
4000b082:	b084      	sub	sp, #16
4000b084:	af00      	add	r7, sp, #0
4000b086:	6078      	str	r0, [r7, #4]
4000b088:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:232
4000b08a:	687b      	ldr	r3, [r7, #4]
4000b08c:	2b03      	cmp	r3, #3
4000b08e:	d902      	bls.n	4000b096 <mvXorEccClean+0x16>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:234
4000b090:	f04f 0304 	mov.w	r3, #4
4000b094:	e0c2      	b.n	4000b21c <mvXorEccClean+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:236
4000b096:	683b      	ldr	r3, [r7, #0]
4000b098:	2b00      	cmp	r3, #0
4000b09a:	d102      	bne.n	4000b0a2 <mvXorEccClean+0x22>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:238
4000b09c:	f04f 0305 	mov.w	r3, #5
4000b0a0:	e0bc      	b.n	4000b21c <mvXorEccClean+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:240
4000b0a2:	6878      	ldr	r0, [r7, #4]
4000b0a4:	f000 f9fa 	bl	4000b49c <mvXorStateGet>
4000b0a8:	4603      	mov	r3, r0
4000b0aa:	2b01      	cmp	r3, #1
4000b0ac:	d102      	bne.n	4000b0b4 <mvXorEccClean+0x34>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:242
4000b0ae:	f04f 031e 	mov.w	r3, #30
4000b0b2:	e0b3      	b.n	4000b21c <mvXorEccClean+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:244
4000b0b4:	683b      	ldr	r3, [r7, #0]
4000b0b6:	691b      	ldr	r3, [r3, #16]
4000b0b8:	2b06      	cmp	r3, #6
4000b0ba:	d903      	bls.n	4000b0c4 <mvXorEccClean+0x44>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:245
4000b0bc:	683b      	ldr	r3, [r7, #0]
4000b0be:	691b      	ldr	r3, [r3, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:244
4000b0c0:	2b1f      	cmp	r3, #31
4000b0c2:	d902      	bls.n	4000b0ca <mvXorEccClean+0x4a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:248
4000b0c4:	f04f 0304 	mov.w	r3, #4
4000b0c8:	e0a8      	b.n	4000b21c <mvXorEccClean+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:250
4000b0ca:	683b      	ldr	r3, [r7, #0]
4000b0cc:	685b      	ldr	r3, [r3, #4]
4000b0ce:	2b7f      	cmp	r3, #127	; 0x7f
4000b0d0:	d802      	bhi.n	4000b0d8 <mvXorEccClean+0x58>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:254
4000b0d2:	f04f 0304 	mov.w	r3, #4
4000b0d6:	e0a1      	b.n	4000b21c <mvXorEccClean+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:256
4000b0d8:	683b      	ldr	r3, [r7, #0]
4000b0da:	681b      	ldr	r3, [r3, #0]
4000b0dc:	2b00      	cmp	r3, #0
4000b0de:	d102      	bne.n	4000b0e6 <mvXorEccClean+0x66>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:258
4000b0e0:	f04f 0304 	mov.w	r3, #4
4000b0e4:	e09a      	b.n	4000b21c <mvXorEccClean+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:262
4000b0e6:	687b      	ldr	r3, [r7, #4]
4000b0e8:	f003 0301 	and.w	r3, r3, #1
4000b0ec:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b0f0:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b0f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b0f8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b0fc:	4618      	mov	r0, r3
4000b0fe:	f7ff fe03 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b102:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:263
4000b104:	68fb      	ldr	r3, [r7, #12]
4000b106:	f023 0307 	bic.w	r3, r3, #7
4000b10a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:264
4000b10c:	68fb      	ldr	r3, [r7, #12]
4000b10e:	f043 0303 	orr.w	r3, r3, #3
4000b112:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:265
4000b114:	687b      	ldr	r3, [r7, #4]
4000b116:	f003 0301 	and.w	r3, r3, #1
4000b11a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b11e:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b122:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b126:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b12a:	68fa      	ldr	r2, [r7, #12]
4000b12c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:269
4000b12e:	683b      	ldr	r3, [r7, #0]
4000b130:	689b      	ldr	r3, [r3, #8]
4000b132:	2b00      	cmp	r3, #0
4000b134:	d00c      	beq.n	4000b150 <mvXorEccClean+0xd0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:270
4000b136:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
4000b13a:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000b13e:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
4000b142:	f2cd 0206 	movt	r2, #53254	; 0xd006
4000b146:	6812      	ldr	r2, [r2, #0]
4000b148:	f042 0201 	orr.w	r2, r2, #1
4000b14c:	601a      	str	r2, [r3, #0]
4000b14e:	e00b      	b.n	4000b168 <mvXorEccClean+0xe8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:272
4000b150:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
4000b154:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000b158:	f44f 623d 	mov.w	r2, #3024	; 0xbd0
4000b15c:	f2cd 0206 	movt	r2, #53254	; 0xd006
4000b160:	6812      	ldr	r2, [r2, #0]
4000b162:	f022 0201 	bic.w	r2, r2, #1
4000b166:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:276
4000b168:	f44f 603d 	mov.w	r0, #3024	; 0xbd0
4000b16c:	f2cd 0006 	movt	r0, #53254	; 0xd006
4000b170:	f7ff fdca 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b174:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:277
4000b176:	68fb      	ldr	r3, [r7, #12]
4000b178:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
4000b17c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:278
4000b17e:	683b      	ldr	r3, [r7, #0]
4000b180:	691b      	ldr	r3, [r3, #16]
4000b182:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b186:	68fa      	ldr	r2, [r7, #12]
4000b188:	4313      	orrs	r3, r2
4000b18a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:279
4000b18c:	f44f 633d 	mov.w	r3, #3024	; 0xbd0
4000b190:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000b194:	68fa      	ldr	r2, [r7, #12]
4000b196:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:283
4000b198:	687b      	ldr	r3, [r7, #4]
4000b19a:	f003 0301 	and.w	r3, r3, #1
4000b19e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b1a2:	f103 03ec 	add.w	r3, r3, #236	; 0xec
4000b1a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b1aa:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b1ae:	683a      	ldr	r2, [r7, #0]
4000b1b0:	6812      	ldr	r2, [r2, #0]
4000b1b2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:287
4000b1b4:	687b      	ldr	r3, [r7, #4]
4000b1b6:	f003 0301 	and.w	r3, r3, #1
4000b1ba:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b1be:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
4000b1c2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b1c6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b1ca:	683a      	ldr	r2, [r7, #0]
4000b1cc:	6852      	ldr	r2, [r2, #4]
4000b1ce:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:290
4000b1d0:	683b      	ldr	r3, [r7, #0]
4000b1d2:	68db      	ldr	r3, [r3, #12]
4000b1d4:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:291
4000b1d6:	f640 33d4 	movw	r3, #3028	; 0xbd4
4000b1da:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000b1de:	68ba      	ldr	r2, [r7, #8]
4000b1e0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:294
4000b1e2:	687b      	ldr	r3, [r7, #4]
4000b1e4:	f003 0301 	and.w	r3, r3, #1
4000b1e8:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b1ec:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b1f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b1f4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b1f8:	461a      	mov	r2, r3
4000b1fa:	687b      	ldr	r3, [r7, #4]
4000b1fc:	f003 0301 	and.w	r3, r3, #1
4000b200:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b204:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b208:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b20c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b210:	681b      	ldr	r3, [r3, #0]
4000b212:	f043 0301 	orr.w	r3, r3, #1
4000b216:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:296
4000b218:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:297
4000b21c:	4618      	mov	r0, r3
4000b21e:	f107 0710 	add.w	r7, r7, #16
4000b222:	46bd      	mov	sp, r7
4000b224:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b228:	4770      	bx	lr
4000b22a:	bf00      	nop

4000b22c <mvXorEccCurrTimerGet>:
mvXorEccCurrTimerGet():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:316
4000b22c:	b580      	push	{r7, lr}
4000b22e:	b082      	sub	sp, #8
4000b230:	af00      	add	r7, sp, #0
4000b232:	6078      	str	r0, [r7, #4]
4000b234:	6039      	str	r1, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:318
4000b236:	f640 30d8 	movw	r0, #3032	; 0xbd8
4000b23a:	f2cd 0006 	movt	r0, #53254	; 0xd006
4000b23e:	f7ff fd63 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b242:	4603      	mov	r3, r0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:319
4000b244:	4618      	mov	r0, r3
4000b246:	f107 0708 	add.w	r7, r7, #8
4000b24a:	46bd      	mov	sp, r7
4000b24c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b250:	4770      	bx	lr
4000b252:	bf00      	nop

4000b254 <mvXorMemInit>:
mvXorMemInit():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:338
4000b254:	b580      	push	{r7, lr}
4000b256:	b086      	sub	sp, #24
4000b258:	af00      	add	r7, sp, #0
4000b25a:	60f8      	str	r0, [r7, #12]
4000b25c:	60b9      	str	r1, [r7, #8]
4000b25e:	607a      	str	r2, [r7, #4]
4000b260:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:342
4000b262:	68fb      	ldr	r3, [r7, #12]
4000b264:	2b03      	cmp	r3, #3
4000b266:	d902      	bls.n	4000b26e <mvXorMemInit+0x1a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:344
4000b268:	f04f 0304 	mov.w	r3, #4
4000b26c:	e075      	b.n	4000b35a <mvXorMemInit+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:346
4000b26e:	68f8      	ldr	r0, [r7, #12]
4000b270:	f000 f914 	bl	4000b49c <mvXorStateGet>
4000b274:	4603      	mov	r3, r0
4000b276:	2b01      	cmp	r3, #1
4000b278:	d102      	bne.n	4000b280 <mvXorMemInit+0x2c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:348
4000b27a:	f04f 031e 	mov.w	r3, #30
4000b27e:	e06c      	b.n	4000b35a <mvXorMemInit+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:350
4000b280:	687b      	ldr	r3, [r7, #4]
4000b282:	2b7f      	cmp	r3, #127	; 0x7f
4000b284:	d802      	bhi.n	4000b28c <mvXorMemInit+0x38>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:353
4000b286:	f04f 0304 	mov.w	r3, #4
4000b28a:	e066      	b.n	4000b35a <mvXorMemInit+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:363
4000b28c:	68fb      	ldr	r3, [r7, #12]
4000b28e:	f003 0301 	and.w	r3, r3, #1
4000b292:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b296:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b29a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b29e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b2a2:	4618      	mov	r0, r3
4000b2a4:	f7ff fd30 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b2a8:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:364
4000b2aa:	697b      	ldr	r3, [r7, #20]
4000b2ac:	f023 0307 	bic.w	r3, r3, #7
4000b2b0:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:365
4000b2b2:	697b      	ldr	r3, [r7, #20]
4000b2b4:	f043 0304 	orr.w	r3, r3, #4
4000b2b8:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:366
4000b2ba:	68fb      	ldr	r3, [r7, #12]
4000b2bc:	f003 0301 	and.w	r3, r3, #1
4000b2c0:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b2c4:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b2c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b2cc:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b2d0:	697a      	ldr	r2, [r7, #20]
4000b2d2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:370
4000b2d4:	68fb      	ldr	r3, [r7, #12]
4000b2d6:	f003 0301 	and.w	r3, r3, #1
4000b2da:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b2de:	f103 03ec 	add.w	r3, r3, #236	; 0xec
4000b2e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b2e6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b2ea:	68ba      	ldr	r2, [r7, #8]
4000b2ec:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:374
4000b2ee:	68fb      	ldr	r3, [r7, #12]
4000b2f0:	f003 0301 	and.w	r3, r3, #1
4000b2f4:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b2f8:	f103 03f0 	add.w	r3, r3, #240	; 0xf0
4000b2fc:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b300:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b304:	687a      	ldr	r2, [r7, #4]
4000b306:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:378
4000b308:	f44f 633e 	mov.w	r3, #3040	; 0xbe0
4000b30c:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000b310:	6a3a      	ldr	r2, [r7, #32]
4000b312:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:382
4000b314:	f640 33e4 	movw	r3, #3044	; 0xbe4
4000b318:	f2cd 0306 	movt	r3, #53254	; 0xd006
4000b31c:	683a      	ldr	r2, [r7, #0]
4000b31e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:385
4000b320:	68fb      	ldr	r3, [r7, #12]
4000b322:	f003 0301 	and.w	r3, r3, #1
4000b326:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b32a:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b32e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b332:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b336:	461a      	mov	r2, r3
4000b338:	68fb      	ldr	r3, [r7, #12]
4000b33a:	f003 0301 	and.w	r3, r3, #1
4000b33e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b342:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b346:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b34a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b34e:	681b      	ldr	r3, [r3, #0]
4000b350:	f043 0301 	orr.w	r3, r3, #1
4000b354:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:387
4000b356:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:388
4000b35a:	4618      	mov	r0, r3
4000b35c:	f107 0718 	add.w	r7, r7, #24
4000b360:	46bd      	mov	sp, r7
4000b362:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b366:	4770      	bx	lr

4000b368 <mvXorTransfer>:
mvXorTransfer():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:423
4000b368:	b580      	push	{r7, lr}
4000b36a:	b086      	sub	sp, #24
4000b36c:	af00      	add	r7, sp, #0
4000b36e:	60f8      	str	r0, [r7, #12]
4000b370:	460b      	mov	r3, r1
4000b372:	607a      	str	r2, [r7, #4]
4000b374:	72fb      	strb	r3, [r7, #11]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:427
4000b376:	68fb      	ldr	r3, [r7, #12]
4000b378:	2b03      	cmp	r3, #3
4000b37a:	d902      	bls.n	4000b382 <mvXorTransfer+0x1a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:429
4000b37c:	f04f 0304 	mov.w	r3, #4
4000b380:	e085      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:431
4000b382:	68f8      	ldr	r0, [r7, #12]
4000b384:	f000 f88a 	bl	4000b49c <mvXorStateGet>
4000b388:	4603      	mov	r3, r0
4000b38a:	2b01      	cmp	r3, #1
4000b38c:	d102      	bne.n	4000b394 <mvXorTransfer+0x2c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:433
4000b38e:	f04f 031e 	mov.w	r3, #30
4000b392:	e07c      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:435
4000b394:	687b      	ldr	r3, [r7, #4]
4000b396:	2b00      	cmp	r3, #0
4000b398:	d102      	bne.n	4000b3a0 <mvXorTransfer+0x38>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:437
4000b39a:	f04f 0304 	mov.w	r3, #4
4000b39e:	e076      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:441
4000b3a0:	68fb      	ldr	r3, [r7, #12]
4000b3a2:	f003 0301 	and.w	r3, r3, #1
4000b3a6:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b3aa:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b3ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b3b2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b3b6:	4618      	mov	r0, r3
4000b3b8:	f7ff fca6 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b3bc:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:442
4000b3be:	697b      	ldr	r3, [r7, #20]
4000b3c0:	f023 0307 	bic.w	r3, r3, #7
4000b3c4:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:444
4000b3c6:	7afb      	ldrb	r3, [r7, #11]
4000b3c8:	2b01      	cmp	r3, #1
4000b3ca:	d00b      	beq.n	4000b3e4 <mvXorTransfer+0x7c>
4000b3cc:	2b02      	cmp	r3, #2
4000b3ce:	d016      	beq.n	4000b3fe <mvXorTransfer+0x96>
4000b3d0:	2b00      	cmp	r3, #0
4000b3d2:	d121      	bne.n	4000b418 <mvXorTransfer+0xb0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:446
4000b3d4:	687b      	ldr	r3, [r7, #4]
4000b3d6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
4000b3da:	2b00      	cmp	r3, #0
4000b3dc:	d01f      	beq.n	4000b41e <mvXorTransfer+0xb6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:449
4000b3de:	f04f 0304 	mov.w	r3, #4
4000b3e2:	e054      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:456
4000b3e4:	687b      	ldr	r3, [r7, #4]
4000b3e6:	f003 031f 	and.w	r3, r3, #31
4000b3ea:	2b00      	cmp	r3, #0
4000b3ec:	d002      	beq.n	4000b3f4 <mvXorTransfer+0x8c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:459
4000b3ee:	f04f 0304 	mov.w	r3, #4
4000b3f2:	e04c      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:462
4000b3f4:	697b      	ldr	r3, [r7, #20]
4000b3f6:	f043 0302 	orr.w	r3, r3, #2
4000b3fa:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:463
4000b3fc:	e010      	b.n	4000b420 <mvXorTransfer+0xb8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:466
4000b3fe:	687b      	ldr	r3, [r7, #4]
4000b400:	f003 031f 	and.w	r3, r3, #31
4000b404:	2b00      	cmp	r3, #0
4000b406:	d002      	beq.n	4000b40e <mvXorTransfer+0xa6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:469
4000b408:	f04f 0304 	mov.w	r3, #4
4000b40c:	e03f      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:472
4000b40e:	697b      	ldr	r3, [r7, #20]
4000b410:	f043 0301 	orr.w	r3, r3, #1
4000b414:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:473
4000b416:	e003      	b.n	4000b420 <mvXorTransfer+0xb8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:476
4000b418:	f04f 0304 	mov.w	r3, #4
4000b41c:	e037      	b.n	4000b48e <mvXorTransfer+0x126>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:453
4000b41e:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:480
4000b420:	68fb      	ldr	r3, [r7, #12]
4000b422:	f003 0301 	and.w	r3, r3, #1
4000b426:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b42a:	f103 0344 	add.w	r3, r3, #68	; 0x44
4000b42e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b432:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b436:	697a      	ldr	r2, [r7, #20]
4000b438:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:483
4000b43a:	68fb      	ldr	r3, [r7, #12]
4000b43c:	f003 0301 	and.w	r3, r3, #1
4000b440:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b444:	f103 03c0 	add.w	r3, r3, #192	; 0xc0
4000b448:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b44c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b450:	687a      	ldr	r2, [r7, #4]
4000b452:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:486
4000b454:	68fb      	ldr	r3, [r7, #12]
4000b456:	f003 0301 	and.w	r3, r3, #1
4000b45a:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b45e:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b462:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b466:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b46a:	461a      	mov	r2, r3
4000b46c:	68fb      	ldr	r3, [r7, #12]
4000b46e:	f003 0301 	and.w	r3, r3, #1
4000b472:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b476:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b47a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b47e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b482:	681b      	ldr	r3, [r3, #0]
4000b484:	f043 0301 	orr.w	r3, r3, #1
4000b488:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:488
4000b48a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:489
4000b48e:	4618      	mov	r0, r3
4000b490:	f107 0718 	add.w	r7, r7, #24
4000b494:	46bd      	mov	sp, r7
4000b496:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b49a:	4770      	bx	lr

4000b49c <mvXorStateGet>:
mvXorStateGet():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:513
4000b49c:	b580      	push	{r7, lr}
4000b49e:	b084      	sub	sp, #16
4000b4a0:	af00      	add	r7, sp, #0
4000b4a2:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:517
4000b4a4:	687b      	ldr	r3, [r7, #4]
4000b4a6:	2b03      	cmp	r3, #3
4000b4a8:	d902      	bls.n	4000b4b0 <mvXorStateGet+0x14>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:519
4000b4aa:	f04f 0303 	mov.w	r3, #3
4000b4ae:	e024      	b.n	4000b4fa <mvXorStateGet+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:523
4000b4b0:	687b      	ldr	r3, [r7, #4]
4000b4b2:	f003 0301 	and.w	r3, r3, #1
4000b4b6:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b4ba:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b4be:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b4c2:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b4c6:	4618      	mov	r0, r3
4000b4c8:	f7ff fc1e 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b4cc:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:524
4000b4ce:	68fb      	ldr	r3, [r7, #12]
4000b4d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
4000b4d4:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:527
4000b4d6:	68fb      	ldr	r3, [r7, #12]
4000b4d8:	2b10      	cmp	r3, #16
4000b4da:	d006      	beq.n	4000b4ea <mvXorStateGet+0x4e>
4000b4dc:	2b20      	cmp	r3, #32
4000b4de:	d007      	beq.n	4000b4f0 <mvXorStateGet+0x54>
4000b4e0:	2b00      	cmp	r3, #0
4000b4e2:	d108      	bne.n	4000b4f6 <mvXorStateGet+0x5a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:529
4000b4e4:	f04f 0300 	mov.w	r3, #0
4000b4e8:	e007      	b.n	4000b4fa <mvXorStateGet+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:531
4000b4ea:	f04f 0301 	mov.w	r3, #1
4000b4ee:	e004      	b.n	4000b4fa <mvXorStateGet+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:533
4000b4f0:	f04f 0302 	mov.w	r3, #2
4000b4f4:	e001      	b.n	4000b4fa <mvXorStateGet+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:535
4000b4f6:	f04f 0303 	mov.w	r3, #3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:536
4000b4fa:	4618      	mov	r0, r3
4000b4fc:	f107 0710 	add.w	r7, r7, #16
4000b500:	46bd      	mov	sp, r7
4000b502:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b506:	4770      	bx	lr

4000b508 <mvXorCommandSet>:
mvXorCommandSet():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:561
4000b508:	b580      	push	{r7, lr}
4000b50a:	b084      	sub	sp, #16
4000b50c:	af00      	add	r7, sp, #0
4000b50e:	6078      	str	r0, [r7, #4]
4000b510:	460b      	mov	r3, r1
4000b512:	70fb      	strb	r3, [r7, #3]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:565
4000b514:	687b      	ldr	r3, [r7, #4]
4000b516:	2b03      	cmp	r3, #3
4000b518:	d902      	bls.n	4000b520 <mvXorCommandSet+0x18>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:567
4000b51a:	f04f 0304 	mov.w	r3, #4
4000b51e:	e09f      	b.n	4000b660 <mvXorCommandSet+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:571
4000b520:	6878      	ldr	r0, [r7, #4]
4000b522:	f7ff ffbb 	bl	4000b49c <mvXorStateGet>
4000b526:	4603      	mov	r3, r0
4000b528:	73fb      	strb	r3, [r7, #15]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:574
4000b52a:	78fb      	ldrb	r3, [r7, #3]
4000b52c:	2b00      	cmp	r3, #0
4000b52e:	d120      	bne.n	4000b572 <mvXorCommandSet+0x6a>
4000b530:	7bfb      	ldrb	r3, [r7, #15]
4000b532:	2b00      	cmp	r3, #0
4000b534:	d11d      	bne.n	4000b572 <mvXorCommandSet+0x6a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:575
4000b536:	687b      	ldr	r3, [r7, #4]
4000b538:	f003 0301 	and.w	r3, r3, #1
4000b53c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b540:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b544:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b548:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b54c:	461a      	mov	r2, r3
4000b54e:	687b      	ldr	r3, [r7, #4]
4000b550:	f003 0301 	and.w	r3, r3, #1
4000b554:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b558:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b55c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b560:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b564:	681b      	ldr	r3, [r3, #0]
4000b566:	f043 0301 	orr.w	r3, r3, #1
4000b56a:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:576
4000b56c:	f04f 0300 	mov.w	r3, #0
4000b570:	e076      	b.n	4000b660 <mvXorCommandSet+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:579
4000b572:	78fb      	ldrb	r3, [r7, #3]
4000b574:	2b01      	cmp	r3, #1
4000b576:	d120      	bne.n	4000b5ba <mvXorCommandSet+0xb2>
4000b578:	7bfb      	ldrb	r3, [r7, #15]
4000b57a:	2b01      	cmp	r3, #1
4000b57c:	d11d      	bne.n	4000b5ba <mvXorCommandSet+0xb2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:580
4000b57e:	687b      	ldr	r3, [r7, #4]
4000b580:	f003 0301 	and.w	r3, r3, #1
4000b584:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b588:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b58c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b590:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b594:	461a      	mov	r2, r3
4000b596:	687b      	ldr	r3, [r7, #4]
4000b598:	f003 0301 	and.w	r3, r3, #1
4000b59c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b5a0:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b5a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b5a8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b5ac:	681b      	ldr	r3, [r3, #0]
4000b5ae:	f043 0302 	orr.w	r3, r3, #2
4000b5b2:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:581
4000b5b4:	f04f 0300 	mov.w	r3, #0
4000b5b8:	e052      	b.n	4000b660 <mvXorCommandSet+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:584
4000b5ba:	78fb      	ldrb	r3, [r7, #3]
4000b5bc:	2b02      	cmp	r3, #2
4000b5be:	d120      	bne.n	4000b602 <mvXorCommandSet+0xfa>
4000b5c0:	7bfb      	ldrb	r3, [r7, #15]
4000b5c2:	2b01      	cmp	r3, #1
4000b5c4:	d11d      	bne.n	4000b602 <mvXorCommandSet+0xfa>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:585
4000b5c6:	687b      	ldr	r3, [r7, #4]
4000b5c8:	f003 0301 	and.w	r3, r3, #1
4000b5cc:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b5d0:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b5d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b5d8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b5dc:	461a      	mov	r2, r3
4000b5de:	687b      	ldr	r3, [r7, #4]
4000b5e0:	f003 0301 	and.w	r3, r3, #1
4000b5e4:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b5e8:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b5ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b5f0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b5f4:	681b      	ldr	r3, [r3, #0]
4000b5f6:	f043 0304 	orr.w	r3, r3, #4
4000b5fa:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:586
4000b5fc:	f04f 0300 	mov.w	r3, #0
4000b600:	e02e      	b.n	4000b660 <mvXorCommandSet+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:589
4000b602:	78fb      	ldrb	r3, [r7, #3]
4000b604:	2b03      	cmp	r3, #3
4000b606:	d120      	bne.n	4000b64a <mvXorCommandSet+0x142>
4000b608:	7bfb      	ldrb	r3, [r7, #15]
4000b60a:	2b02      	cmp	r3, #2
4000b60c:	d11d      	bne.n	4000b64a <mvXorCommandSet+0x142>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:590
4000b60e:	687b      	ldr	r3, [r7, #4]
4000b610:	f003 0301 	and.w	r3, r3, #1
4000b614:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b618:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b61c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b620:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b624:	461a      	mov	r2, r3
4000b626:	687b      	ldr	r3, [r7, #4]
4000b628:	f003 0301 	and.w	r3, r3, #1
4000b62c:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b630:	f103 0348 	add.w	r3, r3, #72	; 0x48
4000b634:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b638:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b63c:	681b      	ldr	r3, [r3, #0]
4000b63e:	f043 0308 	orr.w	r3, r3, #8
4000b642:	6013      	str	r3, [r2, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:591
4000b644:	f04f 0300 	mov.w	r3, #0
4000b648:	e00a      	b.n	4000b660 <mvXorCommandSet+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:595
4000b64a:	78fb      	ldrb	r3, [r7, #3]
4000b64c:	2b01      	cmp	r3, #1
4000b64e:	d105      	bne.n	4000b65c <mvXorCommandSet+0x154>
4000b650:	7bfb      	ldrb	r3, [r7, #15]
4000b652:	2b00      	cmp	r3, #0
4000b654:	d102      	bne.n	4000b65c <mvXorCommandSet+0x154>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:596
4000b656:	f04f 0300 	mov.w	r3, #0
4000b65a:	e001      	b.n	4000b660 <mvXorCommandSet+0x158>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:601
4000b65c:	f04f 0304 	mov.w	r3, #4
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:602
4000b660:	4618      	mov	r0, r3
4000b662:	f107 0710 	add.w	r7, r7, #16
4000b666:	46bd      	mov	sp, r7
4000b668:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b66c:	4770      	bx	lr
4000b66e:	bf00      	nop

4000b670 <mvXorOverrideSet>:
mvXorOverrideSet():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:633
4000b670:	b580      	push	{r7, lr}
4000b672:	b086      	sub	sp, #24
4000b674:	af00      	add	r7, sp, #0
4000b676:	60f8      	str	r0, [r7, #12]
4000b678:	607a      	str	r2, [r7, #4]
4000b67a:	603b      	str	r3, [r7, #0]
4000b67c:	460b      	mov	r3, r1
4000b67e:	72fb      	strb	r3, [r7, #11]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:637
4000b680:	68fb      	ldr	r3, [r7, #12]
4000b682:	2b03      	cmp	r3, #3
4000b684:	d902      	bls.n	4000b68c <mvXorOverrideSet+0x1c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:640
4000b686:	f04f 0304 	mov.w	r3, #4
4000b68a:	e08c      	b.n	4000b7a6 <mvXorOverrideSet+0x136>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:642
4000b68c:	687b      	ldr	r3, [r7, #4]
4000b68e:	2b03      	cmp	r3, #3
4000b690:	d902      	bls.n	4000b698 <mvXorOverrideSet+0x28>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:644
4000b692:	f04f 0304 	mov.w	r3, #4
4000b696:	e086      	b.n	4000b7a6 <mvXorOverrideSet+0x136>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:648
4000b698:	683b      	ldr	r3, [r7, #0]
4000b69a:	2b00      	cmp	r3, #0
4000b69c:	d023      	beq.n	4000b6e6 <mvXorOverrideSet+0x76>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:649
4000b69e:	68fb      	ldr	r3, [r7, #12]
4000b6a0:	f003 0301 	and.w	r3, r3, #1
4000b6a4:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b6a8:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4000b6ac:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b6b0:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b6b4:	4619      	mov	r1, r3
4000b6b6:	68fb      	ldr	r3, [r7, #12]
4000b6b8:	f003 0301 	and.w	r3, r3, #1
4000b6bc:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b6c0:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4000b6c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b6c8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b6cc:	6818      	ldr	r0, [r3, #0]
4000b6ce:	7afa      	ldrb	r2, [r7, #11]
4000b6d0:	4613      	mov	r3, r2
4000b6d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b6d6:	189b      	adds	r3, r3, r2
4000b6d8:	f04f 0201 	mov.w	r2, #1
4000b6dc:	fa02 f303 	lsl.w	r3, r2, r3
4000b6e0:	4303      	orrs	r3, r0
4000b6e2:	600b      	str	r3, [r1, #0]
4000b6e4:	e024      	b.n	4000b730 <mvXorOverrideSet+0xc0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:651
4000b6e6:	68fb      	ldr	r3, [r7, #12]
4000b6e8:	f003 0301 	and.w	r3, r3, #1
4000b6ec:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b6f0:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4000b6f4:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b6f8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b6fc:	4619      	mov	r1, r3
4000b6fe:	68fb      	ldr	r3, [r7, #12]
4000b700:	f003 0301 	and.w	r3, r3, #1
4000b704:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b708:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4000b70c:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b710:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b714:	6818      	ldr	r0, [r3, #0]
4000b716:	7afa      	ldrb	r2, [r7, #11]
4000b718:	4613      	mov	r3, r2
4000b71a:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b71e:	189b      	adds	r3, r3, r2
4000b720:	f04f 0201 	mov.w	r2, #1
4000b724:	fa02 f303 	lsl.w	r3, r2, r3
4000b728:	ea6f 0303 	mvn.w	r3, r3
4000b72c:	4003      	ands	r3, r0
4000b72e:	600b      	str	r3, [r1, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:654
4000b730:	68fb      	ldr	r3, [r7, #12]
4000b732:	f003 0301 	and.w	r3, r3, #1
4000b736:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b73a:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4000b73e:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b742:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b746:	4618      	mov	r0, r3
4000b748:	f7ff fade 	bl	4000ad08 <MV_MEMIO_LE32_READ>
4000b74c:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:655
4000b74e:	7afa      	ldrb	r2, [r7, #11]
4000b750:	4613      	mov	r3, r2
4000b752:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b756:	189b      	adds	r3, r3, r2
4000b758:	f103 0301 	add.w	r3, r3, #1
4000b75c:	f04f 0203 	mov.w	r2, #3
4000b760:	fa02 f303 	lsl.w	r3, r2, r3
4000b764:	ea6f 0303 	mvn.w	r3, r3
4000b768:	697a      	ldr	r2, [r7, #20]
4000b76a:	4013      	ands	r3, r2
4000b76c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:656
4000b76e:	7afa      	ldrb	r2, [r7, #11]
4000b770:	4613      	mov	r3, r2
4000b772:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b776:	189b      	adds	r3, r3, r2
4000b778:	f103 0301 	add.w	r3, r3, #1
4000b77c:	687a      	ldr	r2, [r7, #4]
4000b77e:	fa02 f303 	lsl.w	r3, r2, r3
4000b782:	697a      	ldr	r2, [r7, #20]
4000b784:	4313      	orrs	r3, r2
4000b786:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:657
4000b788:	68fb      	ldr	r3, [r7, #12]
4000b78a:	f003 0301 	and.w	r3, r3, #1
4000b78e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000b792:	f103 03e8 	add.w	r3, r3, #232	; 0xe8
4000b796:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000b79a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b79e:	697a      	ldr	r2, [r7, #20]
4000b7a0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:658
4000b7a2:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/mvXor.c:659
4000b7a6:	4618      	mov	r0, r3
4000b7a8:	f107 0718 	add.w	r7, r7, #24
4000b7ac:	46bd      	mov	sp, r7
4000b7ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000b7b2:	4770      	bx	lr

4000b7b4 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
4000b7b4:	b480      	push	{r7}
4000b7b6:	b085      	sub	sp, #20
4000b7b8:	af00      	add	r7, sp, #0
4000b7ba:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
4000b7bc:	687b      	ldr	r3, [r7, #4]
4000b7be:	681b      	ldr	r3, [r3, #0]
4000b7c0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
4000b7c2:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
4000b7c4:	4618      	mov	r0, r3
4000b7c6:	f107 0714 	add.w	r7, r7, #20
4000b7ca:	46bd      	mov	sp, r7
4000b7cc:	bc80      	pop	{r7}
4000b7ce:	4770      	bx	lr

4000b7d0 <ddr3GetFreqParameter>:
ddr3GetFreqParameter():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:107
4000b7d0:	b590      	push	{r4, r7, lr}
4000b7d2:	b085      	sub	sp, #20
4000b7d4:	af00      	add	r7, sp, #0
4000b7d6:	6078      	str	r0, [r7, #4]
4000b7d8:	6039      	str	r1, [r7, #0]
4000b7da:	4c18      	ldr	r4, [pc, #96]	; (4000b83c <ddr3GetFreqParameter+0x6c>)
4000b7dc:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:110
4000b7de:	f7f8 fe35 	bl	4000444c <ddr3GetVCOFreq>
4000b7e2:	4603      	mov	r3, r0
4000b7e4:	60bb      	str	r3, [r7, #8]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:113
4000b7e6:	683b      	ldr	r3, [r7, #0]
4000b7e8:	2b00      	cmp	r3, #0
4000b7ea:	d00f      	beq.n	4000b80c <ddr3GetFreqParameter+0x3c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:114
4000b7ec:	4b14      	ldr	r3, [pc, #80]	; (4000b840 <ddr3GetFreqParameter+0x70>)
4000b7ee:	58e3      	ldr	r3, [r4, r3]
4000b7f0:	4619      	mov	r1, r3
4000b7f2:	68ba      	ldr	r2, [r7, #8]
4000b7f4:	4613      	mov	r3, r2
4000b7f6:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b7fa:	189b      	adds	r3, r3, r2
4000b7fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b800:	687a      	ldr	r2, [r7, #4]
4000b802:	189b      	adds	r3, r3, r2
4000b804:	18cb      	adds	r3, r1, r3
4000b806:	781b      	ldrb	r3, [r3, #0]
4000b808:	60fb      	str	r3, [r7, #12]
4000b80a:	e00e      	b.n	4000b82a <ddr3GetFreqParameter+0x5a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:116
4000b80c:	4b0d      	ldr	r3, [pc, #52]	; (4000b844 <ddr3GetFreqParameter+0x74>)
4000b80e:	58e3      	ldr	r3, [r4, r3]
4000b810:	4619      	mov	r1, r3
4000b812:	68ba      	ldr	r2, [r7, #8]
4000b814:	4613      	mov	r3, r2
4000b816:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b81a:	189b      	adds	r3, r3, r2
4000b81c:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000b820:	687a      	ldr	r2, [r7, #4]
4000b822:	189b      	adds	r3, r3, r2
4000b824:	18cb      	adds	r3, r1, r3
4000b826:	781b      	ldrb	r3, [r3, #0]
4000b828:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:118
4000b82a:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:119
4000b82c:	4618      	mov	r0, r3
4000b82e:	f107 0714 	add.w	r7, r7, #20
4000b832:	46bd      	mov	sp, r7
4000b834:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000b838:	4770      	bx	lr
4000b83a:	bf00      	nop
4000b83c:	00005b98 	muleq	r0, r8, fp
4000b840:	00000028 	andeq	r0, r0, r8, lsr #32
4000b844:	00000004 	andeq	r0, r0, r4

4000b848 <ddr3DfsHigh2Low>:
ddr3DfsHigh2Low():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:131
4000b848:	b590      	push	{r4, r7, lr}
4000b84a:	b087      	sub	sp, #28
4000b84c:	af00      	add	r7, sp, #0
4000b84e:	6078      	str	r0, [r7, #4]
4000b850:	6039      	str	r1, [r7, #0]
4000b852:	f8df 45b4 	ldr.w	r4, [pc, #1460]	; 4000be08 <ddr3DfsHigh2Low+0x5c0>
4000b856:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:373
4000b858:	f04f 0300 	mov.w	r3, #0
4000b85c:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:377
4000b85e:	6878      	ldr	r0, [r7, #4]
4000b860:	f04f 0100 	mov.w	r1, #0
4000b864:	f7ff ffb4 	bl	4000b7d0 <ddr3GetFreqParameter>
4000b868:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:379
4000b86a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
4000b86e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:380
4000b870:	f248 7304 	movw	r3, #34564	; 0x8704
4000b874:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000b878:	68fa      	ldr	r2, [r7, #12]
4000b87a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:382
4000b87c:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
4000b880:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b884:	f7ff ff96 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b888:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:383
4000b88a:	68fb      	ldr	r3, [r7, #12]
4000b88c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
4000b890:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:384
4000b892:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
4000b896:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b89a:	68fa      	ldr	r2, [r7, #12]
4000b89c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:386
4000b89e:	f241 6070 	movw	r0, #5744	; 0x1670
4000b8a2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b8a6:	f7ff ff85 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b8aa:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:387
4000b8ac:	68fb      	ldr	r3, [r7, #12]
4000b8ae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
4000b8b2:	f023 030f 	bic.w	r3, r3, #15
4000b8b6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:388
4000b8b8:	f241 6370 	movw	r3, #5744	; 0x1670
4000b8bc:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b8c0:	68fa      	ldr	r2, [r7, #12]
4000b8c2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:390
4000b8c4:	f241 5028 	movw	r0, #5416	; 0x1528
4000b8c8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b8cc:	f7ff ff72 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b8d0:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:393
4000b8d2:	68fb      	ldr	r3, [r7, #12]
4000b8d4:	f023 0310 	bic.w	r3, r3, #16
4000b8d8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:394
4000b8da:	68fb      	ldr	r3, [r7, #12]
4000b8dc:	f043 0301 	orr.w	r3, r3, #1
4000b8e0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:396
4000b8e2:	f241 5328 	movw	r3, #5416	; 0x1528
4000b8e6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b8ea:	68fa      	ldr	r2, [r7, #12]
4000b8ec:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:398
4000b8ee:	f241 40b0 	movw	r0, #5296	; 0x14b0
4000b8f2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b8f6:	f7ff ff5d 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b8fa:	4603      	mov	r3, r0
4000b8fc:	f023 0301 	bic.w	r3, r3, #1
4000b900:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:399
4000b902:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000b906:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b90a:	68fa      	ldr	r2, [r7, #12]
4000b90c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:401
4000b90e:	f241 5028 	movw	r0, #5416	; 0x1528
4000b912:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b916:	f7ff ff4d 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b91a:	4603      	mov	r3, r0
4000b91c:	f043 0302 	orr.w	r3, r3, #2
4000b920:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:402
4000b922:	f241 5328 	movw	r3, #5416	; 0x1528
4000b926:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b92a:	68fa      	ldr	r2, [r7, #12]
4000b92c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:404
4000b92e:	f241 5028 	movw	r0, #5416	; 0x1528
4000b932:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b936:	f7ff ff3d 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b93a:	4603      	mov	r3, r0
4000b93c:	f043 0304 	orr.w	r3, r3, #4
4000b940:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:405
4000b942:	f241 5328 	movw	r3, #5416	; 0x1528
4000b946:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b94a:	68fa      	ldr	r2, [r7, #12]
4000b94c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:410
4000b94e:	f241 5028 	movw	r0, #5416	; 0x1528
4000b952:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b956:	f7ff ff2d 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b95a:	4603      	mov	r3, r0
4000b95c:	f003 0308 	and.w	r3, r3, #8
4000b960:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:411
4000b962:	68fb      	ldr	r3, [r7, #12]
4000b964:	2b00      	cmp	r3, #0
4000b966:	d0f2      	beq.n	4000b94e <ddr3DfsHigh2Low+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:415
4000b968:	f241 4398 	movw	r3, #5272	; 0x1498
4000b96c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b970:	f04f 0200 	mov.w	r2, #0
4000b974:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:417
4000b976:	f241 6070 	movw	r0, #5744	; 0x1670
4000b97a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000b97e:	f7ff ff19 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b982:	4603      	mov	r3, r0
4000b984:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
4000b988:	f023 030f 	bic.w	r3, r3, #15
4000b98c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:418
4000b98e:	f241 6370 	movw	r3, #5744	; 0x1670
4000b992:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000b996:	68fa      	ldr	r2, [r7, #12]
4000b998:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:420
4000b99a:	f04f 0001 	mov.w	r0, #1
4000b99e:	f7fc fbd9 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:422
4000b9a2:	f64f 53ff 	movw	r3, #65023	; 0xfdff
4000b9a6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:424
4000b9a8:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000b9ac:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000b9b0:	68fa      	ldr	r2, [r7, #12]
4000b9b2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:426
4000b9b4:	f44f 437f 	mov.w	r3, #65280	; 0xff00
4000b9b8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:427
4000b9ba:	f248 7304 	movw	r3, #34564	; 0x8704
4000b9be:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000b9c2:	68fa      	ldr	r2, [r7, #12]
4000b9c4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:429
4000b9c6:	f248 700c 	movw	r0, #34572	; 0x870c
4000b9ca:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000b9ce:	f7ff fef1 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000b9d2:	4603      	mov	r3, r0
4000b9d4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
4000b9d8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:431
4000b9da:	693b      	ldr	r3, [r7, #16]
4000b9dc:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000b9e0:	68fa      	ldr	r2, [r7, #12]
4000b9e2:	4313      	orrs	r3, r2
4000b9e4:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:432
4000b9e6:	f248 730c 	movw	r3, #34572	; 0x870c
4000b9ea:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000b9ee:	68fa      	ldr	r2, [r7, #12]
4000b9f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:438
4000b9f2:	f64f 7302 	movw	r3, #65282	; 0xff02
4000b9f6:	f2c0 030f 	movt	r3, #15
4000b9fa:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:439
4000b9fc:	f248 7310 	movw	r3, #34576	; 0x8710
4000ba00:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ba04:	68fa      	ldr	r2, [r7, #12]
4000ba06:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:441
4000ba08:	f04f 0001 	mov.w	r0, #1
4000ba0c:	f7fc fba2 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:443
4000ba10:	f64f 53ff 	movw	r3, #65023	; 0xfdff
4000ba14:	f2c0 1302 	movt	r3, #258	; 0x102
4000ba18:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:447
4000ba1a:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000ba1e:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ba22:	68fa      	ldr	r2, [r7, #12]
4000ba24:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:449
4000ba26:	f04f 0001 	mov.w	r0, #1
4000ba2a:	f7fc fb93 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:453
4000ba2e:	f248 7018 	movw	r0, #34584	; 0x8718
4000ba32:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000ba36:	f7ff febd 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000ba3a:	4603      	mov	r3, r0
4000ba3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
4000ba40:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:454
4000ba42:	68fb      	ldr	r3, [r7, #12]
4000ba44:	2b00      	cmp	r3, #0
4000ba46:	d0f2      	beq.n	4000ba2e <ddr3DfsHigh2Low+0x1e6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:456
4000ba48:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000ba4c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:457
4000ba4e:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000ba52:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ba56:	68fa      	ldr	r2, [r7, #12]
4000ba58:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:459
4000ba5a:	f04f 0005 	mov.w	r0, #5
4000ba5e:	f7fc fb79 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:462
4000ba62:	f04f 0300 	mov.w	r3, #0
4000ba66:	f2c2 0305 	movt	r3, #8197	; 0x2005
4000ba6a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:463
4000ba6c:	f248 4388 	movw	r3, #33928	; 0x8488
4000ba70:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000ba74:	68fa      	ldr	r2, [r7, #12]
4000ba76:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:465
4000ba78:	f241 5024 	movw	r0, #5412	; 0x1524
4000ba7c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000ba80:	f7ff fe98 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000ba84:	4603      	mov	r3, r0
4000ba86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
4000ba8a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:467
4000ba8c:	f241 5324 	movw	r3, #5412	; 0x1524
4000ba90:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000ba94:	68fa      	ldr	r2, [r7, #12]
4000ba96:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:469
4000ba98:	f241 50ec 	movw	r0, #5612	; 0x15ec
4000ba9c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000baa0:	f7ff fe88 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000baa4:	4603      	mov	r3, r0
4000baa6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
4000baaa:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:471
4000baac:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000bab0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bab4:	68fa      	ldr	r2, [r7, #12]
4000bab6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:473
4000bab8:	f241 50ec 	movw	r0, #5612	; 0x15ec
4000babc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bac0:	f7ff fe78 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bac4:	4603      	mov	r3, r0
4000bac6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000baca:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:475
4000bacc:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000bad0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bad4:	68fa      	ldr	r2, [r7, #12]
4000bad6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:477
4000bad8:	f04f 0001 	mov.w	r0, #1
4000badc:	f7fc fb3a 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:480
4000bae0:	f241 4004 	movw	r0, #5124	; 0x1404
4000bae4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bae8:	f7ff fe64 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000baec:	4603      	mov	r3, r0
4000baee:	f023 0318 	bic.w	r3, r3, #24
4000baf2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:481
4000baf4:	f241 4304 	movw	r3, #5124	; 0x1404
4000baf8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bafc:	68fa      	ldr	r2, [r7, #12]
4000bafe:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:485
4000bb00:	f241 6074 	movw	r0, #5748	; 0x1674
4000bb04:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bb08:	f7ff fe54 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bb0c:	4603      	mov	r3, r0
4000bb0e:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000bb12:	ea4f 5313 	mov.w	r3, r3, lsr #20
4000bb16:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:486
4000bb18:	68fa      	ldr	r2, [r7, #12]
4000bb1a:	f640 73ff 	movw	r3, #4095	; 0xfff
4000bb1e:	429a      	cmp	r2, r3
4000bb20:	d1ee      	bne.n	4000bb00 <ddr3DfsHigh2Low+0x2b8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:488
4000bb22:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000bb26:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bb2a:	f7ff fe43 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bb2e:	4603      	mov	r3, r0
4000bb30:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
4000bb34:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:490
4000bb36:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000bb3a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bb3e:	68fa      	ldr	r2, [r7, #12]
4000bb40:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:492
4000bb42:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000bb46:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bb4a:	f7ff fe33 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bb4e:	4603      	mov	r3, r0
4000bb50:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
4000bb54:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:494
4000bb56:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000bb5a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bb5e:	68fa      	ldr	r2, [r7, #12]
4000bb60:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:496
4000bb62:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000bb66:	f7fc faf5 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:498
4000bb6a:	f04f 0300 	mov.w	r3, #0
4000bb6e:	617b      	str	r3, [r7, #20]
4000bb70:	e0db      	b.n	4000bd2a <ddr3DfsHigh2Low+0x4e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:499
4000bb72:	683b      	ldr	r3, [r7, #0]
4000bb74:	685a      	ldr	r2, [r3, #4]
4000bb76:	697b      	ldr	r3, [r7, #20]
4000bb78:	f04f 0101 	mov.w	r1, #1
4000bb7c:	fa01 f303 	lsl.w	r3, r1, r3
4000bb80:	4013      	ands	r3, r2
4000bb82:	2b00      	cmp	r3, #0
4000bb84:	f000 80cd 	beq.w	4000bd22 <ddr3DfsHigh2Low+0x4da>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:500
4000bb88:	f04f 0347 	mov.w	r3, #71	; 0x47
4000bb8c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:501
4000bb8e:	68fb      	ldr	r3, [r7, #12]
4000bb90:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000bb94:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:502
4000bb96:	683b      	ldr	r3, [r7, #0]
4000bb98:	685a      	ldr	r2, [r3, #4]
4000bb9a:	4b9c      	ldr	r3, [pc, #624]	; (4000be0c <ddr3DfsHigh2Low+0x5c4>)
4000bb9c:	58e3      	ldr	r3, [r4, r3]
4000bb9e:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000bba2:	697a      	ldr	r2, [r7, #20]
4000bba4:	188a      	adds	r2, r1, r2
4000bba6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000bbaa:	68fa      	ldr	r2, [r7, #12]
4000bbac:	4313      	orrs	r3, r2
4000bbae:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:504
4000bbb0:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000bbb4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bbb8:	68fa      	ldr	r2, [r7, #12]
4000bbba:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:507
4000bbbc:	697b      	ldr	r3, [r7, #20]
4000bbbe:	f103 0308 	add.w	r3, r3, #8
4000bbc2:	f04f 0201 	mov.w	r2, #1
4000bbc6:	fa02 f303 	lsl.w	r3, r2, r3
4000bbca:	ea6f 0303 	mvn.w	r3, r3
4000bbce:	461a      	mov	r2, r3
4000bbd0:	f640 7304 	movw	r3, #3844	; 0xf04
4000bbd4:	4013      	ands	r3, r2
4000bbd6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:509
4000bbd8:	f241 4318 	movw	r3, #5144	; 0x1418
4000bbdc:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bbe0:	68fa      	ldr	r2, [r7, #12]
4000bbe2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:511
4000bbe4:	f04f 0064 	mov.w	r0, #100	; 0x64
4000bbe8:	f7fc fab4 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:513
4000bbec:	f44f 63c2 	mov.w	r3, #1552	; 0x610
4000bbf0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:515
4000bbf2:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000bbf6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bbfa:	68fa      	ldr	r2, [r7, #12]
4000bbfc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:518
4000bbfe:	697b      	ldr	r3, [r7, #20]
4000bc00:	f103 0308 	add.w	r3, r3, #8
4000bc04:	f04f 0201 	mov.w	r2, #1
4000bc08:	fa02 f303 	lsl.w	r3, r2, r3
4000bc0c:	ea6f 0303 	mvn.w	r3, r3
4000bc10:	461a      	mov	r2, r3
4000bc12:	f640 7303 	movw	r3, #3843	; 0xf03
4000bc16:	4013      	ands	r3, r2
4000bc18:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:520
4000bc1a:	f241 4318 	movw	r3, #5144	; 0x1418
4000bc1e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bc22:	68fa      	ldr	r2, [r7, #12]
4000bc24:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:522
4000bc26:	f04f 0064 	mov.w	r0, #100	; 0x64
4000bc2a:	f7fc fa93 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:525
4000bc2e:	f44f 7302 	mov.w	r3, #520	; 0x208
4000bc32:	f2c0 0301 	movt	r3, #1
4000bc36:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:526
4000bc38:	68fb      	ldr	r3, [r7, #12]
4000bc3a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
4000bc3e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:527
4000bc40:	683b      	ldr	r3, [r7, #0]
4000bc42:	685a      	ldr	r2, [r3, #4]
4000bc44:	4b72      	ldr	r3, [pc, #456]	; (4000be10 <ddr3DfsHigh2Low+0x5c8>)
4000bc46:	58e3      	ldr	r3, [r4, r3]
4000bc48:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000bc4c:	697a      	ldr	r2, [r7, #20]
4000bc4e:	188a      	adds	r2, r1, r2
4000bc50:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000bc54:	68fa      	ldr	r2, [r7, #12]
4000bc56:	4313      	orrs	r3, r2
4000bc58:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:529
4000bc5a:	f241 53d8 	movw	r3, #5592	; 0x15d8
4000bc5e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bc62:	68fa      	ldr	r2, [r7, #12]
4000bc64:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:532
4000bc66:	697b      	ldr	r3, [r7, #20]
4000bc68:	f103 0308 	add.w	r3, r3, #8
4000bc6c:	f04f 0201 	mov.w	r2, #1
4000bc70:	fa02 f303 	lsl.w	r3, r2, r3
4000bc74:	ea6f 0303 	mvn.w	r3, r3
4000bc78:	461a      	mov	r2, r3
4000bc7a:	f640 7308 	movw	r3, #3848	; 0xf08
4000bc7e:	4013      	ands	r3, r2
4000bc80:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:534
4000bc82:	f241 4318 	movw	r3, #5144	; 0x1418
4000bc86:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bc8a:	68fa      	ldr	r2, [r7, #12]
4000bc8c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:536
4000bc8e:	f04f 0064 	mov.w	r0, #100	; 0x64
4000bc92:	f7fc fa5f 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:539
4000bc96:	f241 5038 	movw	r0, #5432	; 0x1538
4000bc9a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bc9e:	f7ff fd89 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bca2:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:540
4000bca4:	697b      	ldr	r3, [r7, #20]
4000bca6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000bcaa:	f04f 021f 	mov.w	r2, #31
4000bcae:	fa02 f303 	lsl.w	r3, r2, r3
4000bcb2:	ea6f 0303 	mvn.w	r3, r3
4000bcb6:	68fa      	ldr	r2, [r7, #12]
4000bcb8:	4013      	ands	r3, r2
4000bcba:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:541
4000bcbc:	697b      	ldr	r3, [r7, #20]
4000bcbe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000bcc2:	f04f 0205 	mov.w	r2, #5
4000bcc6:	fa02 f303 	lsl.w	r3, r2, r3
4000bcca:	68fa      	ldr	r2, [r7, #12]
4000bccc:	4313      	orrs	r3, r2
4000bcce:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:542
4000bcd0:	f241 5338 	movw	r3, #5432	; 0x1538
4000bcd4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bcd8:	68fa      	ldr	r2, [r7, #12]
4000bcda:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:545
4000bcdc:	f241 503c 	movw	r0, #5436	; 0x153c
4000bce0:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bce4:	f7ff fd66 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bce8:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:546
4000bcea:	697b      	ldr	r3, [r7, #20]
4000bcec:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000bcf0:	f04f 021f 	mov.w	r2, #31
4000bcf4:	fa02 f303 	lsl.w	r3, r2, r3
4000bcf8:	ea6f 0303 	mvn.w	r3, r3
4000bcfc:	68fa      	ldr	r2, [r7, #12]
4000bcfe:	4013      	ands	r3, r2
4000bd00:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:547
4000bd02:	697b      	ldr	r3, [r7, #20]
4000bd04:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000bd08:	f04f 0206 	mov.w	r2, #6
4000bd0c:	fa02 f303 	lsl.w	r3, r2, r3
4000bd10:	68fa      	ldr	r2, [r7, #12]
4000bd12:	4313      	orrs	r3, r2
4000bd14:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:548
4000bd16:	f241 533c 	movw	r3, #5436	; 0x153c
4000bd1a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bd1e:	68fa      	ldr	r2, [r7, #12]
4000bd20:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:498
4000bd22:	697b      	ldr	r3, [r7, #20]
4000bd24:	f103 0301 	add.w	r3, r3, #1
4000bd28:	617b      	str	r3, [r7, #20]
4000bd2a:	697b      	ldr	r3, [r7, #20]
4000bd2c:	2b03      	cmp	r3, #3
4000bd2e:	f67f af20 	bls.w	4000bb72 <ddr3DfsHigh2Low+0x32a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:552
4000bd32:	f241 5028 	movw	r0, #5416	; 0x1528
4000bd36:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bd3a:	f7ff fd3b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bd3e:	4603      	mov	r3, r0
4000bd40:	f023 0304 	bic.w	r3, r3, #4
4000bd44:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:553
4000bd46:	f241 5328 	movw	r3, #5416	; 0x1528
4000bd4a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bd4e:	68fa      	ldr	r2, [r7, #12]
4000bd50:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:555
4000bd52:	f241 5028 	movw	r0, #5416	; 0x1528
4000bd56:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bd5a:	f7ff fd2b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bd5e:	4603      	mov	r3, r0
4000bd60:	f023 0302 	bic.w	r3, r3, #2
4000bd64:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:556
4000bd66:	f241 5328 	movw	r3, #5416	; 0x1528
4000bd6a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bd6e:	68fa      	ldr	r2, [r7, #12]
4000bd70:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:561
4000bd72:	f241 5028 	movw	r0, #5416	; 0x1528
4000bd76:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bd7a:	f7ff fd1b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bd7e:	4603      	mov	r3, r0
4000bd80:	f003 0308 	and.w	r3, r3, #8
4000bd84:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:562
4000bd86:	68fb      	ldr	r3, [r7, #12]
4000bd88:	2b00      	cmp	r3, #0
4000bd8a:	d1f2      	bne.n	4000bd72 <ddr3DfsHigh2Low+0x52a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:564
4000bd8c:	f241 40b0 	movw	r0, #5296	; 0x14b0
4000bd90:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bd94:	f7ff fd0e 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bd98:	4603      	mov	r3, r0
4000bd9a:	f043 0301 	orr.w	r3, r3, #1
4000bd9e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:566
4000bda0:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000bda4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bda8:	68fa      	ldr	r2, [r7, #12]
4000bdaa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:568
4000bdac:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
4000bdb0:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bdb4:	f7ff fcfe 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bdb8:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:569
4000bdba:	68fb      	ldr	r3, [r7, #12]
4000bdbc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
4000bdc0:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:570
4000bdc2:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
4000bdc6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bdca:	68fa      	ldr	r2, [r7, #12]
4000bdcc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:572
4000bdce:	f241 6070 	movw	r0, #5744	; 0x1670
4000bdd2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bdd6:	f7ff fced 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bdda:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:573
4000bddc:	68fb      	ldr	r3, [r7, #12]
4000bdde:	ea6f 3313 	mvn.w	r3, r3, lsr #12
4000bde2:	ea6f 3303 	mvn.w	r3, r3, lsl #12
4000bde6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:574
4000bde8:	f241 6370 	movw	r3, #5744	; 0x1670
4000bdec:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bdf0:	68fa      	ldr	r2, [r7, #12]
4000bdf2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:578
4000bdf4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:580
4000bdf8:	4618      	mov	r0, r3
4000bdfa:	f107 071c 	add.w	r7, r7, #28
4000bdfe:	46bd      	mov	sp, r7
4000be00:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000be04:	4770      	bx	lr
4000be06:	bf00      	nop
4000be08:	00005b1e 	andeq	r5, r0, lr, lsl fp
4000be0c:	0000002c 	andeq	r0, r0, ip, lsr #32
4000be10:	0000000c 	andeq	r0, r0, ip

4000be14 <ddr3DfsLow2High>:
ddr3DfsLow2High():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:591
4000be14:	b590      	push	{r4, r7, lr}
4000be16:	b089      	sub	sp, #36	; 0x24
4000be18:	af00      	add	r7, sp, #0
4000be1a:	60f8      	str	r0, [r7, #12]
4000be1c:	60b9      	str	r1, [r7, #8]
4000be1e:	607a      	str	r2, [r7, #4]
4000be20:	f8df 46d8 	ldr.w	r4, [pc, #1752]	; 4000c4fc <ddr3DfsLow2High+0x6e8>
4000be24:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:863
4000be26:	f04f 0300 	mov.w	r3, #0
4000be2a:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:867
4000be2c:	68f8      	ldr	r0, [r7, #12]
4000be2e:	68b9      	ldr	r1, [r7, #8]
4000be30:	f7ff fcce 	bl	4000b7d0 <ddr3GetFreqParameter>
4000be34:	6178      	str	r0, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:869
4000be36:	f44f 437f 	mov.w	r3, #65280	; 0xff00
4000be3a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:870
4000be3c:	f248 7304 	movw	r3, #34564	; 0x8704
4000be40:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000be44:	69fa      	ldr	r2, [r7, #28]
4000be46:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:872
4000be48:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
4000be4c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000be50:	f7ff fcb0 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000be54:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:873
4000be56:	69fb      	ldr	r3, [r7, #28]
4000be58:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
4000be5c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:874
4000be5e:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
4000be62:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000be66:	69fa      	ldr	r2, [r7, #28]
4000be68:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:876
4000be6a:	f241 6070 	movw	r0, #5744	; 0x1670
4000be6e:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000be72:	f7ff fc9f 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000be76:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:877
4000be78:	69fb      	ldr	r3, [r7, #28]
4000be7a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
4000be7e:	f023 030f 	bic.w	r3, r3, #15
4000be82:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:878
4000be84:	f241 6370 	movw	r3, #5744	; 0x1670
4000be88:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000be8c:	69fa      	ldr	r2, [r7, #28]
4000be8e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:881
4000be90:	f241 5028 	movw	r0, #5416	; 0x1528
4000be94:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000be98:	f7ff fc8c 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000be9c:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:882
4000be9e:	69fb      	ldr	r3, [r7, #28]
4000bea0:	f023 0311 	bic.w	r3, r3, #17
4000bea4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:884
4000bea6:	f241 5328 	movw	r3, #5416	; 0x1528
4000beaa:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000beae:	69fa      	ldr	r2, [r7, #28]
4000beb0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:887
4000beb2:	f241 40b0 	movw	r0, #5296	; 0x14b0
4000beb6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000beba:	f7ff fc7b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bebe:	4603      	mov	r3, r0
4000bec0:	f023 0301 	bic.w	r3, r3, #1
4000bec4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:888
4000bec6:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000beca:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bece:	69fa      	ldr	r2, [r7, #28]
4000bed0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:891
4000bed2:	f241 5028 	movw	r0, #5416	; 0x1528
4000bed6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000beda:	f7ff fc6b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bede:	4603      	mov	r3, r0
4000bee0:	f043 0302 	orr.w	r3, r3, #2
4000bee4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:892
4000bee6:	f241 5328 	movw	r3, #5416	; 0x1528
4000beea:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000beee:	69fa      	ldr	r2, [r7, #28]
4000bef0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:895
4000bef2:	f241 5028 	movw	r0, #5416	; 0x1528
4000bef6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000befa:	f7ff fc5b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000befe:	4603      	mov	r3, r0
4000bf00:	f043 0304 	orr.w	r3, r3, #4
4000bf04:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:896
4000bf06:	f241 5328 	movw	r3, #5416	; 0x1528
4000bf0a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bf0e:	69fa      	ldr	r2, [r7, #28]
4000bf10:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:902
4000bf12:	f241 5028 	movw	r0, #5416	; 0x1528
4000bf16:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bf1a:	f7ff fc4b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bf1e:	4603      	mov	r3, r0
4000bf20:	f003 0308 	and.w	r3, r3, #8
4000bf24:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:903
4000bf26:	69fb      	ldr	r3, [r7, #28]
4000bf28:	2b00      	cmp	r3, #0
4000bf2a:	d0f2      	beq.n	4000bf12 <ddr3DfsLow2High+0xfe>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:906
4000bf2c:	68bb      	ldr	r3, [r7, #8]
4000bf2e:	2b00      	cmp	r3, #0
4000bf30:	d00a      	beq.n	4000bf48 <ddr3DfsLow2High+0x134>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:908
4000bf32:	f241 5024 	movw	r0, #5412	; 0x1524
4000bf36:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bf3a:	f7ff fc3b 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bf3e:	4603      	mov	r3, r0
4000bf40:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
4000bf44:	61fb      	str	r3, [r7, #28]
4000bf46:	e009      	b.n	4000bf5c <ddr3DfsLow2High+0x148>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:911
4000bf48:	f241 5024 	movw	r0, #5412	; 0x1524
4000bf4c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000bf50:	f7ff fc30 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bf54:	4603      	mov	r3, r0
4000bf56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
4000bf5a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:913
4000bf5c:	f241 5324 	movw	r3, #5412	; 0x1524
4000bf60:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000bf64:	69fa      	ldr	r2, [r7, #28]
4000bf66:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:916
4000bf68:	f04f 0300 	mov.w	r3, #0
4000bf6c:	f2c2 0304 	movt	r3, #8196	; 0x2004
4000bf70:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:920
4000bf72:	f248 4388 	movw	r3, #33928	; 0x8488
4000bf76:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000bf7a:	69fa      	ldr	r2, [r7, #28]
4000bf7c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:922
4000bf7e:	f04f 0001 	mov.w	r0, #1
4000bf82:	f7fc f8e7 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:924
4000bf86:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000bf8a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:926
4000bf8c:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000bf90:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000bf94:	69fa      	ldr	r2, [r7, #28]
4000bf96:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:928
4000bf98:	f44f 437f 	mov.w	r3, #65280	; 0xff00
4000bf9c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:929
4000bf9e:	f248 7304 	movw	r3, #34564	; 0x8704
4000bfa2:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000bfa6:	69fa      	ldr	r2, [r7, #28]
4000bfa8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:931
4000bfaa:	f248 700c 	movw	r0, #34572	; 0x870c
4000bfae:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000bfb2:	f7ff fbff 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000bfb6:	4603      	mov	r3, r0
4000bfb8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
4000bfbc:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:932
4000bfbe:	697b      	ldr	r3, [r7, #20]
4000bfc0:	ea4f 2303 	mov.w	r3, r3, lsl #8
4000bfc4:	69fa      	ldr	r2, [r7, #28]
4000bfc6:	4313      	orrs	r3, r2
4000bfc8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:934
4000bfca:	f248 730c 	movw	r3, #34572	; 0x870c
4000bfce:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000bfd2:	69fa      	ldr	r2, [r7, #28]
4000bfd4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:940
4000bfd6:	f64f 7302 	movw	r3, #65282	; 0xff02
4000bfda:	f2c0 030f 	movt	r3, #15
4000bfde:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:942
4000bfe0:	f248 7310 	movw	r3, #34576	; 0x8710
4000bfe4:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000bfe8:	69fa      	ldr	r2, [r7, #28]
4000bfea:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:944
4000bfec:	f04f 0001 	mov.w	r0, #1
4000bff0:	f7fc f8b0 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:946
4000bff4:	f64f 53ff 	movw	r3, #65023	; 0xfdff
4000bff8:	f2c0 1302 	movt	r3, #258	; 0x102
4000bffc:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:951
4000bffe:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000c002:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c006:	69fa      	ldr	r2, [r7, #28]
4000c008:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:953
4000c00a:	f04f 0001 	mov.w	r0, #1
4000c00e:	f7fc f8a1 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:957
4000c012:	f248 7018 	movw	r0, #34584	; 0x8718
4000c016:	f2cd 0001 	movt	r0, #53249	; 0xd001
4000c01a:	f7ff fbcb 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c01e:	4603      	mov	r3, r0
4000c020:	f403 7380 	and.w	r3, r3, #256	; 0x100
4000c024:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:958
4000c026:	69fb      	ldr	r3, [r7, #28]
4000c028:	2b00      	cmp	r3, #0
4000c02a:	d0f2      	beq.n	4000c012 <ddr3DfsLow2High+0x1fe>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:960
4000c02c:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000c030:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:962
4000c032:	f44f 4307 	mov.w	r3, #34560	; 0x8700
4000c036:	f2cd 0301 	movt	r3, #53249	; 0xd001
4000c03a:	69fa      	ldr	r2, [r7, #28]
4000c03c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:964
4000c03e:	f04f 0005 	mov.w	r0, #5
4000c042:	f7fc f887 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:966
4000c046:	68bb      	ldr	r3, [r7, #8]
4000c048:	2b00      	cmp	r3, #0
4000c04a:	d01f      	beq.n	4000c08c <ddr3DfsLow2High+0x278>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:968
4000c04c:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000c050:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c054:	f7ff fbae 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c058:	4603      	mov	r3, r0
4000c05a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
4000c05e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:969
4000c060:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000c064:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c068:	f7ff fba4 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c06c:	4603      	mov	r3, r0
4000c06e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
4000c072:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:970
4000c074:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000c078:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c07c:	69fa      	ldr	r2, [r7, #28]
4000c07e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:973
4000c080:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000c084:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c088:	693a      	ldr	r2, [r7, #16]
4000c08a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:977
4000c08c:	f241 50ec 	movw	r0, #5612	; 0x15ec
4000c090:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c094:	f7ff fb8e 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c098:	4603      	mov	r3, r0
4000c09a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
4000c09e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:979
4000c0a0:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000c0a4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c0a8:	69fa      	ldr	r2, [r7, #28]
4000c0aa:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:981
4000c0ac:	f04f 0019 	mov.w	r0, #25
4000c0b0:	f7fc f850 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:985
4000c0b4:	f241 6074 	movw	r0, #5748	; 0x1674
4000c0b8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c0bc:	f7ff fb7a 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c0c0:	4603      	mov	r3, r0
4000c0c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
4000c0c6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:986
4000c0c8:	69fb      	ldr	r3, [r7, #28]
4000c0ca:	2b00      	cmp	r3, #0
4000c0cc:	d0f2      	beq.n	4000c0b4 <ddr3DfsLow2High+0x2a0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:989
4000c0ce:	f241 50ec 	movw	r0, #5612	; 0x15ec
4000c0d2:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c0d6:	f7ff fb6d 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c0da:	4603      	mov	r3, r0
4000c0dc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
4000c0e0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:991
4000c0e2:	f241 53ec 	movw	r3, #5612	; 0x15ec
4000c0e6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c0ea:	69fa      	ldr	r2, [r7, #28]
4000c0ec:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:993
4000c0ee:	f242 7010 	movw	r0, #10000	; 0x2710
4000c0f2:	f7fc f82f 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:997
4000c0f6:	f241 6074 	movw	r0, #5748	; 0x1674
4000c0fa:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c0fe:	f7ff fb59 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c102:	4603      	mov	r3, r0
4000c104:	ea4f 5303 	mov.w	r3, r3, lsl #20
4000c108:	ea4f 5313 	mov.w	r3, r3, lsr #20
4000c10c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:998
4000c10e:	69fa      	ldr	r2, [r7, #28]
4000c110:	f640 73ff 	movw	r3, #4095	; 0xfff
4000c114:	429a      	cmp	r2, r3
4000c116:	d1ee      	bne.n	4000c0f6 <ddr3DfsLow2High+0x2e2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1001
4000c118:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000c11c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c120:	f7ff fb48 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c124:	4603      	mov	r3, r0
4000c126:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
4000c12a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1003
4000c12c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000c130:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c134:	69fa      	ldr	r2, [r7, #28]
4000c136:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1006
4000c138:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
4000c13c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c140:	f7ff fb38 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c144:	4603      	mov	r3, r0
4000c146:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
4000c14a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1008
4000c14c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000c150:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c154:	69fa      	ldr	r2, [r7, #28]
4000c156:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1011
4000c158:	f241 5028 	movw	r0, #5416	; 0x1528
4000c15c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c160:	f7ff fb28 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c164:	4603      	mov	r3, r0
4000c166:	f023 0310 	bic.w	r3, r3, #16
4000c16a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1012
4000c16c:	f241 5328 	movw	r3, #5416	; 0x1528
4000c170:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c174:	69fa      	ldr	r2, [r7, #28]
4000c176:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1014
4000c178:	f241 5028 	movw	r0, #5416	; 0x1528
4000c17c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c180:	f7ff fb18 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c184:	4603      	mov	r3, r0
4000c186:	f023 0304 	bic.w	r3, r3, #4
4000c18a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1015
4000c18c:	f241 5328 	movw	r3, #5416	; 0x1528
4000c190:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c194:	69fa      	ldr	r2, [r7, #28]
4000c196:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1019
4000c198:	f241 5028 	movw	r0, #5416	; 0x1528
4000c19c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c1a0:	f7ff fb08 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c1a4:	4603      	mov	r3, r0
4000c1a6:	f003 0308 	and.w	r3, r3, #8
4000c1aa:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1020
4000c1ac:	69fb      	ldr	r3, [r7, #28]
4000c1ae:	2b00      	cmp	r3, #0
4000c1b0:	d1f2      	bne.n	4000c198 <ddr3DfsLow2High+0x384>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1023
4000c1b2:	f241 4004 	movw	r0, #5124	; 0x1404
4000c1b6:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c1ba:	f7ff fafb 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c1be:	4603      	mov	r3, r0
4000c1c0:	f023 031a 	bic.w	r3, r3, #26
4000c1c4:	f043 0302 	orr.w	r3, r3, #2
4000c1c8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1026
4000c1ca:	69fb      	ldr	r3, [r7, #28]
4000c1cc:	f023 0318 	bic.w	r3, r3, #24
4000c1d0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1027
4000c1d2:	687b      	ldr	r3, [r7, #4]
4000c1d4:	f8d3 381c 	ldr.w	r3, [r3, #2076]	; 0x81c
4000c1d8:	f003 0303 	and.w	r3, r3, #3
4000c1dc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c1e0:	69fa      	ldr	r2, [r7, #28]
4000c1e2:	4313      	orrs	r3, r2
4000c1e4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1028
4000c1e6:	f241 4304 	movw	r3, #5124	; 0x1404
4000c1ea:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c1ee:	69fa      	ldr	r2, [r7, #28]
4000c1f0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1030
4000c1f2:	f04f 0001 	mov.w	r0, #1
4000c1f6:	f7fb ffad 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1032
4000c1fa:	f04f 0300 	mov.w	r3, #0
4000c1fe:	61bb      	str	r3, [r7, #24]
4000c200:	e124      	b.n	4000c44c <ddr3DfsLow2High+0x638>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1033
4000c202:	687b      	ldr	r3, [r7, #4]
4000c204:	685a      	ldr	r2, [r3, #4]
4000c206:	69bb      	ldr	r3, [r7, #24]
4000c208:	f04f 0101 	mov.w	r1, #1
4000c20c:	fa01 f303 	lsl.w	r3, r1, r3
4000c210:	4013      	ands	r3, r2
4000c212:	2b00      	cmp	r3, #0
4000c214:	f000 8116 	beq.w	4000c444 <ddr3DfsLow2High+0x630>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1035
4000c218:	f241 50d4 	movw	r0, #5588	; 0x15d4
4000c21c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c220:	f7ff fac8 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c224:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1036
4000c226:	69fb      	ldr	r3, [r7, #28]
4000c228:	f023 0301 	bic.w	r3, r3, #1
4000c22c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1037
4000c22e:	69fb      	ldr	r3, [r7, #28]
4000c230:	f423 7311 	bic.w	r3, r3, #580	; 0x244
4000c234:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1038
4000c236:	687b      	ldr	r3, [r7, #4]
4000c238:	685a      	ldr	r2, [r3, #4]
4000c23a:	4bb1      	ldr	r3, [pc, #708]	; (4000c500 <ddr3DfsLow2High+0x6ec>)
4000c23c:	58e3      	ldr	r3, [r4, r3]
4000c23e:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000c242:	69ba      	ldr	r2, [r7, #24]
4000c244:	188a      	adds	r2, r1, r2
4000c246:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000c24a:	69fa      	ldr	r2, [r7, #28]
4000c24c:	4313      	orrs	r3, r2
4000c24e:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1039
4000c250:	f241 53d4 	movw	r3, #5588	; 0x15d4
4000c254:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c258:	69fa      	ldr	r2, [r7, #28]
4000c25a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1042
4000c25c:	69bb      	ldr	r3, [r7, #24]
4000c25e:	f103 0308 	add.w	r3, r3, #8
4000c262:	f04f 0201 	mov.w	r2, #1
4000c266:	fa02 f303 	lsl.w	r3, r2, r3
4000c26a:	ea6f 0303 	mvn.w	r3, r3
4000c26e:	461a      	mov	r2, r3
4000c270:	f640 7304 	movw	r3, #3844	; 0xf04
4000c274:	4013      	ands	r3, r2
4000c276:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1044
4000c278:	f241 4318 	movw	r3, #5144	; 0x1418
4000c27c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c280:	69fa      	ldr	r2, [r7, #28]
4000c282:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1046
4000c284:	f04f 0064 	mov.w	r0, #100	; 0x64
4000c288:	f7fb ff64 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1049
4000c28c:	f241 50d0 	movw	r0, #5584	; 0x15d0
4000c290:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c294:	f7ff fa8e 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c298:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1050
4000c29a:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000c29e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c2a2:	69fa      	ldr	r2, [r7, #28]
4000c2a4:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1053
4000c2a6:	69bb      	ldr	r3, [r7, #24]
4000c2a8:	f103 0308 	add.w	r3, r3, #8
4000c2ac:	f04f 0201 	mov.w	r2, #1
4000c2b0:	fa02 f303 	lsl.w	r3, r2, r3
4000c2b4:	ea6f 0303 	mvn.w	r3, r3
4000c2b8:	461a      	mov	r2, r3
4000c2ba:	f640 7303 	movw	r3, #3843	; 0xf03
4000c2be:	4013      	ands	r3, r2
4000c2c0:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1055
4000c2c2:	f241 4318 	movw	r3, #5144	; 0x1418
4000c2c6:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c2ca:	69fa      	ldr	r2, [r7, #28]
4000c2cc:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1057
4000c2ce:	f04f 0064 	mov.w	r0, #100	; 0x64
4000c2d2:	f7fb ff3f 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1061
4000c2d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
4000c2da:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1062
4000c2dc:	687b      	ldr	r3, [r7, #4]
4000c2de:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000c2e2:	4618      	mov	r0, r3
4000c2e4:	f7f8 fa56 	bl	40004794 <ddr3CLtoValidCL>
4000c2e8:	6138      	str	r0, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1064
4000c2ea:	693b      	ldr	r3, [r7, #16]
4000c2ec:	f003 0301 	and.w	r3, r3, #1
4000c2f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c2f4:	69fa      	ldr	r2, [r7, #28]
4000c2f6:	4313      	orrs	r3, r2
4000c2f8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1065
4000c2fa:	693b      	ldr	r3, [r7, #16]
4000c2fc:	f003 030e 	and.w	r3, r3, #14
4000c300:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c304:	69fa      	ldr	r2, [r7, #28]
4000c306:	4313      	orrs	r3, r2
4000c308:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1067
4000c30a:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000c30e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c312:	69fa      	ldr	r2, [r7, #28]
4000c314:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1070
4000c316:	69bb      	ldr	r3, [r7, #24]
4000c318:	f103 0308 	add.w	r3, r3, #8
4000c31c:	f04f 0201 	mov.w	r2, #1
4000c320:	fa02 f303 	lsl.w	r3, r2, r3
4000c324:	ea6f 0303 	mvn.w	r3, r3
4000c328:	461a      	mov	r2, r3
4000c32a:	f640 7303 	movw	r3, #3843	; 0xf03
4000c32e:	4013      	ands	r3, r2
4000c330:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1072
4000c332:	f241 4318 	movw	r3, #5144	; 0x1418
4000c336:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c33a:	69fa      	ldr	r2, [r7, #28]
4000c33c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1074
4000c33e:	f04f 0064 	mov.w	r0, #100	; 0x64
4000c342:	f7fb ff07 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1077
4000c346:	68bb      	ldr	r3, [r7, #8]
4000c348:	2b00      	cmp	r3, #0
4000c34a:	d003      	beq.n	4000c354 <ddr3DfsLow2High+0x540>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1078
4000c34c:	f04f 0310 	mov.w	r3, #16
4000c350:	61fb      	str	r3, [r7, #28]
4000c352:	e002      	b.n	4000c35a <ddr3DfsLow2High+0x546>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1080
4000c354:	f04f 0308 	mov.w	r3, #8
4000c358:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1082
4000c35a:	687b      	ldr	r3, [r7, #4]
4000c35c:	685a      	ldr	r2, [r3, #4]
4000c35e:	4b69      	ldr	r3, [pc, #420]	; (4000c504 <ddr3DfsLow2High+0x6f0>)
4000c360:	58e3      	ldr	r3, [r4, r3]
4000c362:	ea4f 0182 	mov.w	r1, r2, lsl #2
4000c366:	69ba      	ldr	r2, [r7, #24]
4000c368:	188a      	adds	r2, r1, r2
4000c36a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000c36e:	69fa      	ldr	r2, [r7, #28]
4000c370:	4313      	orrs	r3, r2
4000c372:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1083
4000c374:	f241 53d8 	movw	r3, #5592	; 0x15d8
4000c378:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c37c:	69fa      	ldr	r2, [r7, #28]
4000c37e:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1086
4000c380:	69bb      	ldr	r3, [r7, #24]
4000c382:	f103 0308 	add.w	r3, r3, #8
4000c386:	f04f 0201 	mov.w	r2, #1
4000c38a:	fa02 f303 	lsl.w	r3, r2, r3
4000c38e:	ea6f 0303 	mvn.w	r3, r3
4000c392:	461a      	mov	r2, r3
4000c394:	f640 7308 	movw	r3, #3848	; 0xf08
4000c398:	4013      	ands	r3, r2
4000c39a:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1088
4000c39c:	f241 4318 	movw	r3, #5144	; 0x1418
4000c3a0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c3a4:	69fa      	ldr	r2, [r7, #28]
4000c3a6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1090
4000c3a8:	f04f 0064 	mov.w	r0, #100	; 0x64
4000c3ac:	f7fb fed2 	bl	40008154 <uDelay>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1093
4000c3b0:	f241 5038 	movw	r0, #5432	; 0x1538
4000c3b4:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c3b8:	f7ff f9fc 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c3bc:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1094
4000c3be:	69bb      	ldr	r3, [r7, #24]
4000c3c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c3c4:	f04f 021f 	mov.w	r2, #31
4000c3c8:	fa02 f303 	lsl.w	r3, r2, r3
4000c3cc:	ea6f 0303 	mvn.w	r3, r3
4000c3d0:	69fa      	ldr	r2, [r7, #28]
4000c3d2:	4013      	ands	r3, r2
4000c3d4:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1095
4000c3d6:	687b      	ldr	r3, [r7, #4]
4000c3d8:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
4000c3dc:	69bb      	ldr	r3, [r7, #24]
4000c3de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c3e2:	fa02 f303 	lsl.w	r3, r2, r3
4000c3e6:	69fa      	ldr	r2, [r7, #28]
4000c3e8:	4313      	orrs	r3, r2
4000c3ea:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1096
4000c3ec:	f241 5338 	movw	r3, #5432	; 0x1538
4000c3f0:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c3f4:	69fa      	ldr	r2, [r7, #28]
4000c3f6:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1099
4000c3f8:	f241 503c 	movw	r0, #5436	; 0x153c
4000c3fc:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c400:	f7ff f9d8 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c404:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1100
4000c406:	69bb      	ldr	r3, [r7, #24]
4000c408:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c40c:	f04f 021f 	mov.w	r2, #31
4000c410:	fa02 f303 	lsl.w	r3, r2, r3
4000c414:	ea6f 0303 	mvn.w	r3, r3
4000c418:	69fa      	ldr	r2, [r7, #28]
4000c41a:	4013      	ands	r3, r2
4000c41c:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1101
4000c41e:	687b      	ldr	r3, [r7, #4]
4000c420:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
4000c424:	f103 0201 	add.w	r2, r3, #1
4000c428:	69bb      	ldr	r3, [r7, #24]
4000c42a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c42e:	fa02 f303 	lsl.w	r3, r2, r3
4000c432:	69fa      	ldr	r2, [r7, #28]
4000c434:	4313      	orrs	r3, r2
4000c436:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1102
4000c438:	f241 533c 	movw	r3, #5436	; 0x153c
4000c43c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c440:	69fa      	ldr	r2, [r7, #28]
4000c442:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1032
4000c444:	69bb      	ldr	r3, [r7, #24]
4000c446:	f103 0301 	add.w	r3, r3, #1
4000c44a:	61bb      	str	r3, [r7, #24]
4000c44c:	69bb      	ldr	r3, [r7, #24]
4000c44e:	2b03      	cmp	r3, #3
4000c450:	f67f aed7 	bls.w	4000c202 <ddr3DfsLow2High+0x3ee>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1107
4000c454:	f241 4398 	movw	r3, #5272	; 0x1498
4000c458:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c45c:	f04f 0200 	mov.w	r2, #0
4000c460:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1109
4000c462:	f241 5028 	movw	r0, #5416	; 0x1528
4000c466:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c46a:	f7ff f9a3 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c46e:	4603      	mov	r3, r0
4000c470:	f023 0302 	bic.w	r3, r3, #2
4000c474:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1110
4000c476:	f241 5328 	movw	r3, #5416	; 0x1528
4000c47a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c47e:	69fa      	ldr	r2, [r7, #28]
4000c480:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1113
4000c482:	f44f 50b0 	mov.w	r0, #5632	; 0x1600
4000c486:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c48a:	f7ff f993 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c48e:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1114
4000c490:	69fb      	ldr	r3, [r7, #28]
4000c492:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
4000c496:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1115
4000c498:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
4000c49c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c4a0:	69fa      	ldr	r2, [r7, #28]
4000c4a2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1118
4000c4a4:	f241 6070 	movw	r0, #5744	; 0x1670
4000c4a8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c4ac:	f7ff f982 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c4b0:	61f8      	str	r0, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1119
4000c4b2:	69fb      	ldr	r3, [r7, #28]
4000c4b4:	ea6f 3313 	mvn.w	r3, r3, lsr #12
4000c4b8:	ea6f 3303 	mvn.w	r3, r3, lsl #12
4000c4bc:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1120
4000c4be:	f241 6370 	movw	r3, #5744	; 0x1670
4000c4c2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c4c6:	69fa      	ldr	r2, [r7, #28]
4000c4c8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1122
4000c4ca:	f241 40b0 	movw	r0, #5296	; 0x14b0
4000c4ce:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c4d2:	f7ff f96f 	bl	4000b7b4 <MV_MEMIO_LE32_READ>
4000c4d6:	4603      	mov	r3, r0
4000c4d8:	f043 0301 	orr.w	r3, r3, #1
4000c4dc:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1123
4000c4de:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000c4e2:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c4e6:	69fa      	ldr	r2, [r7, #28]
4000c4e8:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1126
4000c4ea:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dfs.c:1129
4000c4ee:	4618      	mov	r0, r3
4000c4f0:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000c4f4:	46bd      	mov	sp, r7
4000c4f6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000c4fa:	4770      	bx	lr
4000c4fc:	00005550 	andeq	r5, r0, r0, asr r5
4000c500:	0000002c 	andeq	r0, r0, ip, lsr #32
4000c504:	0000000c 	andeq	r0, r0, ip

4000c508 <MV_MEMIO_LE32_READ>:
MV_MEMIO_LE32_READ():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:386
4000c508:	b480      	push	{r7}
4000c50a:	b085      	sub	sp, #20
4000c50c:	af00      	add	r7, sp, #0
4000c50e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:389
4000c510:	687b      	ldr	r3, [r7, #4]
4000c512:	681b      	ldr	r3, [r3, #0]
4000c514:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:391
4000c516:	68fb      	ldr	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/./inc/mv_os.h:392
4000c518:	4618      	mov	r0, r3
4000c51a:	f107 0714 	add.w	r7, r7, #20
4000c51e:	46bd      	mov	sp, r7
4000c520:	bc80      	pop	{r7}
4000c522:	4770      	bx	lr

4000c524 <ddr3DqsCentralizationRx>:
ddr3DqsCentralizationRx():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:135
4000c524:	b580      	push	{r7, lr}
4000c526:	b086      	sub	sp, #24
4000c528:	af00      	add	r7, sp, #0
4000c52a:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:141
4000c52c:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c530:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c534:	f7ff ffe8 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c538:	4603      	mov	r3, r0
4000c53a:	f043 0301 	orr.w	r3, r3, #1
4000c53e:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:143
4000c540:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c544:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c548:	68fa      	ldr	r2, [r7, #12]
4000c54a:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:146
4000c54c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000c550:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:147
4000c552:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000c556:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c55a:	68fa      	ldr	r2, [r7, #12]
4000c55c:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:149
4000c55e:	6878      	ldr	r0, [r7, #4]
4000c560:	f000 ff60 	bl	4000d424 <ddr3LoadDQSPatterns>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:152
4000c564:	f04f 0300 	mov.w	r3, #0
4000c568:	617b      	str	r3, [r7, #20]
4000c56a:	e050      	b.n	4000c60e <ddr3DqsCentralizationRx+0xea>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:153
4000c56c:	687b      	ldr	r3, [r7, #4]
4000c56e:	685a      	ldr	r2, [r3, #4]
4000c570:	697b      	ldr	r3, [r7, #20]
4000c572:	f04f 0101 	mov.w	r1, #1
4000c576:	fa01 f303 	lsl.w	r3, r1, r3
4000c57a:	4013      	ands	r3, r2
4000c57c:	2b00      	cmp	r3, #0
4000c57e:	d042      	beq.n	4000c606 <ddr3DqsCentralizationRx+0xe2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:157
4000c580:	f04f 0300 	mov.w	r3, #0
4000c584:	613b      	str	r3, [r7, #16]
4000c586:	e037      	b.n	4000c5f8 <ddr3DqsCentralizationRx+0xd4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:160
4000c588:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c58c:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c590:	f7ff ffba 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c594:	4603      	mov	r3, r0
4000c596:	f023 0302 	bic.w	r3, r3, #2
4000c59a:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:161
4000c59c:	687b      	ldr	r3, [r7, #4]
4000c59e:	699b      	ldr	r3, [r3, #24]
4000c5a0:	693a      	ldr	r2, [r7, #16]
4000c5a2:	fb02 f303 	mul.w	r3, r2, r3
4000c5a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000c5aa:	68fa      	ldr	r2, [r7, #12]
4000c5ac:	4313      	orrs	r3, r2
4000c5ae:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:162
4000c5b0:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c5b4:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c5b8:	68fa      	ldr	r2, [r7, #12]
4000c5ba:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:171
4000c5bc:	6878      	ldr	r0, [r7, #4]
4000c5be:	6979      	ldr	r1, [r7, #20]
4000c5c0:	693a      	ldr	r2, [r7, #16]
4000c5c2:	f04f 0300 	mov.w	r3, #0
4000c5c6:	f000 f90f 	bl	4000c7e8 <ddr3FindAdllLimits>
4000c5ca:	4603      	mov	r3, r0
4000c5cc:	2b00      	cmp	r3, #0
4000c5ce:	d002      	beq.n	4000c5d6 <ddr3DqsCentralizationRx+0xb2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:172
4000c5d0:	f04f 0301 	mov.w	r3, #1
4000c5d4:	e051      	b.n	4000c67a <ddr3DqsCentralizationRx+0x156>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:176
4000c5d6:	6878      	ldr	r0, [r7, #4]
4000c5d8:	6979      	ldr	r1, [r7, #20]
4000c5da:	693a      	ldr	r2, [r7, #16]
4000c5dc:	f04f 0300 	mov.w	r3, #0
4000c5e0:	f000 fbb0 	bl	4000cd44 <ddr3CenterCalc>
4000c5e4:	4603      	mov	r3, r0
4000c5e6:	2b00      	cmp	r3, #0
4000c5e8:	d002      	beq.n	4000c5f0 <ddr3DqsCentralizationRx+0xcc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:177
4000c5ea:	f04f 0301 	mov.w	r3, #1
4000c5ee:	e044      	b.n	4000c67a <ddr3DqsCentralizationRx+0x156>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:157
4000c5f0:	693b      	ldr	r3, [r7, #16]
4000c5f2:	f103 0301 	add.w	r3, r3, #1
4000c5f6:	613b      	str	r3, [r7, #16]
4000c5f8:	687b      	ldr	r3, [r7, #4]
4000c5fa:	699b      	ldr	r3, [r3, #24]
4000c5fc:	f103 0201 	add.w	r2, r3, #1
4000c600:	693b      	ldr	r3, [r7, #16]
4000c602:	429a      	cmp	r2, r3
4000c604:	d8c0      	bhi.n	4000c588 <ddr3DqsCentralizationRx+0x64>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:152
4000c606:	697b      	ldr	r3, [r7, #20]
4000c608:	f103 0301 	add.w	r3, r3, #1
4000c60c:	617b      	str	r3, [r7, #20]
4000c60e:	697b      	ldr	r3, [r7, #20]
4000c610:	2b03      	cmp	r3, #3
4000c612:	d9ab      	bls.n	4000c56c <ddr3DqsCentralizationRx+0x48>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:183
4000c614:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c618:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c61c:	f7ff ff74 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c620:	4603      	mov	r3, r0
4000c622:	f023 0302 	bic.w	r3, r3, #2
4000c626:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:184
4000c628:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c62c:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c630:	68fa      	ldr	r2, [r7, #12]
4000c632:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:188
4000c634:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c638:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c63c:	f7ff ff64 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c640:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:189
4000c642:	68fb      	ldr	r3, [r7, #12]
4000c644:	f023 0301 	bic.w	r3, r3, #1
4000c648:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:190
4000c64a:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c64e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c652:	68fa      	ldr	r2, [r7, #12]
4000c654:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:192
4000c656:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000c65a:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c65e:	f7ff ff53 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c662:	4603      	mov	r3, r0
4000c664:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000c668:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:193
4000c66a:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000c66e:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c672:	68fa      	ldr	r2, [r7, #12]
4000c674:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:195
4000c676:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:196
4000c67a:	4618      	mov	r0, r3
4000c67c:	f107 0718 	add.w	r7, r7, #24
4000c680:	46bd      	mov	sp, r7
4000c682:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c686:	4770      	bx	lr

4000c688 <ddr3DqsCentralizationTx>:
ddr3DqsCentralizationTx():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:208
4000c688:	b580      	push	{r7, lr}
4000c68a:	b086      	sub	sp, #24
4000c68c:	af00      	add	r7, sp, #0
4000c68e:	6078      	str	r0, [r7, #4]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:214
4000c690:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c694:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c698:	f7ff ff36 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c69c:	4603      	mov	r3, r0
4000c69e:	f043 0301 	orr.w	r3, r3, #1
4000c6a2:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:216
4000c6a4:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c6a8:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c6ac:	68fa      	ldr	r2, [r7, #12]
4000c6ae:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:219
4000c6b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
4000c6b4:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:220
4000c6b6:	f241 53b0 	movw	r3, #5552	; 0x15b0
4000c6ba:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c6be:	68fa      	ldr	r2, [r7, #12]
4000c6c0:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:223
4000c6c2:	f04f 0300 	mov.w	r3, #0
4000c6c6:	617b      	str	r3, [r7, #20]
4000c6c8:	e050      	b.n	4000c76c <ddr3DqsCentralizationTx+0xe4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:224
4000c6ca:	687b      	ldr	r3, [r7, #4]
4000c6cc:	685a      	ldr	r2, [r3, #4]
4000c6ce:	697b      	ldr	r3, [r7, #20]
4000c6d0:	f04f 0101 	mov.w	r1, #1
4000c6d4:	fa01 f303 	lsl.w	r3, r1, r3
4000c6d8:	4013      	ands	r3, r2
4000c6da:	2b00      	cmp	r3, #0
4000c6dc:	d042      	beq.n	4000c764 <ddr3DqsCentralizationTx+0xdc>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:227
4000c6de:	f04f 0300 	mov.w	r3, #0
4000c6e2:	613b      	str	r3, [r7, #16]
4000c6e4:	e037      	b.n	4000c756 <ddr3DqsCentralizationTx+0xce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:230
4000c6e6:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c6ea:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c6ee:	f7ff ff0b 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c6f2:	4603      	mov	r3, r0
4000c6f4:	f023 0302 	bic.w	r3, r3, #2
4000c6f8:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:231
4000c6fa:	687b      	ldr	r3, [r7, #4]
4000c6fc:	699b      	ldr	r3, [r3, #24]
4000c6fe:	693a      	ldr	r2, [r7, #16]
4000c700:	fb02 f303 	mul.w	r3, r2, r3
4000c704:	ea4f 0343 	mov.w	r3, r3, lsl #1
4000c708:	68fa      	ldr	r2, [r7, #12]
4000c70a:	4313      	orrs	r3, r2
4000c70c:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:232
4000c70e:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c712:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c716:	68fa      	ldr	r2, [r7, #12]
4000c718:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:241
4000c71a:	6878      	ldr	r0, [r7, #4]
4000c71c:	6979      	ldr	r1, [r7, #20]
4000c71e:	693a      	ldr	r2, [r7, #16]
4000c720:	f04f 0301 	mov.w	r3, #1
4000c724:	f000 f860 	bl	4000c7e8 <ddr3FindAdllLimits>
4000c728:	4603      	mov	r3, r0
4000c72a:	2b00      	cmp	r3, #0
4000c72c:	d002      	beq.n	4000c734 <ddr3DqsCentralizationTx+0xac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:242
4000c72e:	f04f 0301 	mov.w	r3, #1
4000c732:	e051      	b.n	4000c7d8 <ddr3DqsCentralizationTx+0x150>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:246
4000c734:	6878      	ldr	r0, [r7, #4]
4000c736:	6979      	ldr	r1, [r7, #20]
4000c738:	693a      	ldr	r2, [r7, #16]
4000c73a:	f04f 0301 	mov.w	r3, #1
4000c73e:	f000 fb01 	bl	4000cd44 <ddr3CenterCalc>
4000c742:	4603      	mov	r3, r0
4000c744:	2b00      	cmp	r3, #0
4000c746:	d002      	beq.n	4000c74e <ddr3DqsCentralizationTx+0xc6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:247
4000c748:	f04f 0301 	mov.w	r3, #1
4000c74c:	e044      	b.n	4000c7d8 <ddr3DqsCentralizationTx+0x150>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:227
4000c74e:	693b      	ldr	r3, [r7, #16]
4000c750:	f103 0301 	add.w	r3, r3, #1
4000c754:	613b      	str	r3, [r7, #16]
4000c756:	687b      	ldr	r3, [r7, #4]
4000c758:	699b      	ldr	r3, [r3, #24]
4000c75a:	f103 0201 	add.w	r2, r3, #1
4000c75e:	693b      	ldr	r3, [r7, #16]
4000c760:	429a      	cmp	r2, r3
4000c762:	d8c0      	bhi.n	4000c6e6 <ddr3DqsCentralizationTx+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:223
4000c764:	697b      	ldr	r3, [r7, #20]
4000c766:	f103 0301 	add.w	r3, r3, #1
4000c76a:	617b      	str	r3, [r7, #20]
4000c76c:	697b      	ldr	r3, [r7, #20]
4000c76e:	2b03      	cmp	r3, #3
4000c770:	d9ab      	bls.n	4000c6ca <ddr3DqsCentralizationTx+0x42>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:253
4000c772:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c776:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c77a:	f7ff fec5 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c77e:	4603      	mov	r3, r0
4000c780:	f023 0302 	bic.w	r3, r3, #2
4000c784:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:254
4000c786:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c78a:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c78e:	68fa      	ldr	r2, [r7, #12]
4000c790:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:258
4000c792:	f241 50b8 	movw	r0, #5560	; 0x15b8
4000c796:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c79a:	f7ff feb5 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c79e:	60f8      	str	r0, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:259
4000c7a0:	68fb      	ldr	r3, [r7, #12]
4000c7a2:	f023 0301 	bic.w	r3, r3, #1
4000c7a6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:260
4000c7a8:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000c7ac:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c7b0:	68fa      	ldr	r2, [r7, #12]
4000c7b2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:262
4000c7b4:	f241 50b4 	movw	r0, #5556	; 0x15b4
4000c7b8:	f2cd 0000 	movt	r0, #53248	; 0xd000
4000c7bc:	f7ff fea4 	bl	4000c508 <MV_MEMIO_LE32_READ>
4000c7c0:	4603      	mov	r3, r0
4000c7c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
4000c7c6:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:263
4000c7c8:	f241 53b4 	movw	r3, #5556	; 0x15b4
4000c7cc:	f2cd 0300 	movt	r3, #53248	; 0xd000
4000c7d0:	68fa      	ldr	r2, [r7, #12]
4000c7d2:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:265
4000c7d4:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:266
4000c7d8:	4618      	mov	r0, r3
4000c7da:	f107 0718 	add.w	r7, r7, #24
4000c7de:	46bd      	mov	sp, r7
4000c7e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000c7e4:	4770      	bx	lr
4000c7e6:	bf00      	nop

4000c7e8 <ddr3FindAdllLimits>:
ddr3FindAdllLimits():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:280
4000c7e8:	b590      	push	{r4, r7, lr}
4000c7ea:	b0a3      	sub	sp, #140	; 0x8c
4000c7ec:	af06      	add	r7, sp, #24
4000c7ee:	60f8      	str	r0, [r7, #12]
4000c7f0:	60b9      	str	r1, [r7, #8]
4000c7f2:	607a      	str	r2, [r7, #4]
4000c7f4:	603b      	str	r3, [r7, #0]
4000c7f6:	f8df 44bc 	ldr.w	r4, [pc, #1212]	; 4000ccb4 <ddr3FindAdllLimits+0x4cc>
4000c7fa:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:285
4000c7fc:	f04f 0300 	mov.w	r3, #0
4000c800:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:301
4000c802:	683b      	ldr	r3, [r7, #0]
4000c804:	2b01      	cmp	r3, #1
4000c806:	d102      	bne.n	4000c80e <ddr3FindAdllLimits+0x26>
4000c808:	f04f 0301 	mov.w	r3, #1
4000c80c:	e001      	b.n	4000c812 <ddr3FindAdllLimits+0x2a>
4000c80e:	f04f 0303 	mov.w	r3, #3
4000c812:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:302
4000c814:	683b      	ldr	r3, [r7, #0]
4000c816:	2b01      	cmp	r3, #1
4000c818:	d102      	bne.n	4000c820 <ddr3FindAdllLimits+0x38>
4000c81a:	f04f 0300 	mov.w	r3, #0
4000c81e:	e001      	b.n	4000c824 <ddr3FindAdllLimits+0x3c>
4000c820:	f04f 031f 	mov.w	r3, #31
4000c824:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:303
4000c826:	683b      	ldr	r3, [r7, #0]
4000c828:	2b01      	cmp	r3, #1
4000c82a:	d102      	bne.n	4000c832 <ddr3FindAdllLimits+0x4a>
4000c82c:	f04f 031f 	mov.w	r3, #31
4000c830:	e001      	b.n	4000c836 <ddr3FindAdllLimits+0x4e>
4000c832:	f04f 0300 	mov.w	r3, #0
4000c836:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:305
4000c838:	687b      	ldr	r3, [r7, #4]
4000c83a:	2b00      	cmp	r3, #0
4000c83c:	d003      	beq.n	4000c846 <ddr3FindAdllLimits+0x5e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:306
4000c83e:	f04f 0301 	mov.w	r3, #1
4000c842:	637b      	str	r3, [r7, #52]	; 0x34
4000c844:	e012      	b.n	4000c86c <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:307
4000c846:	68fb      	ldr	r3, [r7, #12]
4000c848:	689b      	ldr	r3, [r3, #8]
4000c84a:	2b08      	cmp	r3, #8
4000c84c:	d103      	bne.n	4000c856 <ddr3FindAdllLimits+0x6e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:308
4000c84e:	f04f 03ff 	mov.w	r3, #255	; 0xff
4000c852:	637b      	str	r3, [r7, #52]	; 0x34
4000c854:	e00a      	b.n	4000c86c <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:309
4000c856:	68fb      	ldr	r3, [r7, #12]
4000c858:	689b      	ldr	r3, [r3, #8]
4000c85a:	2b04      	cmp	r3, #4
4000c85c:	d103      	bne.n	4000c866 <ddr3FindAdllLimits+0x7e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:310
4000c85e:	f04f 030f 	mov.w	r3, #15
4000c862:	637b      	str	r3, [r7, #52]	; 0x34
4000c864:	e002      	b.n	4000c86c <ddr3FindAdllLimits+0x84>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:312
4000c866:	f04f 0303 	mov.w	r3, #3
4000c86a:	637b      	str	r3, [r7, #52]	; 0x34
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:314
4000c86c:	687b      	ldr	r3, [r7, #4]
4000c86e:	f1c3 0301 	rsb	r3, r3, #1
4000c872:	68fa      	ldr	r2, [r7, #12]
4000c874:	6892      	ldr	r2, [r2, #8]
4000c876:	fb02 f203 	mul.w	r2, r2, r3
4000c87a:	687b      	ldr	r3, [r7, #4]
4000c87c:	18d3      	adds	r3, r2, r3
4000c87e:	633b      	str	r3, [r7, #48]	; 0x30
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:315
4000c880:	68fb      	ldr	r3, [r7, #12]
4000c882:	689b      	ldr	r3, [r3, #8]
4000c884:	62fb      	str	r3, [r7, #44]	; 0x2c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:320
4000c886:	f04f 0300 	mov.w	r3, #0
4000c88a:	66bb      	str	r3, [r7, #104]	; 0x68
4000c88c:	e013      	b.n	4000c8b6 <ddr3FindAdllLimits+0xce>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:321
4000c88e:	f8df 3428 	ldr.w	r3, [pc, #1064]	; 4000ccb8 <ddr3FindAdllLimits+0x4d0>
4000c892:	447b      	add	r3, pc
4000c894:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000c896:	f04f 0100 	mov.w	r1, #0
4000c89a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:322
4000c89e:	f8df 341c 	ldr.w	r3, [pc, #1052]	; 4000ccbc <ddr3FindAdllLimits+0x4d4>
4000c8a2:	447b      	add	r3, pc
4000c8a4:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000c8a6:	f04f 011f 	mov.w	r1, #31
4000c8aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:320
4000c8ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c8b0:	f103 0301 	add.w	r3, r3, #1
4000c8b4:	66bb      	str	r3, [r7, #104]	; 0x68
4000c8b6:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000c8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000c8ba:	429a      	cmp	r2, r3
4000c8bc:	d3e7      	bcc.n	4000c88e <ddr3FindAdllLimits+0xa6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:326
4000c8be:	f04f 0300 	mov.w	r3, #0
4000c8c2:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:327
4000c8c4:	f04f 0300 	mov.w	r3, #0
4000c8c8:	647b      	str	r3, [r7, #68]	; 0x44
4000c8ca:	e011      	b.n	4000c8f0 <ddr3FindAdllLimits+0x108>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:328
4000c8cc:	68fb      	ldr	r3, [r7, #12]
4000c8ce:	685a      	ldr	r2, [r3, #4]
4000c8d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000c8d2:	f04f 0101 	mov.w	r1, #1
4000c8d6:	fa01 f303 	lsl.w	r3, r1, r3
4000c8da:	4013      	ands	r3, r2
4000c8dc:	2b00      	cmp	r3, #0
4000c8de:	d003      	beq.n	4000c8e8 <ddr3FindAdllLimits+0x100>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:329
4000c8e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000c8e2:	f103 0301 	add.w	r3, r3, #1
4000c8e6:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:327
4000c8e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
4000c8ea:	f103 0301 	add.w	r3, r3, #1
4000c8ee:	647b      	str	r3, [r7, #68]	; 0x44
4000c8f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
4000c8f2:	68bb      	ldr	r3, [r7, #8]
4000c8f4:	429a      	cmp	r2, r3
4000c8f6:	d3e9      	bcc.n	4000c8cc <ddr3FindAdllLimits+0xe4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:331
4000c8f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000c8fa:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000c8fe:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:332
4000c900:	683b      	ldr	r3, [r7, #0]
4000c902:	2b01      	cmp	r3, #1
4000c904:	d102      	bne.n	4000c90c <ddr3FindAdllLimits+0x124>
4000c906:	f44f 6300 	mov.w	r3, #2048	; 0x800
4000c90a:	e001      	b.n	4000c910 <ddr3FindAdllLimits+0x128>
4000c90c:	f44f 6380 	mov.w	r3, #1024	; 0x400
4000c910:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000c912:	18d3      	adds	r3, r2, r3
4000c914:	62bb      	str	r3, [r7, #40]	; 0x28
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:335
4000c916:	f04f 0300 	mov.w	r3, #0
4000c91a:	66bb      	str	r3, [r7, #104]	; 0x68
4000c91c:	e00b      	b.n	4000c936 <ddr3FindAdllLimits+0x14e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:336
4000c91e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c920:	f04f 0201 	mov.w	r2, #1
4000c924:	fa02 f303 	lsl.w	r3, r2, r3
4000c928:	6e7a      	ldr	r2, [r7, #100]	; 0x64
4000c92a:	4313      	orrs	r3, r2
4000c92c:	667b      	str	r3, [r7, #100]	; 0x64
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:335
4000c92e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c930:	f103 0301 	add.w	r3, r3, #1
4000c934:	66bb      	str	r3, [r7, #104]	; 0x68
4000c936:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000c938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000c93a:	429a      	cmp	r2, r3
4000c93c:	d3ef      	bcc.n	4000c91e <ddr3FindAdllLimits+0x136>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:339
4000c93e:	f04f 0300 	mov.w	r3, #0
4000c942:	66fb      	str	r3, [r7, #108]	; 0x6c
4000c944:	e1a9      	b.n	4000cc9a <ddr3FindAdllLimits+0x4b2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:348
4000c946:	f04f 0300 	mov.w	r3, #0
4000c94a:	66bb      	str	r3, [r7, #104]	; 0x68
4000c94c:	e00a      	b.n	4000c964 <ddr3FindAdllLimits+0x17c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:349
4000c94e:	f107 0210 	add.w	r2, r7, #16
4000c952:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c954:	18d3      	adds	r3, r2, r3
4000c956:	f04f 0200 	mov.w	r2, #0
4000c95a:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:348
4000c95c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c95e:	f103 0301 	add.w	r3, r3, #1
4000c962:	66bb      	str	r3, [r7, #104]	; 0x68
4000c964:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000c966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000c968:	429a      	cmp	r2, r3
4000c96a:	d3f0      	bcc.n	4000c94e <ddr3FindAdllLimits+0x166>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:353
4000c96c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
4000c96e:	663b      	str	r3, [r7, #96]	; 0x60
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:356
4000c970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000c972:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:358
4000c974:	f04f 0300 	mov.w	r3, #0
4000c978:	64fb      	str	r3, [r7, #76]	; 0x4c
4000c97a:	e15b      	b.n	4000cc34 <ddr3FindAdllLimits+0x44c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:361
4000c97c:	f04f 0300 	mov.w	r3, #0
4000c980:	66bb      	str	r3, [r7, #104]	; 0x68
4000c982:	e040      	b.n	4000ca06 <ddr3FindAdllLimits+0x21e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:362
4000c984:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c986:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4000c988:	fa22 f303 	lsr.w	r3, r2, r3
4000c98c:	f003 0301 	and.w	r3, r3, #1
4000c990:	b2db      	uxtb	r3, r3
4000c992:	2b00      	cmp	r3, #0
4000c994:	d033      	beq.n	4000c9fe <ddr3FindAdllLimits+0x216>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:363
4000c996:	683b      	ldr	r3, [r7, #0]
4000c998:	2b01      	cmp	r3, #1
4000c99a:	d120      	bne.n	4000c9de <ddr3FindAdllLimits+0x1f6>
4000c99c:	687b      	ldr	r3, [r7, #4]
4000c99e:	f1c3 0301 	rsb	r3, r3, #1
4000c9a2:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000c9a4:	fb02 f203 	mul.w	r2, r2, r3
4000c9a8:	687b      	ldr	r3, [r7, #4]
4000c9aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000c9ae:	18d3      	adds	r3, r2, r3
4000c9b0:	68f8      	ldr	r0, [r7, #12]
4000c9b2:	68b9      	ldr	r1, [r7, #8]
4000c9b4:	461a      	mov	r2, r3
4000c9b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000c9ba:	1ad2      	subs	r2, r2, r3
4000c9bc:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000c9c0:	461a      	mov	r2, r3
4000c9c2:	460b      	mov	r3, r1
4000c9c4:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000c9c8:	1a5b      	subs	r3, r3, r1
4000c9ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c9ce:	18d3      	adds	r3, r2, r3
4000c9d0:	18c3      	adds	r3, r0, r3
4000c9d2:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000c9d6:	681a      	ldr	r2, [r3, #0]
4000c9d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000c9da:	18d3      	adds	r3, r2, r3
4000c9dc:	e000      	b.n	4000c9e0 <ddr3FindAdllLimits+0x1f8>
4000c9de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000c9e0:	627b      	str	r3, [r7, #36]	; 0x24
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:364
4000c9e2:	687b      	ldr	r3, [r7, #4]
4000c9e4:	ea4f 02c3 	mov.w	r2, r3, lsl #3
4000c9e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000c9ea:	18d3      	adds	r3, r2, r3
4000c9ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
4000c9ee:	9200      	str	r2, [sp, #0]
4000c9f0:	6c38      	ldr	r0, [r7, #64]	; 0x40
4000c9f2:	68b9      	ldr	r1, [r7, #8]
4000c9f4:	461a      	mov	r2, r3
4000c9f6:	f04f 0300 	mov.w	r3, #0
4000c9fa:	f7fb fbdf 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:361
4000c9fe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000ca00:	f103 0301 	add.w	r3, r3, #1
4000ca04:	66bb      	str	r3, [r7, #104]	; 0x68
4000ca06:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000ca08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000ca0a:	429a      	cmp	r2, r3
4000ca0c:	d3ba      	bcc.n	4000c984 <ddr3FindAdllLimits+0x19c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:368
4000ca0e:	f04f 0300 	mov.w	r3, #0
4000ca12:	623b      	str	r3, [r7, #32]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:372
4000ca14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
4000ca16:	ea4f 2243 	mov.w	r2, r3, lsl #9
4000ca1a:	4ba9      	ldr	r3, [pc, #676]	; (4000ccc0 <ddr3FindAdllLimits+0x4d8>)
4000ca1c:	58e3      	ldr	r3, [r4, r3]
4000ca1e:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:373
4000ca20:	6efa      	ldr	r2, [r7, #108]	; 0x6c
4000ca22:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:372
4000ca26:	6aba      	ldr	r2, [r7, #40]	; 0x28
4000ca28:	1889      	adds	r1, r1, r2
4000ca2a:	f107 0220 	add.w	r2, r7, #32
4000ca2e:	f04f 0080 	mov.w	r0, #128	; 0x80
4000ca32:	9000      	str	r0, [sp, #0]
4000ca34:	9101      	str	r1, [sp, #4]
4000ca36:	6839      	ldr	r1, [r7, #0]
4000ca38:	9102      	str	r1, [sp, #8]
4000ca3a:	f04f 0100 	mov.w	r1, #0
4000ca3e:	9103      	str	r1, [sp, #12]
4000ca40:	f04f 0100 	mov.w	r1, #0
4000ca44:	9104      	str	r1, [sp, #16]
4000ca46:	f04f 0100 	mov.w	r1, #0
4000ca4a:	9105      	str	r1, [sp, #20]
4000ca4c:	68f8      	ldr	r0, [r7, #12]
4000ca4e:	6e39      	ldr	r1, [r7, #96]	; 0x60
4000ca50:	f7fc fd32 	bl	400094b8 <ddr3SdramCompare>
4000ca54:	4603      	mov	r3, r0
4000ca56:	2b00      	cmp	r3, #0
4000ca58:	d002      	beq.n	4000ca60 <ddr3FindAdllLimits+0x278>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:375
4000ca5a:	f04f 0301 	mov.w	r3, #1
4000ca5e:	e122      	b.n	4000cca6 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:377
4000ca60:	f04f 0300 	mov.w	r3, #0
4000ca64:	66bb      	str	r3, [r7, #104]	; 0x68
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:382
4000ca66:	f04f 0300 	mov.w	r3, #0
4000ca6a:	66bb      	str	r3, [r7, #104]	; 0x68
4000ca6c:	e0ca      	b.n	4000cc04 <ddr3FindAdllLimits+0x41c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:383
4000ca6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000ca70:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4000ca72:	fa22 f303 	lsr.w	r3, r2, r3
4000ca76:	f003 0301 	and.w	r3, r3, #1
4000ca7a:	2b00      	cmp	r3, #0
4000ca7c:	f000 80bd 	beq.w	4000cbfa <ddr3FindAdllLimits+0x412>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:389
4000ca80:	6a3a      	ldr	r2, [r7, #32]
4000ca82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000ca84:	fa22 f303 	lsr.w	r3, r2, r3
4000ca88:	f003 0301 	and.w	r3, r3, #1
4000ca8c:	b2db      	uxtb	r3, r3
4000ca8e:	2b00      	cmp	r3, #0
4000ca90:	f000 8082 	beq.w	4000cb98 <ddr3FindAdllLimits+0x3b0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:391
4000ca94:	f107 0210 	add.w	r2, r7, #16
4000ca98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000ca9a:	18d3      	adds	r3, r2, r3
4000ca9c:	781b      	ldrb	r3, [r3, #0]
4000ca9e:	2b01      	cmp	r3, #1
4000caa0:	f040 80ac 	bne.w	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:403
4000caa4:	f04f 0301 	mov.w	r3, #1
4000caa8:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:404
4000caaa:	f04f 0300 	mov.w	r3, #0
4000caae:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:407
4000cab0:	683b      	ldr	r3, [r7, #0]
4000cab2:	2b00      	cmp	r3, #0
4000cab4:	d118      	bne.n	4000cae8 <ddr3FindAdllLimits+0x300>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:409
4000cab6:	4b83      	ldr	r3, [pc, #524]	; (4000ccc4 <ddr3FindAdllLimits+0x4dc>)
4000cab8:	447b      	add	r3, pc
4000caba:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cabc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cac0:	461a      	mov	r2, r3
4000cac2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cac4:	f103 33ff 	add.w	r3, r3, #4294967295
4000cac8:	429a      	cmp	r2, r3
4000caca:	d925      	bls.n	4000cb18 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:410
4000cacc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cace:	f103 33ff 	add.w	r3, r3, #4294967295
4000cad2:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:411
4000cad4:	4b7c      	ldr	r3, [pc, #496]	; (4000ccc8 <ddr3FindAdllLimits+0x4e0>)
4000cad6:	447b      	add	r3, pc
4000cad8:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cada:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cade:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:412
4000cae0:	f04f 0301 	mov.w	r3, #1
4000cae4:	653b      	str	r3, [r7, #80]	; 0x50
4000cae6:	e017      	b.n	4000cb18 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:417
4000cae8:	4b78      	ldr	r3, [pc, #480]	; (4000cccc <ddr3FindAdllLimits+0x4e4>)
4000caea:	447b      	add	r3, pc
4000caec:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000caee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000caf2:	461a      	mov	r2, r3
4000caf4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000caf6:	f103 0301 	add.w	r3, r3, #1
4000cafa:	429a      	cmp	r2, r3
4000cafc:	d20c      	bcs.n	4000cb18 <ddr3FindAdllLimits+0x330>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:418
4000cafe:	4b74      	ldr	r3, [pc, #464]	; (4000ccd0 <ddr3FindAdllLimits+0x4e8>)
4000cb00:	447b      	add	r3, pc
4000cb02:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cb04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cb08:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:419
4000cb0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cb0c:	f103 0301 	add.w	r3, r3, #1
4000cb10:	657b      	str	r3, [r7, #84]	; 0x54
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:420
4000cb12:	f04f 0301 	mov.w	r3, #1
4000cb16:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:425
4000cb18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000cb1a:	2b01      	cmp	r3, #1
4000cb1c:	d11f      	bne.n	4000cb5e <ddr3FindAdllLimits+0x376>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:427
4000cb1e:	6dba      	ldr	r2, [r7, #88]	; 0x58
4000cb20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cb22:	f107 011c 	add.w	r1, r7, #28
4000cb26:	9100      	str	r1, [sp, #0]
4000cb28:	6eb8      	ldr	r0, [r7, #104]	; 0x68
4000cb2a:	4611      	mov	r1, r2
4000cb2c:	461a      	mov	r2, r3
4000cb2e:	683b      	ldr	r3, [r7, #0]
4000cb30:	f000 f8de 	bl	4000ccf0 <ddr3CheckWindowLimits>
4000cb34:	4603      	mov	r3, r0
4000cb36:	2b00      	cmp	r3, #0
4000cb38:	d002      	beq.n	4000cb40 <ddr3FindAdllLimits+0x358>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:428
4000cb3a:	f04f 0301 	mov.w	r3, #1
4000cb3e:	e0b2      	b.n	4000cca6 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:430
4000cb40:	69fb      	ldr	r3, [r7, #28]
4000cb42:	2b01      	cmp	r3, #1
4000cb44:	d10b      	bne.n	4000cb5e <ddr3FindAdllLimits+0x376>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:432
4000cb46:	6d79      	ldr	r1, [r7, #84]	; 0x54
4000cb48:	4b62      	ldr	r3, [pc, #392]	; (4000ccd4 <ddr3FindAdllLimits+0x4ec>)
4000cb4a:	447b      	add	r3, pc
4000cb4c:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cb4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:433
4000cb52:	6db9      	ldr	r1, [r7, #88]	; 0x58
4000cb54:	4b60      	ldr	r3, [pc, #384]	; (4000ccd8 <ddr3FindAdllLimits+0x4f0>)
4000cb56:	447b      	add	r3, pc
4000cb58:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cb5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:437
4000cb5e:	69fb      	ldr	r3, [r7, #28]
4000cb60:	2b01      	cmp	r3, #1
4000cb62:	d111      	bne.n	4000cb88 <ddr3FindAdllLimits+0x3a0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:439
4000cb64:	f107 0210 	add.w	r2, r7, #16
4000cb68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cb6a:	18d3      	adds	r3, r2, r3
4000cb6c:	f04f 0202 	mov.w	r2, #2
4000cb70:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:440
4000cb72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cb74:	f04f 0201 	mov.w	r2, #1
4000cb78:	fa02 f303 	lsl.w	r3, r2, r3
4000cb7c:	ea6f 0303 	mvn.w	r3, r3
4000cb80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4000cb82:	4013      	ands	r3, r2
4000cb84:	663b      	str	r3, [r7, #96]	; 0x60
4000cb86:	e039      	b.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:443
4000cb88:	f107 0210 	add.w	r2, r7, #16
4000cb8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cb8e:	18d3      	adds	r3, r2, r3
4000cb90:	f04f 0200 	mov.w	r2, #0
4000cb94:	701a      	strb	r2, [r3, #0]
4000cb96:	e031      	b.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:448
4000cb98:	f107 0210 	add.w	r2, r7, #16
4000cb9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cb9e:	18d3      	adds	r3, r2, r3
4000cba0:	781b      	ldrb	r3, [r3, #0]
4000cba2:	2b00      	cmp	r3, #0
4000cba4:	d12a      	bne.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:461
4000cba6:	f107 0210 	add.w	r2, r7, #16
4000cbaa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cbac:	18d3      	adds	r3, r2, r3
4000cbae:	f04f 0201 	mov.w	r2, #1
4000cbb2:	701a      	strb	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:464
4000cbb4:	683b      	ldr	r3, [r7, #0]
4000cbb6:	2b00      	cmp	r3, #0
4000cbb8:	d10f      	bne.n	4000cbda <ddr3FindAdllLimits+0x3f2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:466
4000cbba:	4b48      	ldr	r3, [pc, #288]	; (4000ccdc <ddr3FindAdllLimits+0x4f4>)
4000cbbc:	447b      	add	r3, pc
4000cbbe:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cbc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cbc4:	461a      	mov	r2, r3
4000cbc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cbc8:	429a      	cmp	r2, r3
4000cbca:	d817      	bhi.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:467
4000cbcc:	6df9      	ldr	r1, [r7, #92]	; 0x5c
4000cbce:	4b44      	ldr	r3, [pc, #272]	; (4000cce0 <ddr3FindAdllLimits+0x4f8>)
4000cbd0:	447b      	add	r3, pc
4000cbd2:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cbd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
4000cbd8:	e010      	b.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:470
4000cbda:	4b42      	ldr	r3, [pc, #264]	; (4000cce4 <ddr3FindAdllLimits+0x4fc>)
4000cbdc:	447b      	add	r3, pc
4000cbde:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cbe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cbe4:	461a      	mov	r2, r3
4000cbe6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cbe8:	429a      	cmp	r2, r3
4000cbea:	d307      	bcc.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:471
4000cbec:	6df9      	ldr	r1, [r7, #92]	; 0x5c
4000cbee:	4b3e      	ldr	r3, [pc, #248]	; (4000cce8 <ddr3FindAdllLimits+0x500>)
4000cbf0:	447b      	add	r3, pc
4000cbf2:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cbf4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
4000cbf8:	e000      	b.n	4000cbfc <ddr3FindAdllLimits+0x414>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:385
4000cbfa:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:382
4000cbfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cbfe:	f103 0301 	add.w	r3, r3, #1
4000cc02:	66bb      	str	r3, [r7, #104]	; 0x68
4000cc04:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cc06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000cc08:	429a      	cmp	r2, r3
4000cc0a:	f4ff af30 	bcc.w	4000ca6e <ddr3FindAdllLimits+0x286>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:477
4000cc0e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000cc10:	2b00      	cmp	r3, #0
4000cc12:	d014      	beq.n	4000cc3e <ddr3FindAdllLimits+0x456>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:484
4000cc14:	683b      	ldr	r3, [r7, #0]
4000cc16:	2b00      	cmp	r3, #0
4000cc18:	d104      	bne.n	4000cc24 <ddr3FindAdllLimits+0x43c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:485
4000cc1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cc1c:	f103 0301 	add.w	r3, r3, #1
4000cc20:	65fb      	str	r3, [r7, #92]	; 0x5c
4000cc22:	e003      	b.n	4000cc2c <ddr3FindAdllLimits+0x444>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:487
4000cc24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cc26:	f103 33ff 	add.w	r3, r3, #4294967295
4000cc2a:	65fb      	str	r3, [r7, #92]	; 0x5c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:358
4000cc2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000cc2e:	f103 0301 	add.w	r3, r3, #1
4000cc32:	64fb      	str	r3, [r7, #76]	; 0x4c
4000cc34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000cc36:	2b1e      	cmp	r3, #30
4000cc38:	f67f aea0 	bls.w	4000c97c <ddr3FindAdllLimits+0x194>
4000cc3c:	e000      	b.n	4000cc40 <ddr3FindAdllLimits+0x458>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:480
4000cc3e:	bf00      	nop
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:490
4000cc40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
4000cc42:	2b00      	cmp	r3, #0
4000cc44:	d025      	beq.n	4000cc92 <ddr3FindAdllLimits+0x4aa>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:495
4000cc46:	f04f 0300 	mov.w	r3, #0
4000cc4a:	66bb      	str	r3, [r7, #104]	; 0x68
4000cc4c:	e01d      	b.n	4000cc8a <ddr3FindAdllLimits+0x4a2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:496
4000cc4e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cc50:	6e3a      	ldr	r2, [r7, #96]	; 0x60
4000cc52:	fa22 f303 	lsr.w	r3, r2, r3
4000cc56:	f003 0301 	and.w	r3, r3, #1
4000cc5a:	b2db      	uxtb	r3, r3
4000cc5c:	2b00      	cmp	r3, #0
4000cc5e:	d010      	beq.n	4000cc82 <ddr3FindAdllLimits+0x49a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:497
4000cc60:	f107 0210 	add.w	r2, r7, #16
4000cc64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cc66:	18d3      	adds	r3, r2, r3
4000cc68:	781b      	ldrb	r3, [r3, #0]
4000cc6a:	2b00      	cmp	r3, #0
4000cc6c:	d109      	bne.n	4000cc82 <ddr3FindAdllLimits+0x49a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:504
4000cc6e:	4b1f      	ldr	r3, [pc, #124]	; (4000ccec <ddr3FindAdllLimits+0x504>)
4000cc70:	447b      	add	r3, pc
4000cc72:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cc74:	f04f 0155 	mov.w	r1, #85	; 0x55
4000cc78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:507
4000cc7c:	f04f 0301 	mov.w	r3, #1
4000cc80:	e011      	b.n	4000cca6 <ddr3FindAdllLimits+0x4be>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:495
4000cc82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
4000cc84:	f103 0301 	add.w	r3, r3, #1
4000cc88:	66bb      	str	r3, [r7, #104]	; 0x68
4000cc8a:	6eba      	ldr	r2, [r7, #104]	; 0x68
4000cc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
4000cc8e:	429a      	cmp	r2, r3
4000cc90:	d3dd      	bcc.n	4000cc4e <ddr3FindAdllLimits+0x466>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:339
4000cc92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
4000cc94:	f103 0301 	add.w	r3, r3, #1
4000cc98:	66fb      	str	r3, [r7, #108]	; 0x6c
4000cc9a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
4000cc9c:	2b07      	cmp	r3, #7
4000cc9e:	f67f ae52 	bls.w	4000c946 <ddr3FindAdllLimits+0x15e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:524
4000cca2:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:525
4000cca6:	4618      	mov	r0, r3
4000cca8:	f107 0774 	add.w	r7, r7, #116	; 0x74
4000ccac:	46bd      	mov	sp, r7
4000ccae:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000ccb2:	4770      	bx	lr
4000ccb4:	00004b7a 	andeq	r4, r0, sl, ror fp
4000ccb8:	000049aa 	andeq	r4, r0, sl, lsr #19
4000ccbc:	000049be 			; <UNDEFINED> instruction: 0x000049be
4000ccc0:	00000020 	andeq	r0, r0, r0, lsr #32
4000ccc4:	000047a8 	andeq	r4, r0, r8, lsr #15
4000ccc8:	00004766 	andeq	r4, r0, r6, ror #14
4000cccc:	00004752 	andeq	r4, r0, r2, asr r7
4000ccd0:	00004760 	andeq	r4, r0, r0, ror #14
4000ccd4:	000046f2 	strdeq	r4, [r0], -r2
4000ccd8:	0000470a 	andeq	r4, r0, sl, lsl #14
4000ccdc:	00004680 	andeq	r4, r0, r0, lsl #13
4000cce0:	0000466c 	andeq	r4, r0, ip, ror #12
4000cce4:	00004684 	andeq	r4, r0, r4, lsl #13
4000cce8:	00004670 	andeq	r4, r0, r0, ror r6
4000ccec:	000045cc 	andeq	r4, r0, ip, asr #11

4000ccf0 <ddr3CheckWindowLimits>:
ddr3CheckWindowLimits():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:540
4000ccf0:	b480      	push	{r7}
4000ccf2:	b085      	sub	sp, #20
4000ccf4:	af00      	add	r7, sp, #0
4000ccf6:	60f8      	str	r0, [r7, #12]
4000ccf8:	60b9      	str	r1, [r7, #8]
4000ccfa:	607a      	str	r2, [r7, #4]
4000ccfc:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:544
4000ccfe:	68ba      	ldr	r2, [r7, #8]
4000cd00:	687b      	ldr	r3, [r7, #4]
4000cd02:	1ad3      	subs	r3, r2, r3
4000cd04:	2b03      	cmp	r3, #3
4000cd06:	dc04      	bgt.n	4000cd12 <ddr3CheckWindowLimits+0x22>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:546
4000cd08:	69bb      	ldr	r3, [r7, #24]
4000cd0a:	f04f 0200 	mov.w	r2, #0
4000cd0e:	601a      	str	r2, [r3, #0]
4000cd10:	e00f      	b.n	4000cd32 <ddr3CheckWindowLimits+0x42>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:552
4000cd12:	68ba      	ldr	r2, [r7, #8]
4000cd14:	687b      	ldr	r3, [r7, #4]
4000cd16:	1ad3      	subs	r3, r2, r3
4000cd18:	2b1f      	cmp	r3, #31
4000cd1a:	dd06      	ble.n	4000cd2a <ddr3CheckWindowLimits+0x3a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:553
4000cd1c:	69bb      	ldr	r3, [r7, #24]
4000cd1e:	f04f 0200 	mov.w	r2, #0
4000cd22:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:559
4000cd24:	f04f 0301 	mov.w	r3, #1
4000cd28:	e005      	b.n	4000cd36 <ddr3CheckWindowLimits+0x46>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:562
4000cd2a:	69bb      	ldr	r3, [r7, #24]
4000cd2c:	f04f 0201 	mov.w	r2, #1
4000cd30:	601a      	str	r2, [r3, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:569
4000cd32:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:570
4000cd36:	4618      	mov	r0, r3
4000cd38:	f107 0714 	add.w	r7, r7, #20
4000cd3c:	46bd      	mov	sp, r7
4000cd3e:	bc80      	pop	{r7}
4000cd40:	4770      	bx	lr
4000cd42:	bf00      	nop

4000cd44 <ddr3CenterCalc>:
ddr3CenterCalc():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:584
4000cd44:	b580      	push	{r7, lr}
4000cd46:	b08a      	sub	sp, #40	; 0x28
4000cd48:	af02      	add	r7, sp, #8
4000cd4a:	60f8      	str	r0, [r7, #12]
4000cd4c:	60b9      	str	r1, [r7, #8]
4000cd4e:	607a      	str	r2, [r7, #4]
4000cd50:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:586
4000cd52:	f04f 0300 	mov.w	r3, #0
4000cd56:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:587
4000cd58:	f04f 0300 	mov.w	r3, #0
4000cd5c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:591
4000cd5e:	687b      	ldr	r3, [r7, #4]
4000cd60:	f1c3 0301 	rsb	r3, r3, #1
4000cd64:	68fa      	ldr	r2, [r7, #12]
4000cd66:	6892      	ldr	r2, [r2, #8]
4000cd68:	fb02 f203 	mul.w	r2, r2, r3
4000cd6c:	687b      	ldr	r3, [r7, #4]
4000cd6e:	18d3      	adds	r3, r2, r3
4000cd70:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:593
4000cd72:	f04f 0300 	mov.w	r3, #0
4000cd76:	617b      	str	r3, [r7, #20]
4000cd78:	e03e      	b.n	4000cdf8 <ddr3CenterCalc+0xb4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:594
4000cd7a:	683b      	ldr	r3, [r7, #0]
4000cd7c:	2b00      	cmp	r3, #0
4000cd7e:	d137      	bne.n	4000cdf0 <ddr3CenterCalc+0xac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:598
4000cd80:	4b37      	ldr	r3, [pc, #220]	; (4000ce60 <ddr3CenterCalc+0x11c>)
4000cd82:	447b      	add	r3, pc
4000cd84:	697a      	ldr	r2, [r7, #20]
4000cd86:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000cd8a:	4b36      	ldr	r3, [pc, #216]	; (4000ce64 <ddr3CenterCalc+0x120>)
4000cd8c:	447b      	add	r3, pc
4000cd8e:	6979      	ldr	r1, [r7, #20]
4000cd90:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000cd94:	1ad3      	subs	r3, r2, r3
4000cd96:	2b03      	cmp	r3, #3
4000cd98:	dc0e      	bgt.n	4000cdb8 <ddr3CenterCalc+0x74>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:599
4000cd9a:	4b33      	ldr	r3, [pc, #204]	; (4000ce68 <ddr3CenterCalc+0x124>)
4000cd9c:	447b      	add	r3, pc
4000cd9e:	697a      	ldr	r2, [r7, #20]
4000cda0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:598
4000cda4:	2b00      	cmp	r3, #0
4000cda6:	d107      	bne.n	4000cdb8 <ddr3CenterCalc+0x74>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:600
4000cda8:	697b      	ldr	r3, [r7, #20]
4000cdaa:	f04f 0201 	mov.w	r2, #1
4000cdae:	fa02 f303 	lsl.w	r3, r2, r3
4000cdb2:	69fa      	ldr	r2, [r7, #28]
4000cdb4:	4313      	orrs	r3, r2
4000cdb6:	61fb      	str	r3, [r7, #28]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:604
4000cdb8:	4b2c      	ldr	r3, [pc, #176]	; (4000ce6c <ddr3CenterCalc+0x128>)
4000cdba:	447b      	add	r3, pc
4000cdbc:	697a      	ldr	r2, [r7, #20]
4000cdbe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000cdc2:	4b2b      	ldr	r3, [pc, #172]	; (4000ce70 <ddr3CenterCalc+0x12c>)
4000cdc4:	447b      	add	r3, pc
4000cdc6:	6979      	ldr	r1, [r7, #20]
4000cdc8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000cdcc:	1ad3      	subs	r3, r2, r3
4000cdce:	2b03      	cmp	r3, #3
4000cdd0:	dc0e      	bgt.n	4000cdf0 <ddr3CenterCalc+0xac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:605
4000cdd2:	4b28      	ldr	r3, [pc, #160]	; (4000ce74 <ddr3CenterCalc+0x130>)
4000cdd4:	447b      	add	r3, pc
4000cdd6:	697a      	ldr	r2, [r7, #20]
4000cdd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:604
4000cddc:	2b1f      	cmp	r3, #31
4000cdde:	d107      	bne.n	4000cdf0 <ddr3CenterCalc+0xac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:607
4000cde0:	697b      	ldr	r3, [r7, #20]
4000cde2:	f04f 0201 	mov.w	r2, #1
4000cde6:	fa02 f303 	lsl.w	r3, r2, r3
4000cdea:	69ba      	ldr	r2, [r7, #24]
4000cdec:	4313      	orrs	r3, r2
4000cdee:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:593
4000cdf0:	697b      	ldr	r3, [r7, #20]
4000cdf2:	f103 0301 	add.w	r3, r3, #1
4000cdf6:	617b      	str	r3, [r7, #20]
4000cdf8:	697a      	ldr	r2, [r7, #20]
4000cdfa:	693b      	ldr	r3, [r7, #16]
4000cdfc:	429a      	cmp	r2, r3
4000cdfe:	d3bc      	bcc.n	4000cd7a <ddr3CenterCalc+0x36>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:612
4000ce00:	69fb      	ldr	r3, [r7, #28]
4000ce02:	2b00      	cmp	r3, #0
4000ce04:	d00d      	beq.n	4000ce22 <ddr3CenterCalc+0xde>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:614
4000ce06:	69fb      	ldr	r3, [r7, #28]
4000ce08:	9300      	str	r3, [sp, #0]
4000ce0a:	68f8      	ldr	r0, [r7, #12]
4000ce0c:	68b9      	ldr	r1, [r7, #8]
4000ce0e:	687a      	ldr	r2, [r7, #4]
4000ce10:	683b      	ldr	r3, [r7, #0]
4000ce12:	f000 f831 	bl	4000ce78 <ddr3SpecialPatternISearch>
4000ce16:	4603      	mov	r3, r0
4000ce18:	2b00      	cmp	r3, #0
4000ce1a:	d002      	beq.n	4000ce22 <ddr3CenterCalc+0xde>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:615
4000ce1c:	f04f 0301 	mov.w	r3, #1
4000ce20:	e017      	b.n	4000ce52 <ddr3CenterCalc+0x10e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:619
4000ce22:	69bb      	ldr	r3, [r7, #24]
4000ce24:	2b00      	cmp	r3, #0
4000ce26:	d00d      	beq.n	4000ce44 <ddr3CenterCalc+0x100>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:621
4000ce28:	69bb      	ldr	r3, [r7, #24]
4000ce2a:	9300      	str	r3, [sp, #0]
4000ce2c:	68f8      	ldr	r0, [r7, #12]
4000ce2e:	68b9      	ldr	r1, [r7, #8]
4000ce30:	687a      	ldr	r2, [r7, #4]
4000ce32:	683b      	ldr	r3, [r7, #0]
4000ce34:	f000 f95e 	bl	4000d0f4 <ddr3SpecialPatternIISearch>
4000ce38:	4603      	mov	r3, r0
4000ce3a:	2b00      	cmp	r3, #0
4000ce3c:	d002      	beq.n	4000ce44 <ddr3CenterCalc+0x100>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:622
4000ce3e:	f04f 0301 	mov.w	r3, #1
4000ce42:	e006      	b.n	4000ce52 <ddr3CenterCalc+0x10e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:626
4000ce44:	68f8      	ldr	r0, [r7, #12]
4000ce46:	68b9      	ldr	r1, [r7, #8]
4000ce48:	687a      	ldr	r2, [r7, #4]
4000ce4a:	683b      	ldr	r3, [r7, #0]
4000ce4c:	f000 fa6a 	bl	4000d324 <ddr3SetDqsCentralizationResults>
4000ce50:	4603      	mov	r3, r0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:627
4000ce52:	4618      	mov	r0, r3
4000ce54:	f107 0720 	add.w	r7, r7, #32
4000ce58:	46bd      	mov	sp, r7
4000ce5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000ce5e:	4770      	bx	lr
4000ce60:	000044de 	ldrdeq	r4, [r0], -lr
4000ce64:	000044b0 			; <UNDEFINED> instruction: 0x000044b0
4000ce68:	000044a0 	andeq	r4, r0, r0, lsr #9
4000ce6c:	000044a6 	andeq	r4, r0, r6, lsr #9
4000ce70:	00004478 	andeq	r4, r0, r8, ror r4
4000ce74:	0000448c 	andeq	r4, r0, ip, lsl #9

4000ce78 <ddr3SpecialPatternISearch>:
ddr3SpecialPatternISearch():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:642
4000ce78:	b590      	push	{r4, r7, lr}
4000ce7a:	b09f      	sub	sp, #124	; 0x7c
4000ce7c:	af06      	add	r7, sp, #24
4000ce7e:	60f8      	str	r0, [r7, #12]
4000ce80:	60b9      	str	r1, [r7, #8]
4000ce82:	607a      	str	r2, [r7, #4]
4000ce84:	603b      	str	r3, [r7, #0]
4000ce86:	4c94      	ldr	r4, [pc, #592]	; (4000d0d8 <ddr3SpecialPatternISearch+0x260>)
4000ce88:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:657
4000ce8a:	687b      	ldr	r3, [r7, #4]
4000ce8c:	f1c3 0301 	rsb	r3, r3, #1
4000ce90:	68fa      	ldr	r2, [r7, #12]
4000ce92:	6892      	ldr	r2, [r2, #8]
4000ce94:	fb02 f203 	mul.w	r2, r2, r3
4000ce98:	687b      	ldr	r3, [r7, #4]
4000ce9a:	18d3      	adds	r3, r2, r3
4000ce9c:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:660
4000ce9e:	f04f 0300 	mov.w	r3, #0
4000cea2:	657b      	str	r3, [r7, #84]	; 0x54
4000cea4:	e00d      	b.n	4000cec2 <ddr3SpecialPatternISearch+0x4a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:661
4000cea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cea8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000ceac:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000ceb0:	18d3      	adds	r3, r2, r3
4000ceb2:	f04f 021f 	mov.w	r2, #31
4000ceb6:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:660
4000ceba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cebc:	f103 0301 	add.w	r3, r3, #1
4000cec0:	657b      	str	r3, [r7, #84]	; 0x54
4000cec2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000cec4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000cec6:	429a      	cmp	r2, r3
4000cec8:	d3ed      	bcc.n	4000cea6 <ddr3SpecialPatternISearch+0x2e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:666
4000ceca:	f04f 0300 	mov.w	r3, #0
4000cece:	65fb      	str	r3, [r7, #92]	; 0x5c
4000ced0:	e0f5      	b.n	4000d0be <ddr3SpecialPatternISearch+0x246>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:667
4000ced2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000ced4:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:668
4000ced6:	f04f 0300 	mov.w	r3, #0
4000ceda:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:670
4000cedc:	68ba      	ldr	r2, [r7, #8]
4000cede:	4613      	mov	r3, r2
4000cee0:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000cee4:	1a9a      	subs	r2, r3, r2
4000cee6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cee8:	ea4f 2343 	mov.w	r3, r3, lsl #9
4000ceec:	18d3      	adds	r3, r2, r3
4000ceee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
4000cef2:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:672
4000cef4:	f04f 0300 	mov.w	r3, #0
4000cef8:	657b      	str	r3, [r7, #84]	; 0x54
4000cefa:	e01a      	b.n	4000cf32 <ddr3SpecialPatternISearch+0xba>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:674
4000cefc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cefe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000cf00:	fa22 f303 	lsr.w	r3, r2, r3
4000cf04:	f003 0301 	and.w	r3, r3, #1
4000cf08:	b2db      	uxtb	r3, r3
4000cf0a:	2b00      	cmp	r3, #0
4000cf0c:	d00d      	beq.n	4000cf2a <ddr3SpecialPatternISearch+0xb2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:676
4000cf0e:	4b73      	ldr	r3, [pc, #460]	; (4000d0dc <ddr3SpecialPatternISearch+0x264>)
4000cf10:	447b      	add	r3, pc
4000cf12:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000cf14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cf18:	9300      	str	r3, [sp, #0]
4000cf1a:	f04f 0003 	mov.w	r0, #3
4000cf1e:	68b9      	ldr	r1, [r7, #8]
4000cf20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000cf22:	f04f 0300 	mov.w	r3, #0
4000cf26:	f7fb f949 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:672
4000cf2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cf2c:	f103 0301 	add.w	r3, r3, #1
4000cf30:	657b      	str	r3, [r7, #84]	; 0x54
4000cf32:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000cf34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000cf36:	429a      	cmp	r2, r3
4000cf38:	d3e0      	bcc.n	4000cefc <ddr3SpecialPatternISearch+0x84>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:680
4000cf3a:	f04f 0300 	mov.w	r3, #0
4000cf3e:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:683
4000cf40:	f04f 0300 	mov.w	r3, #0
4000cf44:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:686
4000cf46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000cf48:	ea4f 2243 	mov.w	r2, r3, lsl #9
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:685
4000cf4c:	4b64      	ldr	r3, [pc, #400]	; (4000d0e0 <ddr3SpecialPatternISearch+0x268>)
4000cf4e:	58e3      	ldr	r3, [r4, r3]
4000cf50:	18d3      	adds	r3, r2, r3
4000cf52:	f107 0238 	add.w	r2, r7, #56	; 0x38
4000cf56:	f04f 0180 	mov.w	r1, #128	; 0x80
4000cf5a:	9100      	str	r1, [sp, #0]
4000cf5c:	6c79      	ldr	r1, [r7, #68]	; 0x44
4000cf5e:	9101      	str	r1, [sp, #4]
4000cf60:	f04f 0100 	mov.w	r1, #0
4000cf64:	9102      	str	r1, [sp, #8]
4000cf66:	f04f 0100 	mov.w	r1, #0
4000cf6a:	9103      	str	r1, [sp, #12]
4000cf6c:	f04f 0100 	mov.w	r1, #0
4000cf70:	9104      	str	r1, [sp, #16]
4000cf72:	f04f 0101 	mov.w	r1, #1
4000cf76:	9105      	str	r1, [sp, #20]
4000cf78:	68f8      	ldr	r0, [r7, #12]
4000cf7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
4000cf7c:	f7fc fa9c 	bl	400094b8 <ddr3SdramCompare>
4000cf80:	4603      	mov	r3, r0
4000cf82:	2b00      	cmp	r3, #0
4000cf84:	d002      	beq.n	4000cf8c <ddr3SpecialPatternISearch+0x114>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:689
4000cf86:	f04f 0301 	mov.w	r3, #1
4000cf8a:	e09e      	b.n	4000d0ca <ddr3SpecialPatternISearch+0x252>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:703
4000cf8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cf8e:	ea6f 0203 	mvn.w	r2, r3
4000cf92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000cf94:	401a      	ands	r2, r3
4000cf96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000cf98:	4013      	ands	r3, r2
4000cf9a:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:704
4000cf9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000cf9e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000cfa0:	4313      	orrs	r3, r2
4000cfa2:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:705
4000cfa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000cfa6:	ea6f 0303 	mvn.w	r3, r3
4000cfaa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000cfac:	4013      	ands	r3, r2
4000cfae:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:709
4000cfb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000cfb2:	2b00      	cmp	r3, #0
4000cfb4:	d03c      	beq.n	4000d030 <ddr3SpecialPatternISearch+0x1b8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:710
4000cfb6:	f04f 0300 	mov.w	r3, #0
4000cfba:	657b      	str	r3, [r7, #84]	; 0x54
4000cfbc:	e034      	b.n	4000d028 <ddr3SpecialPatternISearch+0x1b0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:711
4000cfbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cfc0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000cfc2:	fa22 f303 	lsr.w	r3, r2, r3
4000cfc6:	f003 0301 	and.w	r3, r3, #1
4000cfca:	b2db      	uxtb	r3, r3
4000cfcc:	2b00      	cmp	r3, #0
4000cfce:	d027      	beq.n	4000d020 <ddr3SpecialPatternISearch+0x1a8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:715
4000cfd0:	4b44      	ldr	r3, [pc, #272]	; (4000d0e4 <ddr3SpecialPatternISearch+0x26c>)
4000cfd2:	447b      	add	r3, pc
4000cfd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000cfd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000cfda:	461a      	mov	r2, r3
4000cfdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000cfde:	18d3      	adds	r3, r2, r3
4000cfe0:	f1c3 031f 	rsb	r3, r3, #31
4000cfe4:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:720
4000cfe6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cfe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000cfec:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000cff0:	18d3      	adds	r3, r2, r3
4000cff2:	f853 2c4c 	ldr.w	r2, [r3, #-76]
4000cff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000cff8:	429a      	cmp	r2, r3
4000cffa:	d911      	bls.n	4000d020 <ddr3SpecialPatternISearch+0x1a8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:721
4000cffc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000cffe:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d002:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000d006:	18d3      	adds	r3, r2, r3
4000d008:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000d00a:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:722
4000d00e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000d010:	f1c3 0300 	rsb	r3, r3, #0
4000d014:	4619      	mov	r1, r3
4000d016:	4b34      	ldr	r3, [pc, #208]	; (4000d0e8 <ddr3SpecialPatternISearch+0x270>)
4000d018:	447b      	add	r3, pc
4000d01a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d01c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:710
4000d020:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d022:	f103 0301 	add.w	r3, r3, #1
4000d026:	657b      	str	r3, [r7, #84]	; 0x54
4000d028:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d02a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d02c:	429a      	cmp	r2, r3
4000d02e:	d3c6      	bcc.n	4000cfbe <ddr3SpecialPatternISearch+0x146>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:735
4000d030:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d032:	f103 0301 	add.w	r3, r3, #1
4000d036:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:736
4000d038:	f04f 0300 	mov.w	r3, #0
4000d03c:	657b      	str	r3, [r7, #84]	; 0x54
4000d03e:	e032      	b.n	4000d0a6 <ddr3SpecialPatternISearch+0x22e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:737
4000d040:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d042:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000d044:	fa22 f303 	lsr.w	r3, r2, r3
4000d048:	f003 0301 	and.w	r3, r3, #1
4000d04c:	b2db      	uxtb	r3, r3
4000d04e:	2b00      	cmp	r3, #0
4000d050:	d025      	beq.n	4000d09e <ddr3SpecialPatternISearch+0x226>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:739
4000d052:	4b26      	ldr	r3, [pc, #152]	; (4000d0ec <ddr3SpecialPatternISearch+0x274>)
4000d054:	447b      	add	r3, pc
4000d056:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
4000d05c:	461a      	mov	r2, r3
4000d05e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d060:	18d3      	adds	r3, r2, r3
4000d062:	2b1e      	cmp	r3, #30
4000d064:	d90a      	bls.n	4000d07c <ddr3SpecialPatternISearch+0x204>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:742
4000d066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d068:	f04f 0201 	mov.w	r2, #1
4000d06c:	fa02 f303 	lsl.w	r3, r2, r3
4000d070:	ea6f 0303 	mvn.w	r3, r3
4000d074:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000d076:	4013      	ands	r3, r2
4000d078:	653b      	str	r3, [r7, #80]	; 0x50
4000d07a:	e010      	b.n	4000d09e <ddr3SpecialPatternISearch+0x226>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:747
4000d07c:	4b1c      	ldr	r3, [pc, #112]	; (4000d0f0 <ddr3SpecialPatternISearch+0x278>)
4000d07e:	447b      	add	r3, pc
4000d080:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:746
4000d086:	461a      	mov	r2, r3
4000d088:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d08a:	18d3      	adds	r3, r2, r3
4000d08c:	9300      	str	r3, [sp, #0]
4000d08e:	f04f 0003 	mov.w	r0, #3
4000d092:	68b9      	ldr	r1, [r7, #8]
4000d094:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d096:	f04f 0300 	mov.w	r3, #0
4000d09a:	f7fb f88f 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:736
4000d09e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d0a0:	f103 0301 	add.w	r3, r3, #1
4000d0a4:	657b      	str	r3, [r7, #84]	; 0x54
4000d0a6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d0a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d0aa:	429a      	cmp	r2, r3
4000d0ac:	d3c8      	bcc.n	4000d040 <ddr3SpecialPatternISearch+0x1c8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:751
4000d0ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000d0b0:	2b00      	cmp	r3, #0
4000d0b2:	f47f af45 	bne.w	4000cf40 <ddr3SpecialPatternISearch+0xc8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:666
4000d0b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000d0b8:	f103 0301 	add.w	r3, r3, #1
4000d0bc:	65fb      	str	r3, [r7, #92]	; 0x5c
4000d0be:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000d0c0:	2b07      	cmp	r3, #7
4000d0c2:	f67f af06 	bls.w	4000ced2 <ddr3SpecialPatternISearch+0x5a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:753
4000d0c6:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:754
4000d0ca:	4618      	mov	r0, r3
4000d0cc:	f107 0764 	add.w	r7, r7, #100	; 0x64
4000d0d0:	46bd      	mov	sp, r7
4000d0d2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d0d6:	4770      	bx	lr
4000d0d8:	000044ec 	andeq	r4, r0, ip, ror #9
4000d0dc:	00004350 	andeq	r4, r0, r0, asr r3
4000d0e0:	00000018 	andeq	r0, r0, r8, lsl r0
4000d0e4:	0000428e 	andeq	r4, r0, lr, lsl #5
4000d0e8:	00004224 	andeq	r4, r0, r4, lsr #4
4000d0ec:	0000420c 	andeq	r4, r0, ip, lsl #4
4000d0f0:	000041e2 	andeq	r4, r0, r2, ror #3

4000d0f4 <ddr3SpecialPatternIISearch>:
ddr3SpecialPatternIISearch():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:769
4000d0f4:	b590      	push	{r4, r7, lr}
4000d0f6:	b09f      	sub	sp, #124	; 0x7c
4000d0f8:	af06      	add	r7, sp, #24
4000d0fa:	60f8      	str	r0, [r7, #12]
4000d0fc:	60b9      	str	r1, [r7, #8]
4000d0fe:	607a      	str	r2, [r7, #4]
4000d100:	603b      	str	r3, [r7, #0]
4000d102:	4c85      	ldr	r4, [pc, #532]	; (4000d318 <ddr3SpecialPatternIISearch+0x224>)
4000d104:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:784
4000d106:	687b      	ldr	r3, [r7, #4]
4000d108:	f1c3 0301 	rsb	r3, r3, #1
4000d10c:	68fa      	ldr	r2, [r7, #12]
4000d10e:	6892      	ldr	r2, [r2, #8]
4000d110:	fb02 f203 	mul.w	r2, r2, r3
4000d114:	687b      	ldr	r3, [r7, #4]
4000d116:	18d3      	adds	r3, r2, r3
4000d118:	64bb      	str	r3, [r7, #72]	; 0x48
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:787
4000d11a:	f04f 0300 	mov.w	r3, #0
4000d11e:	657b      	str	r3, [r7, #84]	; 0x54
4000d120:	e00d      	b.n	4000d13e <ddr3SpecialPatternIISearch+0x4a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:788
4000d122:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d124:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d128:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000d12c:	18d3      	adds	r3, r2, r3
4000d12e:	f04f 021f 	mov.w	r2, #31
4000d132:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:787
4000d136:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d138:	f103 0301 	add.w	r3, r3, #1
4000d13c:	657b      	str	r3, [r7, #84]	; 0x54
4000d13e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d140:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d142:	429a      	cmp	r2, r3
4000d144:	d3ed      	bcc.n	4000d122 <ddr3SpecialPatternIISearch+0x2e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:790
4000d146:	68ba      	ldr	r2, [r7, #8]
4000d148:	4613      	mov	r3, r2
4000d14a:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000d14e:	1a9b      	subs	r3, r3, r2
4000d150:	f503 6380 	add.w	r3, r3, #1024	; 0x400
4000d154:	647b      	str	r3, [r7, #68]	; 0x44
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:793
4000d156:	f04f 0300 	mov.w	r3, #0
4000d15a:	65fb      	str	r3, [r7, #92]	; 0x5c
4000d15c:	e0cf      	b.n	4000d2fe <ddr3SpecialPatternIISearch+0x20a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:794
4000d15e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
4000d160:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:795
4000d162:	f04f 0300 	mov.w	r3, #0
4000d166:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:797
4000d168:	f04f 0300 	mov.w	r3, #0
4000d16c:	657b      	str	r3, [r7, #84]	; 0x54
4000d16e:	e017      	b.n	4000d1a0 <ddr3SpecialPatternIISearch+0xac>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:799
4000d170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d172:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000d174:	fa22 f303 	lsr.w	r3, r2, r3
4000d178:	f003 0301 	and.w	r3, r3, #1
4000d17c:	b2db      	uxtb	r3, r3
4000d17e:	2b00      	cmp	r3, #0
4000d180:	d00a      	beq.n	4000d198 <ddr3SpecialPatternIISearch+0xa4>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:801
4000d182:	f04f 0300 	mov.w	r3, #0
4000d186:	9300      	str	r3, [sp, #0]
4000d188:	f04f 0003 	mov.w	r0, #3
4000d18c:	68b9      	ldr	r1, [r7, #8]
4000d18e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d190:	f04f 0300 	mov.w	r3, #0
4000d194:	f7fb f812 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:797
4000d198:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d19a:	f103 0301 	add.w	r3, r3, #1
4000d19e:	657b      	str	r3, [r7, #84]	; 0x54
4000d1a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d1a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d1a4:	429a      	cmp	r2, r3
4000d1a6:	d3e3      	bcc.n	4000d170 <ddr3SpecialPatternIISearch+0x7c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:805
4000d1a8:	f04f 0300 	mov.w	r3, #0
4000d1ac:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:808
4000d1ae:	f04f 0300 	mov.w	r3, #0
4000d1b2:	63bb      	str	r3, [r7, #56]	; 0x38
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:810
4000d1b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000d1b6:	ea4f 2243 	mov.w	r2, r3, lsl #9
4000d1ba:	4b58      	ldr	r3, [pc, #352]	; (4000d31c <ddr3SpecialPatternIISearch+0x228>)
4000d1bc:	58e3      	ldr	r3, [r4, r3]
4000d1be:	18d3      	adds	r3, r2, r3
4000d1c0:	f107 0238 	add.w	r2, r7, #56	; 0x38
4000d1c4:	f04f 0180 	mov.w	r1, #128	; 0x80
4000d1c8:	9100      	str	r1, [sp, #0]
4000d1ca:	6c79      	ldr	r1, [r7, #68]	; 0x44
4000d1cc:	9101      	str	r1, [sp, #4]
4000d1ce:	f04f 0100 	mov.w	r1, #0
4000d1d2:	9102      	str	r1, [sp, #8]
4000d1d4:	f04f 0100 	mov.w	r1, #0
4000d1d8:	9103      	str	r1, [sp, #12]
4000d1da:	f04f 0100 	mov.w	r1, #0
4000d1de:	9104      	str	r1, [sp, #16]
4000d1e0:	f04f 0100 	mov.w	r1, #0
4000d1e4:	9105      	str	r1, [sp, #20]
4000d1e6:	68f8      	ldr	r0, [r7, #12]
4000d1e8:	6d39      	ldr	r1, [r7, #80]	; 0x50
4000d1ea:	f7fc f965 	bl	400094b8 <ddr3SdramCompare>
4000d1ee:	4603      	mov	r3, r0
4000d1f0:	2b00      	cmp	r3, #0
4000d1f2:	d002      	beq.n	4000d1fa <ddr3SpecialPatternIISearch+0x106>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:813
4000d1f4:	f04f 0301 	mov.w	r3, #1
4000d1f8:	e087      	b.n	4000d30a <ddr3SpecialPatternIISearch+0x216>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:827
4000d1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000d1fc:	ea6f 0203 	mvn.w	r2, r3
4000d200:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
4000d202:	401a      	ands	r2, r3
4000d204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000d206:	4013      	ands	r3, r2
4000d208:	643b      	str	r3, [r7, #64]	; 0x40
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:828
4000d20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
4000d20c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
4000d20e:	4313      	orrs	r3, r2
4000d210:	64fb      	str	r3, [r7, #76]	; 0x4c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:829
4000d212:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d214:	ea6f 0303 	mvn.w	r3, r3
4000d218:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000d21a:	4013      	ands	r3, r2
4000d21c:	653b      	str	r3, [r7, #80]	; 0x50
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:832
4000d21e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
4000d220:	2b00      	cmp	r3, #0
4000d222:	d033      	beq.n	4000d28c <ddr3SpecialPatternIISearch+0x198>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:833
4000d224:	f04f 0300 	mov.w	r3, #0
4000d228:	657b      	str	r3, [r7, #84]	; 0x54
4000d22a:	e02b      	b.n	4000d284 <ddr3SpecialPatternIISearch+0x190>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:834
4000d22c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d22e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
4000d230:	fa22 f303 	lsr.w	r3, r2, r3
4000d234:	f003 0301 	and.w	r3, r3, #1
4000d238:	b2db      	uxtb	r3, r3
4000d23a:	2b00      	cmp	r3, #0
4000d23c:	d01e      	beq.n	4000d27c <ddr3SpecialPatternIISearch+0x188>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:838
4000d23e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d240:	63fb      	str	r3, [r7, #60]	; 0x3c
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:843
4000d242:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d244:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d248:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000d24c:	18d3      	adds	r3, r2, r3
4000d24e:	f853 2c4c 	ldr.w	r2, [r3, #-76]
4000d252:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000d254:	429a      	cmp	r2, r3
4000d256:	d911      	bls.n	4000d27c <ddr3SpecialPatternIISearch+0x188>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:844
4000d258:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d25a:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d25e:	f107 0260 	add.w	r2, r7, #96	; 0x60
4000d262:	18d3      	adds	r3, r2, r3
4000d264:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
4000d266:	f843 2c4c 	str.w	r2, [r3, #-76]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:845
4000d26a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
4000d26c:	f103 031f 	add.w	r3, r3, #31
4000d270:	4619      	mov	r1, r3
4000d272:	4b2b      	ldr	r3, [pc, #172]	; (4000d320 <ddr3SpecialPatternIISearch+0x22c>)
4000d274:	447b      	add	r3, pc
4000d276:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:833
4000d27c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d27e:	f103 0301 	add.w	r3, r3, #1
4000d282:	657b      	str	r3, [r7, #84]	; 0x54
4000d284:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d286:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d288:	429a      	cmp	r2, r3
4000d28a:	d3cf      	bcc.n	4000d22c <ddr3SpecialPatternIISearch+0x138>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:858
4000d28c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d28e:	f103 0301 	add.w	r3, r3, #1
4000d292:	65bb      	str	r3, [r7, #88]	; 0x58
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:859
4000d294:	f04f 0300 	mov.w	r3, #0
4000d298:	657b      	str	r3, [r7, #84]	; 0x54
4000d29a:	e024      	b.n	4000d2e6 <ddr3SpecialPatternIISearch+0x1f2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:860
4000d29c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d29e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000d2a0:	fa22 f303 	lsr.w	r3, r2, r3
4000d2a4:	f003 0301 	and.w	r3, r3, #1
4000d2a8:	b2db      	uxtb	r3, r3
4000d2aa:	2b00      	cmp	r3, #0
4000d2ac:	d017      	beq.n	4000d2de <ddr3SpecialPatternIISearch+0x1ea>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:862
4000d2ae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d2b0:	2b1e      	cmp	r3, #30
4000d2b2:	d90a      	bls.n	4000d2ca <ddr3SpecialPatternIISearch+0x1d6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:865
4000d2b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d2b6:	f04f 0201 	mov.w	r2, #1
4000d2ba:	fa02 f303 	lsl.w	r3, r2, r3
4000d2be:	ea6f 0303 	mvn.w	r3, r3
4000d2c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
4000d2c4:	4013      	ands	r3, r2
4000d2c6:	653b      	str	r3, [r7, #80]	; 0x50
4000d2c8:	e009      	b.n	4000d2de <ddr3SpecialPatternIISearch+0x1ea>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:869
4000d2ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
4000d2cc:	9300      	str	r3, [sp, #0]
4000d2ce:	f04f 0003 	mov.w	r0, #3
4000d2d2:	68b9      	ldr	r1, [r7, #8]
4000d2d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d2d6:	f04f 0300 	mov.w	r3, #0
4000d2da:	f7fa ff6f 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:859
4000d2de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
4000d2e0:	f103 0301 	add.w	r3, r3, #1
4000d2e4:	657b      	str	r3, [r7, #84]	; 0x54
4000d2e6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
4000d2e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
4000d2ea:	429a      	cmp	r2, r3
4000d2ec:	d3d6      	bcc.n	4000d29c <ddr3SpecialPatternIISearch+0x1a8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:873
4000d2ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
4000d2f0:	2b00      	cmp	r3, #0
4000d2f2:	f47f af5c 	bne.w	4000d1ae <ddr3SpecialPatternIISearch+0xba>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:793
4000d2f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000d2f8:	f103 0301 	add.w	r3, r3, #1
4000d2fc:	65fb      	str	r3, [r7, #92]	; 0x5c
4000d2fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
4000d300:	2b07      	cmp	r3, #7
4000d302:	f67f af2c 	bls.w	4000d15e <ddr3SpecialPatternIISearch+0x6a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:875
4000d306:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:876
4000d30a:	4618      	mov	r0, r3
4000d30c:	f107 0764 	add.w	r7, r7, #100	; 0x64
4000d310:	46bd      	mov	sp, r7
4000d312:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d316:	4770      	bx	lr
4000d318:	00004270 	andeq	r4, r0, r0, ror r2
4000d31c:	00000018 	andeq	r0, r0, r8, lsl r0
4000d320:	00003fec 	andeq	r3, r0, ip, ror #31

4000d324 <ddr3SetDqsCentralizationResults>:
ddr3SetDqsCentralizationResults():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:889
4000d324:	b580      	push	{r7, lr}
4000d326:	b08a      	sub	sp, #40	; 0x28
4000d328:	af02      	add	r7, sp, #8
4000d32a:	60f8      	str	r0, [r7, #12]
4000d32c:	60b9      	str	r1, [r7, #8]
4000d32e:	607a      	str	r2, [r7, #4]
4000d330:	603b      	str	r3, [r7, #0]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:894
4000d332:	687b      	ldr	r3, [r7, #4]
4000d334:	f1c3 0301 	rsb	r3, r3, #1
4000d338:	68fa      	ldr	r2, [r7, #12]
4000d33a:	6892      	ldr	r2, [r2, #8]
4000d33c:	fb02 f203 	mul.w	r2, r2, r3
4000d340:	687b      	ldr	r3, [r7, #4]
4000d342:	18d3      	adds	r3, r2, r3
4000d344:	617b      	str	r3, [r7, #20]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:903
4000d346:	f04f 0300 	mov.w	r3, #0
4000d34a:	61fb      	str	r3, [r7, #28]
4000d34c:	e059      	b.n	4000d402 <ddr3SetDqsCentralizationResults+0xde>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:904
4000d34e:	4b33      	ldr	r3, [pc, #204]	; (4000d41c <ddr3SetDqsCentralizationResults+0xf8>)
4000d350:	447b      	add	r3, pc
4000d352:	69fa      	ldr	r2, [r7, #28]
4000d354:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
4000d358:	4b31      	ldr	r3, [pc, #196]	; (4000d420 <ddr3SetDqsCentralizationResults+0xfc>)
4000d35a:	447b      	add	r3, pc
4000d35c:	69f9      	ldr	r1, [r7, #28]
4000d35e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
4000d362:	18d3      	adds	r3, r2, r3
4000d364:	ea4f 72d3 	mov.w	r2, r3, lsr #31
4000d368:	18d3      	adds	r3, r2, r3
4000d36a:	ea4f 0363 	mov.w	r3, r3, asr #1
4000d36e:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:911
4000d370:	687b      	ldr	r3, [r7, #4]
4000d372:	f1c3 0301 	rsb	r3, r3, #1
4000d376:	69fa      	ldr	r2, [r7, #28]
4000d378:	fb02 f203 	mul.w	r2, r2, r3
4000d37c:	687b      	ldr	r3, [r7, #4]
4000d37e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
4000d382:	18d3      	adds	r3, r2, r3
4000d384:	613b      	str	r3, [r7, #16]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:924
4000d386:	69bb      	ldr	r3, [r7, #24]
4000d388:	2b00      	cmp	r3, #0
4000d38a:	da02      	bge.n	4000d392 <ddr3SetDqsCentralizationResults+0x6e>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:925
4000d38c:	f04f 0300 	mov.w	r3, #0
4000d390:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:928
4000d392:	69bb      	ldr	r3, [r7, #24]
4000d394:	2b1f      	cmp	r3, #31
4000d396:	dd02      	ble.n	4000d39e <ddr3SetDqsCentralizationResults+0x7a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:929
4000d398:	f04f 031f 	mov.w	r3, #31
4000d39c:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:935
4000d39e:	683b      	ldr	r3, [r7, #0]
4000d3a0:	2b00      	cmp	r3, #0
4000d3a2:	d020      	beq.n	4000d3e6 <ddr3SetDqsCentralizationResults+0xc2>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:936
4000d3a4:	68f8      	ldr	r0, [r7, #12]
4000d3a6:	693b      	ldr	r3, [r7, #16]
4000d3a8:	68b9      	ldr	r1, [r7, #8]
4000d3aa:	461a      	mov	r2, r3
4000d3ac:	ea4f 02c2 	mov.w	r2, r2, lsl #3
4000d3b0:	1ad2      	subs	r2, r2, r3
4000d3b2:	ea4f 0382 	mov.w	r3, r2, lsl #2
4000d3b6:	461a      	mov	r2, r3
4000d3b8:	460b      	mov	r3, r1
4000d3ba:	ea4f 1383 	mov.w	r3, r3, lsl #6
4000d3be:	1a5b      	subs	r3, r3, r1
4000d3c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000d3c4:	18d3      	adds	r3, r2, r3
4000d3c6:	18c3      	adds	r3, r0, r3
4000d3c8:	f103 0328 	add.w	r3, r3, #40	; 0x28
4000d3cc:	681a      	ldr	r2, [r3, #0]
4000d3ce:	69bb      	ldr	r3, [r7, #24]
4000d3d0:	18d3      	adds	r3, r2, r3
4000d3d2:	9300      	str	r3, [sp, #0]
4000d3d4:	f04f 0001 	mov.w	r0, #1
4000d3d8:	68b9      	ldr	r1, [r7, #8]
4000d3da:	693a      	ldr	r2, [r7, #16]
4000d3dc:	f04f 0300 	mov.w	r3, #0
4000d3e0:	f7fa feec 	bl	400081bc <ddr3WritePupReg>
4000d3e4:	e009      	b.n	4000d3fa <ddr3SetDqsCentralizationResults+0xd6>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:938
4000d3e6:	69bb      	ldr	r3, [r7, #24]
4000d3e8:	9300      	str	r3, [sp, #0]
4000d3ea:	f04f 0003 	mov.w	r0, #3
4000d3ee:	68b9      	ldr	r1, [r7, #8]
4000d3f0:	693a      	ldr	r2, [r7, #16]
4000d3f2:	f04f 0300 	mov.w	r3, #0
4000d3f6:	f7fa fee1 	bl	400081bc <ddr3WritePupReg>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:903
4000d3fa:	69fb      	ldr	r3, [r7, #28]
4000d3fc:	f103 0301 	add.w	r3, r3, #1
4000d400:	61fb      	str	r3, [r7, #28]
4000d402:	69fa      	ldr	r2, [r7, #28]
4000d404:	697b      	ldr	r3, [r7, #20]
4000d406:	429a      	cmp	r2, r3
4000d408:	d3a1      	bcc.n	4000d34e <ddr3SetDqsCentralizationResults+0x2a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:955
4000d40a:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:956
4000d40e:	4618      	mov	r0, r3
4000d410:	f107 0720 	add.w	r7, r7, #32
4000d414:	46bd      	mov	sp, r7
4000d416:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
4000d41a:	4770      	bx	lr
4000d41c:	00003f10 	andeq	r3, r0, r0, lsl pc
4000d420:	00003ee2 	andeq	r3, r0, r2, ror #29

4000d424 <ddr3LoadDQSPatterns>:
ddr3LoadDQSPatterns():
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:962
4000d424:	b590      	push	{r4, r7, lr}
4000d426:	b08f      	sub	sp, #60	; 0x3c
4000d428:	af06      	add	r7, sp, #24
4000d42a:	6078      	str	r0, [r7, #4]
4000d42c:	4c58      	ldr	r4, [pc, #352]	; (4000d590 <ddr3LoadDQSPatterns+0x16c>)
4000d42e:	447c      	add	r4, pc
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:967
4000d430:	f04f 0300 	mov.w	r3, #0
4000d434:	61fb      	str	r3, [r7, #28]
4000d436:	e09d      	b.n	4000d574 <ddr3LoadDQSPatterns+0x150>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:968
4000d438:	687b      	ldr	r3, [r7, #4]
4000d43a:	685a      	ldr	r2, [r3, #4]
4000d43c:	69fb      	ldr	r3, [r7, #28]
4000d43e:	f04f 0101 	mov.w	r1, #1
4000d442:	fa01 f303 	lsl.w	r3, r1, r3
4000d446:	4013      	ands	r3, r2
4000d448:	2b00      	cmp	r3, #0
4000d44a:	f000 808f 	beq.w	4000d56c <ddr3LoadDQSPatterns+0x148>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:970
4000d44e:	f04f 0300 	mov.w	r3, #0
4000d452:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:971
4000d454:	f04f 0300 	mov.w	r3, #0
4000d458:	617b      	str	r3, [r7, #20]
4000d45a:	e011      	b.n	4000d480 <ddr3LoadDQSPatterns+0x5c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:972
4000d45c:	687b      	ldr	r3, [r7, #4]
4000d45e:	685a      	ldr	r2, [r3, #4]
4000d460:	697b      	ldr	r3, [r7, #20]
4000d462:	f04f 0101 	mov.w	r1, #1
4000d466:	fa01 f303 	lsl.w	r3, r1, r3
4000d46a:	4013      	ands	r3, r2
4000d46c:	2b00      	cmp	r3, #0
4000d46e:	d003      	beq.n	4000d478 <ddr3LoadDQSPatterns+0x54>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:973
4000d470:	69bb      	ldr	r3, [r7, #24]
4000d472:	f103 0301 	add.w	r3, r3, #1
4000d476:	61bb      	str	r3, [r7, #24]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:971
4000d478:	697b      	ldr	r3, [r7, #20]
4000d47a:	f103 0301 	add.w	r3, r3, #1
4000d47e:	617b      	str	r3, [r7, #20]
4000d480:	697a      	ldr	r2, [r7, #20]
4000d482:	69fb      	ldr	r3, [r7, #28]
4000d484:	429a      	cmp	r2, r3
4000d486:	d3e9      	bcc.n	4000d45c <ddr3LoadDQSPatterns+0x38>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:977
4000d488:	69bb      	ldr	r3, [r7, #24]
4000d48a:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000d48e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
4000d492:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:978
4000d494:	f04f 0300 	mov.w	r3, #0
4000d498:	613b      	str	r3, [r7, #16]
4000d49a:	e02b      	b.n	4000d4f4 <ddr3LoadDQSPatterns+0xd0>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:979
4000d49c:	693b      	ldr	r3, [r7, #16]
4000d49e:	ea4f 2243 	mov.w	r2, r3, lsl #9
4000d4a2:	4b3c      	ldr	r3, [pc, #240]	; (4000d594 <ddr3LoadDQSPatterns+0x170>)
4000d4a4:	58e3      	ldr	r3, [r4, r3]
4000d4a6:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:980
4000d4a8:	693a      	ldr	r2, [r7, #16]
4000d4aa:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:979
4000d4ae:	68fa      	ldr	r2, [r7, #12]
4000d4b0:	188a      	adds	r2, r1, r2
4000d4b2:	f04f 0180 	mov.w	r1, #128	; 0x80
4000d4b6:	9100      	str	r1, [sp, #0]
4000d4b8:	9201      	str	r2, [sp, #4]
4000d4ba:	f04f 0201 	mov.w	r2, #1
4000d4be:	9202      	str	r2, [sp, #8]
4000d4c0:	f04f 0200 	mov.w	r2, #0
4000d4c4:	9203      	str	r2, [sp, #12]
4000d4c6:	f04f 0200 	mov.w	r2, #0
4000d4ca:	9204      	str	r2, [sp, #16]
4000d4cc:	f04f 0200 	mov.w	r2, #0
4000d4d0:	9205      	str	r2, [sp, #20]
4000d4d2:	6878      	ldr	r0, [r7, #4]
4000d4d4:	f04f 0100 	mov.w	r1, #0
4000d4d8:	f04f 0200 	mov.w	r2, #0
4000d4dc:	f7fb ffec 	bl	400094b8 <ddr3SdramCompare>
4000d4e0:	4603      	mov	r3, r0
4000d4e2:	2b00      	cmp	r3, #0
4000d4e4:	d002      	beq.n	4000d4ec <ddr3LoadDQSPatterns+0xc8>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:981
4000d4e6:	f04f 0301 	mov.w	r3, #1
4000d4ea:	e049      	b.n	4000d580 <ddr3LoadDQSPatterns+0x15c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:978
4000d4ec:	693b      	ldr	r3, [r7, #16]
4000d4ee:	f103 0301 	add.w	r3, r3, #1
4000d4f2:	613b      	str	r3, [r7, #16]
4000d4f4:	693b      	ldr	r3, [r7, #16]
4000d4f6:	2b07      	cmp	r3, #7
4000d4f8:	d9d0      	bls.n	4000d49c <ddr3LoadDQSPatterns+0x78>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:985
4000d4fa:	69bb      	ldr	r3, [r7, #24]
4000d4fc:	ea4f 7303 	mov.w	r3, r3, lsl #28
4000d500:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
4000d504:	60fb      	str	r3, [r7, #12]
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:986
4000d506:	f04f 0300 	mov.w	r3, #0
4000d50a:	613b      	str	r3, [r7, #16]
4000d50c:	e02b      	b.n	4000d566 <ddr3LoadDQSPatterns+0x142>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:987
4000d50e:	693b      	ldr	r3, [r7, #16]
4000d510:	ea4f 2243 	mov.w	r2, r3, lsl #9
4000d514:	4b20      	ldr	r3, [pc, #128]	; (4000d598 <ddr3LoadDQSPatterns+0x174>)
4000d516:	58e3      	ldr	r3, [r4, r3]
4000d518:	18d3      	adds	r3, r2, r3
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:988
4000d51a:	693a      	ldr	r2, [r7, #16]
4000d51c:	ea4f 2142 	mov.w	r1, r2, lsl #9
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:987
4000d520:	68fa      	ldr	r2, [r7, #12]
4000d522:	188a      	adds	r2, r1, r2
4000d524:	f04f 0180 	mov.w	r1, #128	; 0x80
4000d528:	9100      	str	r1, [sp, #0]
4000d52a:	9201      	str	r2, [sp, #4]
4000d52c:	f04f 0201 	mov.w	r2, #1
4000d530:	9202      	str	r2, [sp, #8]
4000d532:	f04f 0200 	mov.w	r2, #0
4000d536:	9203      	str	r2, [sp, #12]
4000d538:	f04f 0200 	mov.w	r2, #0
4000d53c:	9204      	str	r2, [sp, #16]
4000d53e:	f04f 0200 	mov.w	r2, #0
4000d542:	9205      	str	r2, [sp, #20]
4000d544:	6878      	ldr	r0, [r7, #4]
4000d546:	f04f 0100 	mov.w	r1, #0
4000d54a:	f04f 0200 	mov.w	r2, #0
4000d54e:	f7fb ffb3 	bl	400094b8 <ddr3SdramCompare>
4000d552:	4603      	mov	r3, r0
4000d554:	2b00      	cmp	r3, #0
4000d556:	d002      	beq.n	4000d55e <ddr3LoadDQSPatterns+0x13a>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:989
4000d558:	f04f 0301 	mov.w	r3, #1
4000d55c:	e010      	b.n	4000d580 <ddr3LoadDQSPatterns+0x15c>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:986
4000d55e:	693b      	ldr	r3, [r7, #16]
4000d560:	f103 0301 	add.w	r3, r3, #1
4000d564:	613b      	str	r3, [r7, #16]
4000d566:	693b      	ldr	r3, [r7, #16]
4000d568:	2b07      	cmp	r3, #7
4000d56a:	d9d0      	bls.n	4000d50e <ddr3LoadDQSPatterns+0xea>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:967
4000d56c:	69fb      	ldr	r3, [r7, #28]
4000d56e:	f103 0301 	add.w	r3, r3, #1
4000d572:	61fb      	str	r3, [r7, #28]
4000d574:	69fb      	ldr	r3, [r7, #28]
4000d576:	2b03      	cmp	r3, #3
4000d578:	f67f af5e 	bls.w	4000d438 <ddr3LoadDQSPatterns+0x14>
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:994
4000d57c:	f04f 0300 	mov.w	r3, #0
/home/nadav/Marvell/Armada370/UBoot/u-boot-1.1.3/tools/bin_hdr_armada_370/src-internal/ddr3_dqs.c:995
4000d580:	4618      	mov	r0, r3
4000d582:	f107 0724 	add.w	r7, r7, #36	; 0x24
4000d586:	46bd      	mov	sp, r7
4000d588:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
4000d58c:	4770      	bx	lr
4000d58e:	bf00      	nop
4000d590:	00003f46 	andeq	r3, r0, r6, asr #30
4000d594:	00000020 	andeq	r0, r0, r0, lsr #32
4000d598:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata:

4000d59c <.rodata>:
4000d59c:	315f6264 	cmpcc	pc, r4, ror #4
4000d5a0:	2d303032 	wldrbcs	wr3, [r0, #-50]!
4000d5a4:	2d303033 	wldrbcs	wr3, [r0, #-51]!
4000d5a8:	00303036 	eorseq	r3, r0, r6, lsr r0
4000d5ac:	63616370 	cmnvs	r1, #-1073741823	; 0xc0000001
4000d5b0:	3032315f 	eorscc	r3, r2, pc, asr r1
4000d5b4:	30332d30 	eorscc	r2, r3, r0, lsr sp
4000d5b8:	30362d30 	eorscc	r2, r6, r0, lsr sp
4000d5bc:	00000030 	andeq	r0, r0, r0, lsr r0
4000d5c0:	315f6472 	cmpcc	pc, r2, ror r4	; <UNPREDICTABLE>
4000d5c4:	2d303032 	wldrbcs	wr3, [r0, #-50]!
4000d5c8:	2d303033 	wldrbcs	wr3, [r0, #-51]!
4000d5cc:	00303036 	eorseq	r3, r0, r6, lsr r0
4000d5d0:	000a2030 	andeq	r2, sl, r0, lsr r0
4000d5d4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d5d8:	61725420 	cmnvs	r2, r0, lsr #8
4000d5dc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d5e0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d5e4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d5e8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d5ec:	62614620 	rsbvs	r4, r1, #33554432	; 0x2000000
4000d5f0:	20636972 	rsbcs	r6, r3, r2, ror r9
4000d5f4:	20534644 	subscs	r4, r3, r4, asr #12
4000d5f8:	203a6f74 	eorscs	r6, sl, r4, ror pc
4000d5fc:	00000000 	andeq	r0, r0, r0
4000d600:	0000000a 	andeq	r0, r0, sl
4000d604:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d608:	61725420 	cmnvs	r2, r0, lsr #8
4000d60c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d610:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d614:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d618:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d61c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000d620:	2044454c 	subcs	r4, r4, ip, asr #10
4000d624:	7257202d 	subsvc	r2, r7, #45	; 0x2d
4000d628:	20676e6f 	rsbcs	r6, r7, pc, ror #28
4000d62c:	706d6153 	rsbvc	r6, sp, r3, asr r1
4000d630:	6120656c 	teqvs	r0, ip, ror #10
4000d634:	65522074 	ldrbvs	r2, [r2, #-116]	; 0x74
4000d638:	20746573 	rsbscs	r6, r4, r3, ror r5
4000d63c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
4000d640:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
4000d644:	6f697461 	svcvs	0x00697461
4000d648:	0a20736e 	beq	4082a408 <uiXorRegsMaskBackup+0x819040>
4000d64c:	00000000 	andeq	r0, r0, r0
4000d650:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d654:	61725420 	cmnvs	r2, r0, lsr #8
4000d658:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d65c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d660:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d664:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d668:	646e3220 	strbtvs	r3, [lr], #-544	; 0x220
4000d66c:	6f6f6220 	svcvs	0x006f6220
4000d670:	202d2074 	eorcs	r2, sp, r4, ror r0
4000d674:	70696b53 	rsbvc	r6, r9, r3, asr fp
4000d678:	00000a20 	andeq	r0, r0, r0, lsr #20
4000d67c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d680:	61725420 	cmnvs	r2, r0, lsr #8
4000d684:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d688:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d68c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d690:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d694:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000d698:	2044454c 	subcs	r4, r4, ip, asr #10
4000d69c:	72646428 	rsbvc	r6, r4, #671088640	; 0x28000000
4000d6a0:	75442033 	strbvc	r2, [r4, #-51]	; 0x33
4000d6a4:	2074696e 	rsbscs	r6, r4, lr, ror #18
4000d6a8:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
4000d6ac:	0a202970 	beq	40817c74 <uiXorRegsMaskBackup+0x8068ac>
4000d6b0:	00000000 	andeq	r0, r0, r0
4000d6b4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d6b8:	61725420 	cmnvs	r2, r0, lsr #8
4000d6bc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d6c0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d6c4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d6c8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d6cc:	646e4520 	strbtvs	r4, [lr], #-1312	; 0x520
4000d6d0:	53206465 	teqpl	r0, #1694498816	; 0x65000000
4000d6d4:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
4000d6d8:	75667373 	strbvc	r7, [r6, #-883]!	; 0x373
4000d6dc:	20796c6c 	rsbscs	r6, r9, ip, ror #24
4000d6e0:	0000000a 	andeq	r0, r0, sl
4000d6e4:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d6e8:	766d203a 			; <UNDEFINED> instruction: 0x766d203a
4000d6ec:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
4000d6f0:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
4000d6f4:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
4000d6f8:	20746553 	rsbscs	r6, r4, r3, asr r5
4000d6fc:	4f525245 	svcmi	0x00525245
4000d700:	202d2052 	eorcs	r2, sp, r2, asr r0
4000d704:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
4000d708:	6c432074 	wstrhvs	wr2, [r3], #-116
4000d70c:	20726165 	rsbscs	r6, r2, r5, ror #2
4000d710:	20746962 	rsbscs	r6, r4, r2, ror #18
4000d714:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
4000d718:	2074754f 	rsbscs	r7, r4, pc, asr #10
4000d71c:	00000a2e 	andeq	r0, r0, lr, lsr #20
4000d720:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d724:	766d203a 			; <UNDEFINED> instruction: 0x766d203a
4000d728:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
4000d72c:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
4000d730:	53746942 	cmnpl	r4, #1081344	; 0x108000
4000d734:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
4000d738:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
4000d73c:	53202d20 	teqpl	r0, #2048	; 0x800
4000d740:	20706f74 	rsbscs	r6, r0, r4, ror pc
4000d744:	20746962 	rsbscs	r6, r4, r2, ror #18
4000d748:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
4000d74c:	2074754f 	rsbscs	r7, r4, pc, asr #10
4000d750:	00000a2e 	andeq	r0, r0, lr, lsr #20
4000d754:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d758:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
4000d75c:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
4000d760:	30317264 	eorscc	r7, r1, r4, ror #4
4000d764:	53746942 	cmnpl	r4, #1081344	; 0x108000
4000d768:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
4000d76c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
4000d770:	31202d20 	teqcc	r0, r0, lsr #26
4000d774:	61207473 	teqvs	r0, r3, ror r4
4000d778:	20726464 	rsbscs	r6, r2, r4, ror #8
4000d77c:	42303128 	eorsmi	r3, r0, #10
4000d780:	20297469 	eorcs	r7, r9, r9, ror #8
4000d784:	20746e49 	rsbscs	r6, r4, r9, asr #28
4000d788:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
4000d78c:	2e74754f 	cdpcs	5, 7, cr7, cr4, cr15, {2}
4000d790:	0000000a 	andeq	r0, r0, sl
4000d794:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d798:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
4000d79c:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
4000d7a0:	30317264 	eorscc	r7, r1, r4, ror #4
4000d7a4:	53746942 	cmnpl	r4, #1081344	; 0x108000
4000d7a8:	45207465 	strmi	r7, [r0, #-1125]!	; 0x465
4000d7ac:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
4000d7b0:	32202d20 	eorcc	r2, r0, #2048	; 0x800
4000d7b4:	2820646e 	stmdacs	r0!, {r1, r2, r3, r5, r6, sl, sp, lr}
4000d7b8:	42203031 	eormi	r3, r0, #49	; 0x31
4000d7bc:	20297469 	eorcs	r7, r9, r9, ror #8
4000d7c0:	20746e49 	rsbscs	r6, r4, r9, asr #28
4000d7c4:	4f6d6954 	svcmi	0x006d6954
4000d7c8:	0a2e7475 	beq	40baa9a4 <uiXorRegsMaskBackup+0xb995dc>
4000d7cc:	00000000 	andeq	r0, r0, r0
4000d7d0:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d7d4:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
4000d7d8:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
4000d7dc:	42377264 	eorsmi	r7, r7, #1073741830	; 0x40000006
4000d7e0:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
4000d7e4:	52452074 	subpl	r2, r5, #116	; 0x74
4000d7e8:	20524f52 	subscs	r4, r2, r2, asr pc
4000d7ec:	6441202d 	strbvs	r2, [r1], #-45	; 0x2d
4000d7f0:	28207264 	stmdacs	r0!, {r2, r5, r6, r9, ip, sp, lr}
4000d7f4:	69422037 	stmdbvs	r2, {r0, r1, r2, r4, r5, sp}^
4000d7f8:	69202974 	stmdbvs	r0!, {r2, r4, r5, r6, r8, fp, sp}
4000d7fc:	5420746e 	strtpl	r7, [r0], #-1134	; 0x46e
4000d800:	4f656d69 	svcmi	0x00656d69
4000d804:	0a2e7475 	beq	40baa9e0 <uiXorRegsMaskBackup+0xb99618>
4000d808:	00000000 	andeq	r0, r0, r0
4000d80c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d810:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
4000d814:	61446973 	hvcvs	18067	; 0x4693
4000d818:	72546174 	subsvc	r6, r4, #29
4000d81c:	6d736e61 	ldclvs	14, cr6, [r3, #-388]!	; 0xfffffe7c
4000d820:	45207469 	strmi	r7, [r0, #-1129]!	; 0x469
4000d824:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
4000d828:	52202d20 	eorpl	r2, r0, #2048	; 0x800
4000d82c:	20646165 	rsbcs	r6, r4, r5, ror #2
4000d830:	61746144 	cmnvs	r4, r4, asr #2
4000d834:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
4000d838:	6d695420 	stclvs	4, cr5, [r9, #-128]!	; 0xffffff80
4000d83c:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
4000d840:	00000a2e 	andeq	r0, r0, lr, lsr #20
4000d844:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d848:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
4000d84c:	61446973 	hvcvs	18067	; 0x4693
4000d850:	65526174 	ldrbvs	r6, [r2, #-372]	; 0x174
4000d854:	76696563 	strbtvc	r6, [r9], -r3, ror #10
4000d858:	52452065 	subpl	r2, r5, #101	; 0x65
4000d85c:	20524f52 	subscs	r4, r2, r2, asr pc
4000d860:	6552202d 	ldrbvs	r2, [r2, #-45]	; 0x2d
4000d864:	44206461 	strtmi	r6, [r0], #-1121	; 0x461
4000d868:	20617461 	rsbcs	r7, r1, r1, ror #8
4000d86c:	20746e69 	rsbscs	r6, r4, r9, ror #28
4000d870:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
4000d874:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xf20
4000d878:	000a2e20 	andeq	r2, sl, r0, lsr #28
4000d87c:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
4000d880:	7774203a 			; <UNDEFINED> instruction: 0x7774203a
4000d884:	61446973 	hvcvs	18067	; 0x4693
4000d888:	65526174 	ldrbvs	r6, [r2, #-372]	; 0x174
4000d88c:	76696563 	strbtvc	r6, [r9], -r3, ror #10
4000d890:	52452065 	subpl	r2, r5, #101	; 0x65
4000d894:	20524f52 	subscs	r4, r2, r2, asr pc
4000d898:	6552202d 	ldrbvs	r2, [r2, #-45]	; 0x2d
4000d89c:	44206461 	strtmi	r6, [r0], #-1121	; 0x461
4000d8a0:	20617461 	rsbcs	r7, r1, r1, ror #8
4000d8a4:	20746e49 	rsbscs	r6, r4, r9, asr #28
4000d8a8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
4000d8ac:	74756f20 	ldrbtvc	r6, [r5], #-3872	; 0xf20
4000d8b0:	000a2e20 	andeq	r2, sl, r0, lsr #28
4000d8b4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d8b8:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
4000d8bc:	6f43206d 	svcvs	0x0043206d
4000d8c0:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
4000d8c4:	202d2065 	eorcs	r2, sp, r5, rrx
4000d8c8:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
4000d8cc:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000d8d0:	6f642065 	svcvs	0x00642065
4000d8d4:	6e207365 	cdpvs	3, 2, cr7, cr0, cr5, {3}
4000d8d8:	6d20746f 	stcvs	4, cr7, [r0, #-444]!	; 0xfffffe44
4000d8dc:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
4000d8e0:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
4000d8e4:	204c4941 	subcs	r4, ip, r1, asr #18
4000d8e8:	0000000a 	andeq	r0, r0, sl
4000d8ec:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d8f0:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
4000d8f4:	6f43206d 	svcvs	0x0043206d
4000d8f8:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
4000d8fc:	202d2065 	eorcs	r2, sp, r5, rrx
4000d900:	20434345 	subcs	r4, r3, r5, asr #6
4000d904:	73656f64 	cmnvc	r5, #400	; 0x190
4000d908:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000d910 <ddr3LoadDQSPatterns+0x4ec>
4000d90c:	74616d20 	strbtvc	r6, [r1], #-3360	; 0xd20
4000d910:	202e6863 	eorcs	r6, lr, r3, ror #16
4000d914:	20434345 	subcs	r4, r3, r5, asr #6
4000d918:	64207369 	strtvs	r7, [r0], #-873	; 0x369
4000d91c:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
4000d920:	2064656c 	rsbcs	r6, r4, ip, ror #10
4000d924:	0000000a 	andeq	r0, r0, sl
4000d928:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d92c:	6d694420 	stclvs	4, cr4, [r9, #-128]!	; 0xffffff80
4000d930:	6f43206d 	svcvs	0x0043206d
4000d934:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
4000d938:	202d2065 	eorcs	r2, sp, r5, rrx
4000d93c:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
4000d940:	73756220 	cmnvc	r5, #2
4000d944:	64697720 	strbtvs	r7, [r9], #-1824	; 0x720
4000d948:	64206874 	strtvs	r6, [r0], #-2164	; 0x874
4000d94c:	2073656f 	rsbscs	r6, r3, pc, ror #10
4000d950:	20746f6e 	rsbscs	r6, r4, lr, ror #30
4000d954:	6374616d 	cmnvs	r4, #1073741851	; 0x4000001b
4000d958:	202d2068 	eorcs	r2, sp, r8, rrx
4000d95c:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
4000d960:	00000a20 	andeq	r0, r0, r0, lsr #20
4000d964:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d968:	61725420 	cmnvs	r2, r0, lsr #8
4000d96c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d970:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d974:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d978:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d97c:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
4000d980:	20726562 	rsbscs	r6, r2, r2, ror #10
4000d984:	4320666f 	teqmi	r0, #116391936	; 0x6f00000
4000d988:	78652053 	stmdavc	r5!, {r0, r1, r4, r6, sp}^
4000d98c:	64656563 	strbtvs	r6, [r5], #-1379	; 0x563
4000d990:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
4000d994:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
4000d998:	00002020 	andeq	r2, r0, r0, lsr #32
4000d99c:	0000000a 	andeq	r0, r0, sl
4000d9a0:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d9a4:	61725420 	cmnvs	r2, r0, lsr #8
4000d9a8:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d9ac:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d9b0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d9b4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d9b8:	6d754e20 	ldclvs	14, cr4, [r5, #-128]!	; 0xffffff80
4000d9bc:	20726562 	rsbscs	r6, r2, r2, ror #10
4000d9c0:	6520666f 	strvs	r6, [r0, #-1647]!	; 0x66f
4000d9c4:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
4000d9c8:	43206465 	teqmi	r0, #1694498816	; 0x65000000
4000d9cc:	78652053 	stmdavc	r5!, {r0, r1, r4, r6, sp}^
4000d9d0:	64656563 	strbtvs	r6, [r5], #-1379	; 0x563
4000d9d4:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
4000d9d8:	2d207469 	stccs	4, cr7, [r0, #-420]!	; 0xfffffe5c
4000d9dc:	00002020 	andeq	r2, r0, r0, lsr #32
4000d9e0:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000d9e4:	61725420 	cmnvs	r2, r0, lsr #8
4000d9e8:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000d9ec:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000d9f0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000d9f4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000d9f8:	72655620 	rsbvc	r5, r5, #33554432	; 0x2000000
4000d9fc:	312e3220 	teqcc	lr, r0, lsr #4
4000da00:	00002e36 	andeq	r2, r0, r6, lsr lr
4000da04:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000da08:	61725420 	cmnvs	r2, r0, lsr #8
4000da0c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000da10:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000da14:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000da18:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000da1c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000da20:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000da24:	0a203120 	beq	40819eac <uiXorRegsMaskBackup+0x808ae4>
4000da28:	00000000 	andeq	r0, r0, r0
4000da2c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000da30:	61725420 	cmnvs	r2, r0, lsr #8
4000da34:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000da38:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000da3c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000da40:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000da44:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000da48:	2044454c 	subcs	r4, r4, ip, asr #10
4000da4c:	73664428 	cmnvc	r6, #671088640	; 0x28000000
4000da50:	67694820 	strbvs	r4, [r9, -r0, lsr #16]!
4000da54:	6f4c3268 	svcvs	0x004c3268
4000da58:	0a202977 	beq	4081803c <uiXorRegsMaskBackup+0x806c74>
4000da5c:	00000000 	andeq	r0, r0, r0
4000da60:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000da64:	61725420 	cmnvs	r2, r0, lsr #8
4000da68:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000da6c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000da70:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000da74:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000da78:	67655220 	strbvs	r5, [r5, -r0, lsr #4]!
4000da7c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
4000da80:	20646572 	rsbcs	r6, r4, r2, ror r5
4000da84:	4d4d4944 	stclmi	9, cr4, [sp, #-272]	; 0xfffffef0
4000da88:	204c5720 	subcs	r5, ip, r0, lsr #14
4000da8c:	4b53202d 	blmi	414d5b48 <uiXorRegsMaskBackup+0x14c4780>
4000da90:	0a205049 	beq	40821bbc <uiXorRegsMaskBackup+0x8107f4>
4000da94:	00000000 	andeq	r0, r0, r0
4000da98:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000da9c:	61725420 	cmnvs	r2, r0, lsr #8
4000daa0:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000daa4:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000daa8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000daac:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dab0:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000dab4:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000dab8:	0a203220 	beq	4081a340 <uiXorRegsMaskBackup+0x808f78>
4000dabc:	00000000 	andeq	r0, r0, r0
4000dac0:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dac4:	61725420 	cmnvs	r2, r0, lsr #8
4000dac8:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dacc:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dad0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dad4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dad8:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dadc:	2044454c 	subcs	r4, r4, ip, asr #10
4000dae0:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
4000dae4:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
4000dae8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
4000daec:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000daf0:	20297753 	eorcs	r7, r9, r3, asr r7
4000daf4:	0000000a 	andeq	r0, r0, sl
4000daf8:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dafc:	61725420 	cmnvs	r2, r0, lsr #8
4000db00:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000db04:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000db08:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000db0c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000db10:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000db14:	2044454c 	subcs	r4, r4, ip, asr #10
4000db18:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
4000db1c:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
4000db20:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
4000db24:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000db28:	20297748 	eorcs	r7, r9, r8, asr #14
4000db2c:	0000000a 	andeq	r0, r0, sl
4000db30:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000db34:	61725420 	cmnvs	r2, r0, lsr #8
4000db38:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000db3c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000db40:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000db44:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000db48:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000db4c:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000db50:	0a203320 	beq	4081a7d8 <uiXorRegsMaskBackup+0x809410>
4000db54:	00000000 	andeq	r0, r0, r0
4000db58:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000db5c:	61725420 	cmnvs	r2, r0, lsr #8
4000db60:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000db64:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000db68:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000db6c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000db70:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000db74:	2044454c 	subcs	r4, r4, ip, asr #10
4000db78:	616f4c28 	cmnvs	pc, r8, lsr #24
4000db7c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
4000db80:	74615020 	strbtvc	r5, [r1], #-32
4000db84:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
4000db88:	0a202973 	beq	4081815c <uiXorRegsMaskBackup+0x806d94>
4000db8c:	00000000 	andeq	r0, r0, r0
4000db90:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000db94:	61725420 	cmnvs	r2, r0, lsr #8
4000db98:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000db9c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dba0:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dba4:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dba8:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dbac:	2044454c 	subcs	r4, r4, ip, asr #10
4000dbb0:	73664428 	cmnvc	r6, #671088640	; 0x28000000
4000dbb4:	776f4c20 	strbvc	r4, [pc, -r0, lsr #24]!
4000dbb8:	67694832 			; <UNDEFINED> instruction: 0x67694832
4000dbbc:	0a202968 	beq	40818164 <uiXorRegsMaskBackup+0x806d9c>
4000dbc0:	00000000 	andeq	r0, r0, r0
4000dbc4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dbc8:	61725420 	cmnvs	r2, r0, lsr #8
4000dbcc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dbd0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dbd4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dbd8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dbdc:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000dbe0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000dbe4:	0a203520 	beq	4081b06c <uiXorRegsMaskBackup+0x809ca4>
4000dbe8:	00000000 	andeq	r0, r0, r0
4000dbec:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dbf0:	61725420 	cmnvs	r2, r0, lsr #8
4000dbf4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dbf8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dbfc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dc00:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dc04:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000dc08:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000dc0c:	0a203620 	beq	4081b494 <uiXorRegsMaskBackup+0x80a0cc>
4000dc10:	00000000 	andeq	r0, r0, r0
4000dc14:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dc18:	61725420 	cmnvs	r2, r0, lsr #8
4000dc1c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dc20:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dc24:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dc28:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dc2c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dc30:	2044454c 	subcs	r4, r4, ip, asr #10
4000dc34:	61655228 	cmnvs	r5, r8, lsr #4
4000dc38:	654c2064 	strbvs	r2, [ip, #-100]	; 0x64
4000dc3c:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
4000dc40:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
4000dc44:	0a202977 	beq	40818228 <uiXorRegsMaskBackup+0x806e60>
4000dc48:	00000000 	andeq	r0, r0, r0
4000dc4c:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dc50:	61725420 	cmnvs	r2, r0, lsr #8
4000dc54:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dc58:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dc5c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dc60:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dc64:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dc68:	2044454c 	subcs	r4, r4, ip, asr #10
4000dc6c:	61655228 	cmnvs	r5, r8, lsr #4
4000dc70:	654c2064 	strbvs	r2, [ip, #-100]	; 0x64
4000dc74:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
4000dc78:	4820676e 	stmdami	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
4000dc7c:	0a202977 	beq	40818260 <uiXorRegsMaskBackup+0x806e98>
4000dc80:	00000000 	andeq	r0, r0, r0
4000dc84:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dc88:	61725420 	cmnvs	r2, r0, lsr #8
4000dc8c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dc90:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dc94:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dc98:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dc9c:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000dca0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000dca4:	0a203720 	beq	4081b92c <uiXorRegsMaskBackup+0x80a564>
4000dca8:	00000000 	andeq	r0, r0, r0
4000dcac:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dcb0:	61725420 	cmnvs	r2, r0, lsr #8
4000dcb4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dcb8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dcbc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dcc0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dcc4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dcc8:	2044454c 	subcs	r4, r4, ip, asr #10
4000dccc:	69725728 	ldmdbvs	r2!, {r3, r5, r8, r9, sl, ip, lr}^
4000dcd0:	4c206574 	stcmi	5, cr6, [r0], #-464	; 0xfffffe30
4000dcd4:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
4000dcd8:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000dcdc:	462d6948 	strtmi	r6, [sp], -r8, asr #18
4000dce0:	20716572 	rsbscs	r6, r1, r2, ror r5
4000dce4:	29707553 	ldmdbcs	r0!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
4000dce8:	00000a20 	andeq	r0, r0, r0, lsr #20
4000dcec:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dcf0:	61725420 	cmnvs	r2, r0, lsr #8
4000dcf4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dcf8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dcfc:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dd00:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dd04:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000dd08:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000dd0c:	0a203820 	beq	4081bd94 <uiXorRegsMaskBackup+0x80a9cc>
4000dd10:	00000000 	andeq	r0, r0, r0
4000dd14:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dd18:	61725420 	cmnvs	r2, r0, lsr #8
4000dd1c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dd20:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dd24:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dd28:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dd2c:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dd30:	2044454c 	subcs	r4, r4, ip, asr #10
4000dd34:	53514428 	cmppl	r1, #671088640	; 0x28000000
4000dd38:	6e654320 	cdpvs	3, 6, cr4, cr5, cr0, {1}
4000dd3c:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
4000dd40:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4000dd44:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4000dd48:	20295852 	eorcs	r5, r9, r2, asr r8
4000dd4c:	0000000a 	andeq	r0, r0, sl
4000dd50:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dd54:	61725420 	cmnvs	r2, r0, lsr #8
4000dd58:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dd5c:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dd60:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dd64:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dd68:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000dd6c:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000dd70:	20313120 	eorscs	r3, r1, r0, lsr #2
4000dd74:	0000000a 	andeq	r0, r0, sl
4000dd78:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dd7c:	61725420 	cmnvs	r2, r0, lsr #8
4000dd80:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dd84:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000dd88:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000dd8c:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000dd90:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000dd94:	2044454c 	subcs	r4, r4, ip, asr #10
4000dd98:	53514428 	cmppl	r1, #671088640	; 0x28000000
4000dd9c:	6e654320 	cdpvs	3, 6, cr4, cr5, cr0, {1}
4000dda0:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
4000dda4:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4000dda8:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4000ddac:	20295854 	eorcs	r5, r9, r4, asr r8
4000ddb0:	0000000a 	andeq	r0, r0, sl
4000ddb4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000ddb8:	61725420 	cmnvs	r2, r0, lsr #8
4000ddbc:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000ddc0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000ddc4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000ddc8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000ddcc:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000ddd0:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000ddd4:	20323120 	eorscs	r3, r2, r0, lsr #2
4000ddd8:	0000000a 	andeq	r0, r0, sl
4000dddc:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000dde0:	61725420 	cmnvs	r2, r0, lsr #8
4000dde4:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000dde8:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000ddec:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000ddf0:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000ddf4:	42454420 	submi	r4, r5, #536870912	; 0x20000000
4000ddf8:	2d204755 	stccs	7, cr4, [r0, #-340]!	; 0xfffffeac
4000ddfc:	20333120 	eorscs	r3, r3, r0, lsr #2
4000de00:	0000000a 	andeq	r0, r0, sl
4000de04:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
4000de08:	78452072 	stmdavc	r5, {r1, r4, r5, r6, sp}^
4000de0c:	65726970 	ldrbvs	r6, [r2, #-2416]!	; 0x970
4000de10:	000a2064 	andeq	r2, sl, r4, rrx
4000de14:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000de18:	50202d20 	eorpl	r2, r0, r0, lsr #26
4000de1c:	575f5055 			; <UNDEFINED> instruction: 0x575f5055
4000de20:	4f4d5f4c 	svcmi	0x004d5f4c
4000de24:	30094544 	andcc	r4, r9, r4, asr #10
4000de28:	0a203078 	beq	4081a010 <uiXorRegsMaskBackup+0x808c48>
4000de2c:	00000000 	andeq	r0, r0, r0
4000de30:	00437830 	subeq	r7, r3, r0, lsr r8
4000de34:	0000000a 	andeq	r0, r0, sl
4000de38:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000de3c:	50202d20 	eorpl	r2, r0, r0, lsr #26
4000de40:	525f5055 	subspl	r5, pc, #85	; 0x55
4000de44:	4f4d5f4c 	svcmi	0x004d5f4c
4000de48:	30094544 	andcc	r4, r9, r4, asr #10
4000de4c:	0a203278 	beq	4081a834 <uiXorRegsMaskBackup+0x80946c>
4000de50:	00000000 	andeq	r0, r0, r0
4000de54:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
4000de58:	50202d20 	eorpl	r2, r0, r0, lsr #26
4000de5c:	445f5055 	ldrbmi	r5, [pc], #-85	; 4000de64 <ddr3LoadDQSPatterns+0xa40>
4000de60:	525f5351 	subspl	r5, pc, #1140850689	; 0x44000001
4000de64:	78300944 	ldmdavc	r0!, {r2, r6, r8, fp}
4000de68:	000a2033 	andeq	r2, sl, r3, lsr r0

Disassembly of section .data:

4000de80 <ddr3_A0_db_400>:
4000de80:	00001400 	andeq	r1, r0, r0, lsl #8
4000de84:	73004926 	movwvc	r4, #2342	; 0x926
4000de88:	00001404 	andeq	r1, r0, r4, lsl #8
4000de8c:	3630b800 	ldrtcc	fp, [r0], -r0, lsl #16
4000de90:	00001408 	andeq	r1, r0, r8, lsl #8
4000de94:	33137663 	tstcc	r3, #103809024	; 0x6300000
4000de98:	0000140c 	andeq	r1, r0, ip, lsl #8
4000de9c:	38000c30 	stmdacc	r0, {r4, r5, sl, fp}
4000dea0:	00001410 	andeq	r1, r0, r0, lsl r4
4000dea4:	020f0000 	andeq	r0, pc, #0
4000dea8:	00001414 	andeq	r1, r0, r4, lsl r4
4000deac:	00000000 	andeq	r0, r0, r0
4000deb0:	00001418 	andeq	r1, r0, r8, lsl r4
4000deb4:	00000e00 	andeq	r0, r0, r0, lsl #28
4000deb8:	00001420 	andeq	r1, r0, r0, lsr #8
4000debc:	00000004 	andeq	r0, r0, r4
4000dec0:	00001424 	andeq	r1, r0, r4, lsr #8
4000dec4:	0100d1ff 	strdeq	sp, [r0, -pc]
4000dec8:	00001428 	andeq	r1, r0, r8, lsr #8
4000decc:	000d6720 	andeq	r6, sp, r0, lsr #14
4000ded0:	0000142c 	andeq	r1, r0, ip, lsr #8
4000ded4:	014c2f38 	cmpeq	ip, r8, lsr pc
4000ded8:	0000147c 	andeq	r1, r0, ip, ror r4
4000dedc:	00006571 	andeq	r6, r0, r1, ror r5
4000dee0:	00001484 	andeq	r1, r0, r4, lsl #9
4000dee4:	0000e907 	andeq	lr, r0, r7, lsl #18
4000dee8:	00001494 	muleq	r0, r4, r4
4000deec:	00010000 	andeq	r0, r1, r0
4000def0:	00001498 	muleq	r0, r8, r4
4000def4:	00000000 	andeq	r0, r0, r0
4000def8:	0000149c 	muleq	r0, ip, r4
4000defc:	00000001 	andeq	r0, r0, r1
4000df00:	000014c0 	andeq	r1, r0, r0, asr #9
4000df04:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
4000df08:	000014c4 	andeq	r1, r0, r4, asr #9
4000df0c:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
4000df10:	000200e8 	andeq	r0, r2, r8, ror #1
4000df14:	1fff0e01 	svcne	0x00ff0e01
4000df18:	00020184 	andeq	r0, r2, r4, lsl #3
4000df1c:	1fffffe0 	svcne	0x00ffffe0
4000df20:	00001504 	andeq	r1, r0, r4, lsl #10
4000df24:	1ffffff1 	svcne	0x00fffff1
4000df28:	0000150c 	andeq	r1, r0, ip, lsl #10
4000df2c:	00000000 	andeq	r0, r0, r0
4000df30:	00001514 	andeq	r1, r0, r4, lsl r5
4000df34:	00000000 	andeq	r0, r0, r0
4000df38:	0000151c 	andeq	r1, r0, ip, lsl r5
4000df3c:	00000000 	andeq	r0, r0, r0
4000df40:	00001538 	andeq	r1, r0, r8, lsr r5
4000df44:	00000006 	andeq	r0, r0, r6
4000df48:	0000153c 	andeq	r1, r0, ip, lsr r5
4000df4c:	00000007 	andeq	r0, r0, r7
4000df50:	000015d0 	ldrdeq	r1, [r0], -r0
4000df54:	00000610 	andeq	r0, r0, r0, lsl r6
4000df58:	000015d4 	ldrdeq	r1, [r0], -r4
4000df5c:	00000046 	andeq	r0, r0, r6, asr #32
4000df60:	000015d8 	ldrdeq	r1, [r0], -r8
4000df64:	00000008 	andeq	r0, r0, r8
4000df68:	000015dc 	ldrdeq	r1, [r0], -ip
4000df6c:	00000000 	andeq	r0, r0, r0
4000df70:	000015e4 	andeq	r1, r0, r4, ror #11
4000df74:	00203c18 	eoreq	r3, r0, r8, lsl ip
4000df78:	000015ec 	andeq	r1, r0, ip, ror #11
4000df7c:	de000025 	walignile	wr0, wr0, wr5, #0
	...

4000e010 <ddr3_A0_db_600>:
4000e010:	00001400 	andeq	r1, r0, r0, lsl #8
4000e014:	73014924 	movwvc	r4, #6436	; 0x1924
4000e018:	00001404 	andeq	r1, r0, r4, lsl #8
4000e01c:	3000b800 	andcc	fp, r0, r0, lsl #16
4000e020:	00001408 	andeq	r1, r0, r8, lsl #8
4000e024:	45148886 	ldrmi	r8, [r4, #-2182]	; 0x886
4000e028:	0000140c 	andeq	r1, r0, ip, lsl #8
4000e02c:	3a000c5f 	bcc	400111b0 <auiSdramData+0x190>
4000e030:	00001410 	andeq	r1, r0, r0, lsl r4
4000e034:	040f0000 	streq	r0, [pc], #0	; 4000e03c <ddr3_A0_db_600+0x2c>
4000e038:	00001414 	andeq	r1, r0, r4, lsl r4
4000e03c:	00000000 	andeq	r0, r0, r0
4000e040:	00001418 	andeq	r1, r0, r8, lsl r4
4000e044:	00000e00 	andeq	r0, r0, r0, lsl #28
4000e048:	00001420 	andeq	r1, r0, r0, lsr #8
4000e04c:	00000004 	andeq	r0, r0, r4
4000e050:	00001424 	andeq	r1, r0, r4, lsr #8
4000e054:	0100d1ff 	strdeq	sp, [r0, -pc]
4000e058:	00001428 	andeq	r1, r0, r8, lsr #8
4000e05c:	000e7830 	andeq	r7, lr, r0, lsr r8
4000e060:	0000142c 	andeq	r1, r0, ip, lsr #8
4000e064:	214c2f38 	cmpcs	ip, r8, lsr pc
4000e068:	0000147c 	andeq	r1, r0, ip, ror r4
4000e06c:	0000c671 	andeq	ip, r0, r1, ror r6
4000e070:	00001484 	andeq	r1, r0, r4, lsl #9
4000e074:	0000e907 	andeq	lr, r0, r7, lsl #18
4000e078:	000014a8 	andeq	r1, r0, r8, lsr #9
4000e07c:	00000100 	andeq	r0, r0, r0, lsl #2
4000e080:	00001494 	muleq	r0, r4, r4
4000e084:	00010000 	andeq	r0, r1, r0
4000e088:	00001498 	muleq	r0, r8, r4
4000e08c:	00000000 	andeq	r0, r0, r0
4000e090:	0000149c 	muleq	r0, ip, r4
4000e094:	00000001 	andeq	r0, r0, r1
4000e098:	000014c0 	andeq	r1, r0, r0, asr #9
4000e09c:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
4000e0a0:	000014c4 	andeq	r1, r0, r4, asr #9
4000e0a4:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
4000e0a8:	000200e8 	andeq	r0, r2, r8, ror #1
4000e0ac:	1fff0e01 	svcne	0x00ff0e01
4000e0b0:	00020184 	andeq	r0, r2, r4, lsl #3
4000e0b4:	1fffffe0 	svcne	0x00ffffe0
4000e0b8:	00001504 	andeq	r1, r0, r4, lsl #10
4000e0bc:	1ffffff1 	svcne	0x00fffff1
4000e0c0:	0000150c 	andeq	r1, r0, ip, lsl #10
4000e0c4:	00000000 	andeq	r0, r0, r0
4000e0c8:	00001514 	andeq	r1, r0, r4, lsl r5
4000e0cc:	00000000 	andeq	r0, r0, r0
4000e0d0:	0000151c 	andeq	r1, r0, ip, lsl r5
4000e0d4:	00000000 	andeq	r0, r0, r0
4000e0d8:	00001538 	andeq	r1, r0, r8, lsr r5
4000e0dc:	0000000b 	andeq	r0, r0, fp
4000e0e0:	0000153c 	andeq	r1, r0, ip, lsr r5
4000e0e4:	0000000d 	andeq	r0, r0, sp
4000e0e8:	000015d0 	ldrdeq	r1, [r0], -r0
4000e0ec:	00000640 	andeq	r0, r0, r0, asr #12
4000e0f0:	000015d4 	ldrdeq	r1, [r0], -r4
4000e0f4:	00000046 	andeq	r0, r0, r6, asr #32
4000e0f8:	000015d8 	ldrdeq	r1, [r0], -r8
4000e0fc:	00000010 	andeq	r0, r0, r0, lsl r0
4000e100:	000015dc 	ldrdeq	r1, [r0], -ip
4000e104:	00000000 	andeq	r0, r0, r0
4000e108:	000015e4 	andeq	r1, r0, r4, ror #11
4000e10c:	00203c18 	eoreq	r3, r0, r8, lsl ip
4000e110:	000015ec 	andeq	r1, r0, ip, ror #11
4000e114:	de000025 	walignile	wr0, wr0, wr5, #0
	...

4000e1a0 <ddr3_A0_rd_600>:
4000e1a0:	00001400 	andeq	r1, r0, r0, lsl #8
4000e1a4:	73014924 	movwvc	r4, #6436	; 0x1924
4000e1a8:	00001404 	andeq	r1, r0, r4, lsl #8
4000e1ac:	3000b810 	andcc	fp, r0, r0, lsl r8
4000e1b0:	00001408 	andeq	r1, r0, r8, lsl #8
4000e1b4:	45148886 	ldrmi	r8, [r4, #-2182]	; 0x886
4000e1b8:	0000140c 	andeq	r1, r0, ip, lsl #8
4000e1bc:	3a000c5f 	bcc	40011340 <ddr_modes+0xb8>
4000e1c0:	00001410 	andeq	r1, r0, r0, lsl r4
4000e1c4:	040f0000 	streq	r0, [pc], #0	; 4000e1cc <ddr3_A0_rd_600+0x2c>
4000e1c8:	00001414 	andeq	r1, r0, r4, lsl r4
4000e1cc:	00000000 	andeq	r0, r0, r0
4000e1d0:	00001418 	andeq	r1, r0, r8, lsl r4
4000e1d4:	00000e00 	andeq	r0, r0, r0, lsl #28
4000e1d8:	00001420 	andeq	r1, r0, r0, lsr #8
4000e1dc:	00000004 	andeq	r0, r0, r4
4000e1e0:	00001424 	andeq	r1, r0, r4, lsr #8
4000e1e4:	0100d1ff 	strdeq	sp, [r0, -pc]
4000e1e8:	00001428 	andeq	r1, r0, r8, lsr #8
4000e1ec:	000e7830 	andeq	r7, lr, r0, lsr r8
4000e1f0:	0000142c 	andeq	r1, r0, ip, lsr #8
4000e1f4:	214c2f38 	cmpcs	ip, r8, lsr pc
4000e1f8:	0000147c 	andeq	r1, r0, ip, ror r4
4000e1fc:	0000c671 	andeq	ip, r0, r1, ror r6
4000e200:	00001484 	andeq	r1, r0, r4, lsl #9
4000e204:	0000e907 	andeq	lr, r0, r7, lsl #18
4000e208:	000014a8 	andeq	r1, r0, r8, lsr #9
4000e20c:	00000100 	andeq	r0, r0, r0, lsl #2
4000e210:	00001494 	muleq	r0, r4, r4
4000e214:	00010000 	andeq	r0, r1, r0
4000e218:	00001498 	muleq	r0, r8, r4
4000e21c:	00000000 	andeq	r0, r0, r0
4000e220:	0000149c 	muleq	r0, ip, r4
4000e224:	00000001 	andeq	r0, r0, r1
4000e228:	000014c0 	andeq	r1, r0, r0, asr #9
4000e22c:	192424c8 	stmdbne	r4!, {r3, r6, r7, sl, sp}
4000e230:	000014c4 	andeq	r1, r0, r4, asr #9
4000e234:	0efb24c8 	cdpeq	4, 15, cr2, cr11, cr8, {6}
4000e238:	000200e8 	andeq	r0, r2, r8, ror #1
4000e23c:	1fff0e01 	svcne	0x00ff0e01
4000e240:	00020184 	andeq	r0, r2, r4, lsl #3
4000e244:	1fffffe0 	svcne	0x00ffffe0
4000e248:	00001504 	andeq	r1, r0, r4, lsl #10
4000e24c:	1ffffff1 	svcne	0x00fffff1
4000e250:	0000150c 	andeq	r1, r0, ip, lsl #10
4000e254:	00000000 	andeq	r0, r0, r0
4000e258:	00001514 	andeq	r1, r0, r4, lsl r5
4000e25c:	00000000 	andeq	r0, r0, r0
4000e260:	0000151c 	andeq	r1, r0, ip, lsl r5
4000e264:	00000000 	andeq	r0, r0, r0
4000e268:	00001538 	andeq	r1, r0, r8, lsr r5
4000e26c:	0000000b 	andeq	r0, r0, fp
4000e270:	0000153c 	andeq	r1, r0, ip, lsr r5
4000e274:	0000000d 	andeq	r0, r0, sp
4000e278:	000015d0 	ldrdeq	r1, [r0], -r0
4000e27c:	00000640 	andeq	r0, r0, r0, asr #12
4000e280:	000015d4 	ldrdeq	r1, [r0], -r4
4000e284:	00000046 	andeq	r0, r0, r6, asr #32
4000e288:	000015d8 	ldrdeq	r1, [r0], -r8
4000e28c:	00000010 	andeq	r0, r0, r0, lsl r0
4000e290:	000015dc 	ldrdeq	r1, [r0], -ip
4000e294:	00000000 	andeq	r0, r0, r0
4000e298:	000015e4 	andeq	r1, r0, r4, ror #11
4000e29c:	00203c18 	eoreq	r3, r0, r8, lsl ip
4000e2a0:	000015ec 	andeq	r1, r0, ip, ror #11
4000e2a4:	de000025 	walignile	wr0, wr0, wr5, #0
	...

4000e330 <ddr3_db_400>:
4000e330:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e334:	c0020015 	andgt	r0, r2, r5, lsl r0
4000e338:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e33c:	c0420019 	subgt	r0, r2, r9, lsl r0
4000e340:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e344:	c0006c0e 	andgt	r6, r0, lr, lsl #24
4000e348:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e34c:	c0409418 	subgt	r9, r0, r8, lsl r4
4000e350:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e354:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
4000e358:	00001538 	andeq	r1, r0, r8, lsr r5
4000e35c:	00000007 	andeq	r0, r0, r7
4000e360:	0000153c 	andeq	r1, r0, ip, lsr r5
4000e364:	00000009 	andeq	r0, r0, r9
4000e368:	00001480 	andeq	r1, r0, r0, lsl #9
4000e36c:	00000001 	andeq	r0, r0, r1
	...

4000e4c0 <ddr3_db_600>:
4000e4c0:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e4c4:	c0020119 	andgt	r0, r2, r9, lsl r1
4000e4c8:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e4cc:	c042011e 	subgt	r0, r2, lr, lsl r1
4000e4d0:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e4d4:	c0005508 	andgt	r5, r0, r8, lsl #10
4000e4d8:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e4dc:	c0409117 	subgt	r9, r0, r7, lsl r1
4000e4e0:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e4e4:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
4000e4e8:	00001538 	andeq	r1, r0, r8, lsr r5
4000e4ec:	0000000b 	andeq	r0, r0, fp
4000e4f0:	0000153c 	andeq	r1, r0, ip, lsr r5
4000e4f4:	0000000f 	andeq	r0, r0, pc
4000e4f8:	00001480 	andeq	r1, r0, r0, lsl #9
4000e4fc:	00000001 	andeq	r0, r0, r1
	...

4000e650 <ddr3_pcac_600>:
4000e650:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e654:	c0020006 	andgt	r0, r2, r6
4000e658:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e65c:	c0420009 	subgt	r0, r2, r9
4000e660:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e664:	c0005809 	andgt	r5, r0, r9, lsl #16
4000e668:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e66c:	c040680d 	subgt	r6, r0, sp, lsl #16
4000e670:	000016a0 	andeq	r1, r0, r0, lsr #13
4000e674:	c803000f 	stmdagt	r3, {r0, r1, r2, r3}
4000e678:	00001538 	andeq	r1, r0, r8, lsr r5
4000e67c:	0000000a 	andeq	r0, r0, sl
4000e680:	0000153c 	andeq	r1, r0, ip, lsr r5
4000e684:	0000000c 	andeq	r0, r0, ip
4000e688:	00001480 	andeq	r1, r0, r0, lsl #9
4000e68c:	00000001 	andeq	r0, r0, r1
	...

4000e7e0 <auiODTStatic>:
	...
4000e7e8:	00000004 	andeq	r0, r0, r4
	...
4000e7f8:	00000004 	andeq	r0, r0, r4
	...

4000e860 <auiODTDynamic>:
	...

4000e8e0 <auiODTConfig>:
4000e8e0:	00000000 	andeq	r0, r0, r0
4000e8e4:	00010000 	andeq	r0, r1, r0
4000e8e8:	00000000 	andeq	r0, r0, r0
4000e8ec:	00030000 	andeq	r0, r3, r0
	...

4000e920 <ucData>:
4000e920:	020b1092 	andeq	r1, fp, #146	; 0x92
4000e924:	09001903 	stmdbeq	r0, {r0, r1, r8, fp, ip}
4000e928:	08015209 	stmdaeq	r1, {r0, r3, r9, ip, lr}
4000e92c:	007e000c 	rsbseq	r0, lr, ip
4000e930:	30697869 	rsbcc	r7, r9, r9, ror #16
4000e934:	89201169 	stmdbhi	r0!, {r0, r3, r5, r6, r8, ip}
4000e938:	3c3c0500 	ldccc	5, cr0, [ip]
4000e93c:	0582f000 	streq	pc, [r2]
4000e940:	00000080 	andeq	r0, r0, r0, lsl #1
	...
4000e95c:	0103010f 	tsteq	r3, pc, lsl #2
	...
4000e994:	012c8000 	teqeq	ip, r0
4000e998:	28352310 	ldmdacs	r5!, {r4, r8, r9, sp}
4000e99c:	8f19caeb 	svchi	0x0019caeb

4000e9a0 <s_auiCpuFabClkToHClk>:
	...
4000e9c8:	00000d02 	andeq	r0, r0, r2, lsl #26
4000e9cc:	000009c4 	andeq	r0, r0, r4, asr #19
	...
4000ea50:	00000fa0 	andeq	r0, r0, r0, lsr #31
4000ea54:	00000ea6 	andeq	r0, r0, r6, lsr #29
4000ea58:	00000d02 	andeq	r0, r0, r2, lsl #26
4000ea5c:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
	...
4000ea98:	000009c4 	andeq	r0, r0, r4, asr #19
	...
4000ec04:	00000ea6 	andeq	r0, r0, r6, lsr #29
4000ec08:	00000d02 	andeq	r0, r0, r2, lsl #26
	...
4000ec20:	000009c4 	andeq	r0, r0, r4, asr #19
	...
4000ec2c:	00000ea6 	andeq	r0, r0, r6, lsr #29
4000ec30:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
	...

4000ec40 <s_auiCpuDdrRatios>:
	...
4000ec68:	00000001 	andeq	r0, r0, r1
4000ec6c:	00000002 	andeq	r0, r0, r2
	...
4000ecf0:	00000003 	andeq	r0, r0, r3
4000ecf4:	00000003 	andeq	r0, r0, r3
4000ecf8:	00000004 	andeq	r0, r0, r4
4000ecfc:	00000005 	andeq	r0, r0, r5
	...
4000ed38:	00000002 	andeq	r0, r0, r2
	...
4000eea4:	00000003 	andeq	r0, r0, r3
4000eea8:	00000001 	andeq	r0, r0, r1
	...
4000eec0:	00000002 	andeq	r0, r0, r2
	...
4000eecc:	00000003 	andeq	r0, r0, r3
4000eed0:	00000005 	andeq	r0, r0, r5
	...

4000eee0 <s_auiDivRatio1to1>:
4000eee0:	00010004 	andeq	r0, r1, r4
4000eee4:	00050000 	andeq	r0, r5, r0
4000eee8:	00000100 	andeq	r0, r0, r0, lsl #2
4000eeec:	00000206 	andeq	r0, r0, r6, lsl #4
4000eef0:	00080000 	andeq	r0, r8, r0
4000eef4:	00000002 	andeq	r0, r0, r2
4000eef8:	0205030a 	andeq	r0, r5, #671088640	; 0x28000000
4000eefc:	000a0000 	andeq	r0, sl, r0
4000ef00:	00000200 	andeq	r0, r0, r0, lsl #4
4000ef04:	0006000c 	andeq	r0, r6, ip
4000ef08:	000d0002 	andeq	r0, sp, r2
4000ef0c:	02000000 	andeq	r0, r0, #0
4000ef10:	00000008 	andeq	r0, r0, r8
4000ef14:	000a0000 	andeq	r0, sl, r0
4000ef18:	00000000 	andeq	r0, r0, r0
4000ef1c:	0000000c 	andeq	r0, r0, ip
4000ef20:	00100000 	andseq	r0, r0, r0
4000ef24:	00000000 	andeq	r0, r0, r0
4000ef28:	00000014 	andeq	r0, r0, r4, lsl r0
4000ef2c:	00150000 	andseq	r0, r5, r0
4000ef30:	00000000 	andeq	r0, r0, r0
4000ef34:	00060018 	andeq	r0, r6, r8, lsl r0
4000ef38:	001a0000 	andseq	r0, sl, r0
4000ef3c:	00000000 	andeq	r0, r0, r0

4000ef40 <s_auiDivRatio2to1>:
	...
4000ef48:	00000100 	andeq	r0, r0, r0, lsl #2
4000ef4c:	00000200 	andeq	r0, r0, r0, lsl #4
4000ef50:	00000000 	andeq	r0, r0, r0
4000ef54:	00000302 	andeq	r0, r0, r2, lsl #6
4000ef58:	02050000 	andeq	r0, r5, #0
4000ef5c:	00000000 	andeq	r0, r0, r0
4000ef60:	05000200 	streq	r0, [r0, #-512]	; 0x200
4000ef64:	00030000 	andeq	r0, r3, r0
4000ef68:	00000002 	andeq	r0, r0, r2
4000ef6c:	02000500 	andeq	r0, r0, #0
	...
4000ef84:	00000300 	andeq	r0, r0, r0, lsl #6
4000ef88:	00000000 	andeq	r0, r0, r0
4000ef8c:	00000300 	andeq	r0, r0, r0, lsl #6
4000ef90:	00000000 	andeq	r0, r0, r0
4000ef94:	00060000 	andeq	r0, r6, r0
	...

4000efa0 <g_auiRLPattern>:
	...
4000efac:	01010101 	tsteq	r1, r1, lsl #2
	...

4000efc0 <g_auiWLPattern>:
	...
4000efcc:	01010101 	tsteq	r1, r1, lsl #2
	...

4000efe0 <g_auiWLInvPattern>:
4000efe0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000efe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000efe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000efec:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...

4000f000 <g_auiPbsPattern>:
4000f000:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000f004:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000f008:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000f00c:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000f010:	aaaa5555 	bge	3eaa456c <MV_CPU_LE+0x3eaa456b>
4000f014:	aaaa5555 	bge	3eaa4570 <MV_CPU_LE+0x3eaa456f>
4000f018:	aaaa5555 	bge	3eaa4574 <MV_CPU_LE+0x3eaa4573>
4000f01c:	aaaa5555 	bge	3eaa4578 <MV_CPU_LE+0x3eaa4577>

4000f020 <g_auiKillerPattern>:
4000f020:	01010101 	tsteq	r1, r1, lsl #2
4000f024:	01010101 	tsteq	r1, r1, lsl #2
	...
4000f030:	01010101 	tsteq	r1, r1, lsl #2
4000f034:	01010101 	tsteq	r1, r1, lsl #2
4000f038:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f03c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f040:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f044:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f048:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f04c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f050:	01010101 	tsteq	r1, r1, lsl #2
4000f054:	01010101 	tsteq	r1, r1, lsl #2
4000f058:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f05c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f060:	01010101 	tsteq	r1, r1, lsl #2
4000f064:	01010101 	tsteq	r1, r1, lsl #2
4000f068:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f06c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f070:	01010101 	tsteq	r1, r1, lsl #2
4000f074:	01010101 	tsteq	r1, r1, lsl #2
4000f078:	01010101 	tsteq	r1, r1, lsl #2
4000f07c:	01010101 	tsteq	r1, r1, lsl #2
4000f080:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f084:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f088:	01010101 	tsteq	r1, r1, lsl #2
4000f08c:	01010101 	tsteq	r1, r1, lsl #2
4000f090:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f094:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
4000f0a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f0b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f0c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f0d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0d8:	01010101 	tsteq	r1, r1, lsl #2
4000f0dc:	01010101 	tsteq	r1, r1, lsl #2
	...
4000f0e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f0f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f0fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f118:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f11c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f120:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f124:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f128:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f12c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f148:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f14c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f158:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f15c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f16c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f18c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f198:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f19c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1a0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f1a4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
4000f1b0:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f1b4:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
4000f1c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1d8:	01010101 	tsteq	r1, r1, lsl #2
4000f1dc:	01010101 	tsteq	r1, r1, lsl #2
4000f1e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f1f0:	01010101 	tsteq	r1, r1, lsl #2
4000f1f4:	01010101 	tsteq	r1, r1, lsl #2
	...
4000f200:	01010101 	tsteq	r1, r1, lsl #2
4000f204:	01010101 	tsteq	r1, r1, lsl #2
4000f208:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f20c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f210:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f214:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f218:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f21c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4000f220:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f224:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
4000f230:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f234:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f238:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f23c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f240:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f244:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f248:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f24c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f250:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f254:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f258:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f25c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f260:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f264:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f268:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f26c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f270:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f274:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f278:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f27c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f280:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f284:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f288:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f28c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f290:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f294:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
4000f2a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f2b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f2c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f2d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2d8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f2dc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
4000f2e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f2f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f2fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f318:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f31c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f320:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f324:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f32c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f348:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f34c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f35c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f36c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f388:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f38c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f398:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f39c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3a0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f3a4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
4000f3b0:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f3b4:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
4000f3c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3d8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f3dc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f3e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f3f0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f3f4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
4000f400:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f404:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4000f408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f40c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f410:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f414:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f418:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f41c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4000f420:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f424:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
4000f430:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f434:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f438:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f43c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f440:	fbfbfbfb 	blx	3ff0e436 <MV_CPU_LE+0x3ff0e435>
4000f444:	fbfbfbfb 	blx	3ff0e43a <MV_CPU_LE+0x3ff0e439>
4000f448:	fbfbfbfb 	blx	3ff0e43e <MV_CPU_LE+0x3ff0e43d>
4000f44c:	fbfbfbfb 	blx	3ff0e442 <MV_CPU_LE+0x3ff0e441>
4000f450:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f454:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f458:	fbfbfbfb 	blx	3ff0e44e <MV_CPU_LE+0x3ff0e44d>
4000f45c:	fbfbfbfb 	blx	3ff0e452 <MV_CPU_LE+0x3ff0e451>
4000f460:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f464:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f468:	fbfbfbfb 	blx	3ff0e45e <MV_CPU_LE+0x3ff0e45d>
4000f46c:	fbfbfbfb 	blx	3ff0e462 <MV_CPU_LE+0x3ff0e461>
4000f470:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f474:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f478:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f47c:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f480:	fbfbfbfb 	blx	3ff0e476 <MV_CPU_LE+0x3ff0e475>
4000f484:	fbfbfbfb 	blx	3ff0e47a <MV_CPU_LE+0x3ff0e479>
4000f488:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f48c:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f490:	fbfbfbfb 	blx	3ff0e486 <MV_CPU_LE+0x3ff0e485>
4000f494:	fbfbfbfb 	blx	3ff0e48a <MV_CPU_LE+0x3ff0e489>
	...
4000f4a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f4b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f4c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f4d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4d8:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f4dc:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
4000f4e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f4f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f4fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f518:	fbfbfbfb 	blx	3ff0e50e <MV_CPU_LE+0x3ff0e50d>
4000f51c:	fbfbfbfb 	blx	3ff0e512 <MV_CPU_LE+0x3ff0e511>
4000f520:	fbfbfbfb 	blx	3ff0e516 <MV_CPU_LE+0x3ff0e515>
4000f524:	fbfbfbfb 	blx	3ff0e51a <MV_CPU_LE+0x3ff0e519>
4000f528:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f52c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f548:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f54c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f558:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f55c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f56c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f570:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f574:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f588:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f58c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f598:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f59c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5a0:	fbfbfbfb 	blx	3ff0e596 <MV_CPU_LE+0x3ff0e595>
4000f5a4:	fbfbfbfb 	blx	3ff0e59a <MV_CPU_LE+0x3ff0e599>
	...
4000f5b0:	fbfbfbfb 	blx	3ff0e5a6 <MV_CPU_LE+0x3ff0e5a5>
4000f5b4:	fbfbfbfb 	blx	3ff0e5aa <MV_CPU_LE+0x3ff0e5a9>
	...
4000f5c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5d8:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f5dc:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f5e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f5f0:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f5f4:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
4000f600:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f604:	04040404 	streq	r0, [r4], #-1028	; 0x404
4000f608:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f60c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f610:	fbfbfbfb 	blx	3ff0e606 <MV_CPU_LE+0x3ff0e605>
4000f614:	fbfbfbfb 	blx	3ff0e60a <MV_CPU_LE+0x3ff0e609>
4000f618:	fbfbfbfb 	blx	3ff0e60e <MV_CPU_LE+0x3ff0e60d>
4000f61c:	fbfbfbfb 	blx	3ff0e612 <MV_CPU_LE+0x3ff0e611>
4000f620:	08080808 	stmdaeq	r8, {r3, fp}
4000f624:	08080808 	stmdaeq	r8, {r3, fp}
	...
4000f630:	08080808 	stmdaeq	r8, {r3, fp}
4000f634:	08080808 	stmdaeq	r8, {r3, fp}
4000f638:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f63c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f640:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f644:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f648:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f64c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f650:	08080808 	stmdaeq	r8, {r3, fp}
4000f654:	08080808 	stmdaeq	r8, {r3, fp}
4000f658:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f65c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f660:	08080808 	stmdaeq	r8, {r3, fp}
4000f664:	08080808 	stmdaeq	r8, {r3, fp}
4000f668:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f66c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f670:	08080808 	stmdaeq	r8, {r3, fp}
4000f674:	08080808 	stmdaeq	r8, {r3, fp}
4000f678:	08080808 	stmdaeq	r8, {r3, fp}
4000f67c:	08080808 	stmdaeq	r8, {r3, fp}
4000f680:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f684:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f688:	08080808 	stmdaeq	r8, {r3, fp}
4000f68c:	08080808 	stmdaeq	r8, {r3, fp}
4000f690:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f694:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
4000f6a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f6b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f6c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f6d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6d8:	08080808 	stmdaeq	r8, {r3, fp}
4000f6dc:	08080808 	stmdaeq	r8, {r3, fp}
	...
4000f6e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f6f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f6fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f718:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f71c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f720:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f724:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f72c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f748:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f74c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f758:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f75c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f76c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f788:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f78c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f798:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f79c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7a0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f7a4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
4000f7b0:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f7b4:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
4000f7c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7d8:	08080808 	stmdaeq	r8, {r3, fp}
4000f7dc:	08080808 	stmdaeq	r8, {r3, fp}
4000f7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f7f0:	08080808 	stmdaeq	r8, {r3, fp}
4000f7f4:	08080808 	stmdaeq	r8, {r3, fp}
	...
4000f800:	08080808 	stmdaeq	r8, {r3, fp}
4000f804:	08080808 	stmdaeq	r8, {r3, fp}
4000f808:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f810:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f814:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f818:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f81c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4000f820:	10101010 	andsne	r1, r0, r0, lsl r0
4000f824:	10101010 	andsne	r1, r0, r0, lsl r0
	...
4000f830:	10101010 	andsne	r1, r0, r0, lsl r0
4000f834:	10101010 	andsne	r1, r0, r0, lsl r0
4000f838:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f83c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f840:	efefefef 	svc	0x00efefef
4000f844:	efefefef 	svc	0x00efefef
4000f848:	efefefef 	svc	0x00efefef
4000f84c:	efefefef 	svc	0x00efefef
4000f850:	10101010 	andsne	r1, r0, r0, lsl r0
4000f854:	10101010 	andsne	r1, r0, r0, lsl r0
4000f858:	efefefef 	svc	0x00efefef
4000f85c:	efefefef 	svc	0x00efefef
4000f860:	10101010 	andsne	r1, r0, r0, lsl r0
4000f864:	10101010 	andsne	r1, r0, r0, lsl r0
4000f868:	efefefef 	svc	0x00efefef
4000f86c:	efefefef 	svc	0x00efefef
4000f870:	10101010 	andsne	r1, r0, r0, lsl r0
4000f874:	10101010 	andsne	r1, r0, r0, lsl r0
4000f878:	10101010 	andsne	r1, r0, r0, lsl r0
4000f87c:	10101010 	andsne	r1, r0, r0, lsl r0
4000f880:	efefefef 	svc	0x00efefef
4000f884:	efefefef 	svc	0x00efefef
4000f888:	10101010 	andsne	r1, r0, r0, lsl r0
4000f88c:	10101010 	andsne	r1, r0, r0, lsl r0
4000f890:	efefefef 	svc	0x00efefef
4000f894:	efefefef 	svc	0x00efefef
	...
4000f8a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f8b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f8c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f8d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8d8:	10101010 	andsne	r1, r0, r0, lsl r0
4000f8dc:	10101010 	andsne	r1, r0, r0, lsl r0
	...
4000f8e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f8f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f8fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f918:	efefefef 	svc	0x00efefef
4000f91c:	efefefef 	svc	0x00efefef
4000f920:	efefefef 	svc	0x00efefef
4000f924:	efefefef 	svc	0x00efefef
4000f928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f92c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f94c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f958:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f95c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f96c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f970:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f974:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f98c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000f998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f99c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9a0:	efefefef 	svc	0x00efefef
4000f9a4:	efefefef 	svc	0x00efefef
	...
4000f9b0:	efefefef 	svc	0x00efefef
4000f9b4:	efefefef 	svc	0x00efefef
	...
4000f9c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9d8:	10101010 	andsne	r1, r0, r0, lsl r0
4000f9dc:	10101010 	andsne	r1, r0, r0, lsl r0
4000f9e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000f9f0:	10101010 	andsne	r1, r0, r0, lsl r0
4000f9f4:	10101010 	andsne	r1, r0, r0, lsl r0
	...
4000fa00:	10101010 	andsne	r1, r0, r0, lsl r0
4000fa04:	10101010 	andsne	r1, r0, r0, lsl r0
4000fa08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fa0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fa10:	efefefef 	svc	0x00efefef
4000fa14:	efefefef 	svc	0x00efefef
4000fa18:	efefefef 	svc	0x00efefef
4000fa1c:	efefefef 	svc	0x00efefef
4000fa20:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa24:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
4000fa30:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa34:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fa3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fa40:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa44:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa48:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa4c:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa50:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa54:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa58:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa5c:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa60:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa64:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa68:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa6c:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa70:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa74:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa78:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa7c:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa80:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa84:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa88:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa8c:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fa90:	dfdfdfdf 	svcle	0x00dfdfdf
4000fa94:	dfdfdfdf 	svcle	0x00dfdfdf
	...
4000faa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000faa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fab0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fab4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fac0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fac4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fad0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fad4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fad8:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fadc:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
4000fae8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000faec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000faf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fafc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fb18:	dfdfdfdf 	svcle	0x00dfdfdf
4000fb1c:	dfdfdfdf 	svcle	0x00dfdfdf
4000fb20:	dfdfdfdf 	svcle	0x00dfdfdf
4000fb24:	dfdfdfdf 	svcle	0x00dfdfdf
4000fb28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fb40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fb58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fb68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fb88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fb98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fb9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fba0:	dfdfdfdf 	svcle	0x00dfdfdf
4000fba4:	dfdfdfdf 	svcle	0x00dfdfdf
	...
4000fbb0:	dfdfdfdf 	svcle	0x00dfdfdf
4000fbb4:	dfdfdfdf 	svcle	0x00dfdfdf
	...
4000fbc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbd8:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fbdc:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fbe0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fbf0:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fbf4:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
4000fc00:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fc04:	20202020 	eorcs	r2, r0, r0, lsr #32
4000fc08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fc0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fc10:	dfdfdfdf 	svcle	0x00dfdfdf
4000fc14:	dfdfdfdf 	svcle	0x00dfdfdf
4000fc18:	dfdfdfdf 	svcle	0x00dfdfdf
4000fc1c:	dfdfdfdf 	svcle	0x00dfdfdf
4000fc20:	40404040 	submi	r4, r0, r0, asr #32
4000fc24:	40404040 	submi	r4, r0, r0, asr #32
	...
4000fc30:	40404040 	submi	r4, r0, r0, asr #32
4000fc34:	40404040 	submi	r4, r0, r0, asr #32
4000fc38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fc3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fc40:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc44:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc48:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc4c:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc50:	40404040 	submi	r4, r0, r0, asr #32
4000fc54:	40404040 	submi	r4, r0, r0, asr #32
4000fc58:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc5c:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc60:	40404040 	submi	r4, r0, r0, asr #32
4000fc64:	40404040 	submi	r4, r0, r0, asr #32
4000fc68:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc6c:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc70:	40404040 	submi	r4, r0, r0, asr #32
4000fc74:	40404040 	submi	r4, r0, r0, asr #32
4000fc78:	40404040 	submi	r4, r0, r0, asr #32
4000fc7c:	40404040 	submi	r4, r0, r0, asr #32
4000fc80:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc84:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc88:	40404040 	submi	r4, r0, r0, asr #32
4000fc8c:	40404040 	submi	r4, r0, r0, asr #32
4000fc90:	bfbfbfbf 	svclt	0x00bfbfbf
4000fc94:	bfbfbfbf 	svclt	0x00bfbfbf
	...
4000fca0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fca4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fcb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fcb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fcc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fcc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fcd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fcd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fcd8:	40404040 	submi	r4, r0, r0, asr #32
4000fcdc:	40404040 	submi	r4, r0, r0, asr #32
	...
4000fce8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fcec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fcf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fcfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fd18:	bfbfbfbf 	svclt	0x00bfbfbf
4000fd1c:	bfbfbfbf 	svclt	0x00bfbfbf
4000fd20:	bfbfbfbf 	svclt	0x00bfbfbf
4000fd24:	bfbfbfbf 	svclt	0x00bfbfbf
4000fd28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fd40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fd58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fd68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fd88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fd98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fd9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fda0:	bfbfbfbf 	svclt	0x00bfbfbf
4000fda4:	bfbfbfbf 	svclt	0x00bfbfbf
	...
4000fdb0:	bfbfbfbf 	svclt	0x00bfbfbf
4000fdb4:	bfbfbfbf 	svclt	0x00bfbfbf
	...
4000fdc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fdcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fdd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fdd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fdd8:	40404040 	submi	r4, r0, r0, asr #32
4000fddc:	40404040 	submi	r4, r0, r0, asr #32
4000fde0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fde4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fde8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fdec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fdf0:	40404040 	submi	r4, r0, r0, asr #32
4000fdf4:	40404040 	submi	r4, r0, r0, asr #32
	...
4000fe00:	40404040 	submi	r4, r0, r0, asr #32
4000fe04:	40404040 	submi	r4, r0, r0, asr #32
4000fe08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fe0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fe10:	bfbfbfbf 	svclt	0x00bfbfbf
4000fe14:	bfbfbfbf 	svclt	0x00bfbfbf
4000fe18:	bfbfbfbf 	svclt	0x00bfbfbf
4000fe1c:	bfbfbfbf 	svclt	0x00bfbfbf
4000fe20:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe24:	80808080 	addhi	r8, r0, r0, lsl #1
	...
4000fe30:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe34:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fe3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fe40:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe44:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe48:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe4c:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe50:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe54:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe58:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe5c:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe60:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe64:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe68:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe6c:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe70:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe74:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe78:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe7c:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe80:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe84:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe88:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe8c:	80808080 	addhi	r8, r0, r0, lsl #1
4000fe90:	7f7f7f7f 	svcvc	0x007f7f7f
4000fe94:	7f7f7f7f 	svcvc	0x007f7f7f
	...
4000fea0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fea4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000feb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000feb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fec0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fec4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fed0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fed4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fed8:	80808080 	addhi	r8, r0, r0, lsl #1
4000fedc:	80808080 	addhi	r8, r0, r0, lsl #1
	...
4000fee8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000feec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000fef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fefc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000ff18:	7f7f7f7f 	svcvc	0x007f7f7f
4000ff1c:	7f7f7f7f 	svcvc	0x007f7f7f
4000ff20:	7f7f7f7f 	svcvc	0x007f7f7f
4000ff24:	7f7f7f7f 	svcvc	0x007f7f7f
4000ff28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000ff40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000ff58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000ff68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000ff88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4000ff98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ff9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffa0:	7f7f7f7f 	svcvc	0x007f7f7f
4000ffa4:	7f7f7f7f 	svcvc	0x007f7f7f
	...
4000ffb0:	7f7f7f7f 	svcvc	0x007f7f7f
4000ffb4:	7f7f7f7f 	svcvc	0x007f7f7f
	...
4000ffc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffd8:	80808080 	addhi	r8, r0, r0, lsl #1
4000ffdc:	80808080 	addhi	r8, r0, r0, lsl #1
4000ffe0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffe8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000ffec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4000fff0:	80808080 	addhi	r8, r0, r0, lsl #1
4000fff4:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40010000:	80808080 	addhi	r8, r0, r0, lsl #1
40010004:	80808080 	addhi	r8, r0, r0, lsl #1
40010008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001000c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010010:	7f7f7f7f 	svcvc	0x007f7f7f
40010014:	7f7f7f7f 	svcvc	0x007f7f7f
40010018:	7f7f7f7f 	svcvc	0x007f7f7f
4001001c:	7f7f7f7f 	svcvc	0x007f7f7f

40010020 <g_auiSpecialPattern>:
	...
40010028:	01010101 	tsteq	r1, r1, lsl #2
4001002c:	01010101 	tsteq	r1, r1, lsl #2
40010030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010034:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010038:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001003c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010040:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010044:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010048:	01010101 	tsteq	r1, r1, lsl #2
4001004c:	01010101 	tsteq	r1, r1, lsl #2
40010050:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010054:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010058:	01010101 	tsteq	r1, r1, lsl #2
4001005c:	01010101 	tsteq	r1, r1, lsl #2
40010060:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010064:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010068:	01010101 	tsteq	r1, r1, lsl #2
4001006c:	01010101 	tsteq	r1, r1, lsl #2
40010070:	01010101 	tsteq	r1, r1, lsl #2
40010074:	01010101 	tsteq	r1, r1, lsl #2
40010078:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001007c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010080:	01010101 	tsteq	r1, r1, lsl #2
40010084:	01010101 	tsteq	r1, r1, lsl #2
40010088:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001008c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40010098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001009c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400100a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400100ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400100b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400100bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400100c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400100cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400100d0:	01010101 	tsteq	r1, r1, lsl #2
400100d4:	01010101 	tsteq	r1, r1, lsl #2
	...
400100e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400100e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400100f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400100f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010110:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010114:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010118:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001011c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001013c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010140:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010144:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010154:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001016c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010198:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001019c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
400101a8:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
400101ac:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
400101c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101d0:	01010101 	tsteq	r1, r1, lsl #2
400101d4:	01010101 	tsteq	r1, r1, lsl #2
400101d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400101e8:	01010101 	tsteq	r1, r1, lsl #2
400101ec:	01010101 	tsteq	r1, r1, lsl #2
	...
400101f8:	01010101 	tsteq	r1, r1, lsl #2
400101fc:	01010101 	tsteq	r1, r1, lsl #2
40010200:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010204:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010208:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
4001020c:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010210:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
40010214:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
	...
40010228:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001022c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010230:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010234:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010238:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001023c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010240:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010244:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010248:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001024c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010250:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010254:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010258:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001025c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010260:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010264:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010268:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
4001026c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010270:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010274:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010278:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001027c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010280:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010284:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010288:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001028c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40010298:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001029c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400102a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400102ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400102b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400102bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400102c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400102cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400102d0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400102d4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
400102e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400102e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400102f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400102f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010310:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010314:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010318:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001031c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010338:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001033c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010340:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010344:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010350:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010354:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010360:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010364:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010368:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001036c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010380:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010394:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010398:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001039c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
400103a8:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
400103ac:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
400103c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103d0:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400103d4:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400103d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400103e8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400103ec:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
	...
400103f8:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
400103fc:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40010400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010408:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
4001040c:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010410:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
40010414:	fdfdfdfd 	ldc2l	13, cr15, [sp, #1012]!	; 0x3f4
	...
40010428:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001042c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010430:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010434:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010438:	fbfbfbfb 	blx	3ff0f42e <MV_CPU_LE+0x3ff0f42d>
4001043c:	fbfbfbfb 	blx	3ff0f432 <MV_CPU_LE+0x3ff0f431>
40010440:	fbfbfbfb 	blx	3ff0f436 <MV_CPU_LE+0x3ff0f435>
40010444:	fbfbfbfb 	blx	3ff0f43a <MV_CPU_LE+0x3ff0f439>
40010448:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001044c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010450:	fbfbfbfb 	blx	3ff0f446 <MV_CPU_LE+0x3ff0f445>
40010454:	fbfbfbfb 	blx	3ff0f44a <MV_CPU_LE+0x3ff0f449>
40010458:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001045c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010460:	fbfbfbfb 	blx	3ff0f456 <MV_CPU_LE+0x3ff0f455>
40010464:	fbfbfbfb 	blx	3ff0f45a <MV_CPU_LE+0x3ff0f459>
40010468:	04040404 	streq	r0, [r4], #-1028	; 0x404
4001046c:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010470:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010474:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010478:	fbfbfbfb 	blx	3ff0f46e <MV_CPU_LE+0x3ff0f46d>
4001047c:	fbfbfbfb 	blx	3ff0f472 <MV_CPU_LE+0x3ff0f471>
40010480:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010484:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010488:	fbfbfbfb 	blx	3ff0f47e <MV_CPU_LE+0x3ff0f47d>
4001048c:	fbfbfbfb 	blx	3ff0f482 <MV_CPU_LE+0x3ff0f481>
	...
40010498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001049c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400104a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400104ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400104b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400104bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400104c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400104cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400104d0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400104d4:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
400104e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400104e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400104f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400104f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010510:	fbfbfbfb 	blx	3ff0f506 <MV_CPU_LE+0x3ff0f505>
40010514:	fbfbfbfb 	blx	3ff0f50a <MV_CPU_LE+0x3ff0f509>
40010518:	fbfbfbfb 	blx	3ff0f50e <MV_CPU_LE+0x3ff0f50d>
4001051c:	fbfbfbfb 	blx	3ff0f512 <MV_CPU_LE+0x3ff0f511>
40010520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010524:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010538:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001053c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010540:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010544:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010550:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010554:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010560:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010564:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001056c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010584:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010594:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010598:	fbfbfbfb 	blx	3ff0f58e <MV_CPU_LE+0x3ff0f58d>
4001059c:	fbfbfbfb 	blx	3ff0f592 <MV_CPU_LE+0x3ff0f591>
	...
400105a8:	fbfbfbfb 	blx	3ff0f59e <MV_CPU_LE+0x3ff0f59d>
400105ac:	fbfbfbfb 	blx	3ff0f5a2 <MV_CPU_LE+0x3ff0f5a1>
	...
400105c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105d0:	04040404 	streq	r0, [r4], #-1028	; 0x404
400105d4:	04040404 	streq	r0, [r4], #-1028	; 0x404
400105d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400105e8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400105ec:	04040404 	streq	r0, [r4], #-1028	; 0x404
	...
400105f8:	04040404 	streq	r0, [r4], #-1028	; 0x404
400105fc:	04040404 	streq	r0, [r4], #-1028	; 0x404
40010600:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010604:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010608:	fbfbfbfb 	blx	3ff0f5fe <MV_CPU_LE+0x3ff0f5fd>
4001060c:	fbfbfbfb 	blx	3ff0f602 <MV_CPU_LE+0x3ff0f601>
40010610:	fbfbfbfb 	blx	3ff0f606 <MV_CPU_LE+0x3ff0f605>
40010614:	fbfbfbfb 	blx	3ff0f60a <MV_CPU_LE+0x3ff0f609>
	...
40010628:	08080808 	stmdaeq	r8, {r3, fp}
4001062c:	08080808 	stmdaeq	r8, {r3, fp}
40010630:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010634:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010638:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001063c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010640:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010644:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010648:	08080808 	stmdaeq	r8, {r3, fp}
4001064c:	08080808 	stmdaeq	r8, {r3, fp}
40010650:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010654:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010658:	08080808 	stmdaeq	r8, {r3, fp}
4001065c:	08080808 	stmdaeq	r8, {r3, fp}
40010660:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010664:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010668:	08080808 	stmdaeq	r8, {r3, fp}
4001066c:	08080808 	stmdaeq	r8, {r3, fp}
40010670:	08080808 	stmdaeq	r8, {r3, fp}
40010674:	08080808 	stmdaeq	r8, {r3, fp}
40010678:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001067c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010680:	08080808 	stmdaeq	r8, {r3, fp}
40010684:	08080808 	stmdaeq	r8, {r3, fp}
40010688:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001068c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40010698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001069c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400106a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400106ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400106b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400106bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400106c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400106cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400106d0:	08080808 	stmdaeq	r8, {r3, fp}
400106d4:	08080808 	stmdaeq	r8, {r3, fp}
	...
400106e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400106e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400106f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400106f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010710:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010714:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010718:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001071c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001073c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010744:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010750:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010754:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001076c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010790:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010794:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010798:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001079c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
400107a8:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
400107ac:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
400107c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107d0:	08080808 	stmdaeq	r8, {r3, fp}
400107d4:	08080808 	stmdaeq	r8, {r3, fp}
400107d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400107e8:	08080808 	stmdaeq	r8, {r3, fp}
400107ec:	08080808 	stmdaeq	r8, {r3, fp}
	...
400107f8:	08080808 	stmdaeq	r8, {r3, fp}
400107fc:	08080808 	stmdaeq	r8, {r3, fp}
40010800:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010804:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010808:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
4001080c:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010810:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
40010814:	f7f7f7f7 			; <UNDEFINED> instruction: 0xf7f7f7f7
	...
40010828:	10101010 	andsne	r1, r0, r0, lsl r0
4001082c:	10101010 	andsne	r1, r0, r0, lsl r0
40010830:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010834:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010838:	efefefef 	svc	0x00efefef
4001083c:	efefefef 	svc	0x00efefef
40010840:	efefefef 	svc	0x00efefef
40010844:	efefefef 	svc	0x00efefef
40010848:	10101010 	andsne	r1, r0, r0, lsl r0
4001084c:	10101010 	andsne	r1, r0, r0, lsl r0
40010850:	efefefef 	svc	0x00efefef
40010854:	efefefef 	svc	0x00efefef
40010858:	10101010 	andsne	r1, r0, r0, lsl r0
4001085c:	10101010 	andsne	r1, r0, r0, lsl r0
40010860:	efefefef 	svc	0x00efefef
40010864:	efefefef 	svc	0x00efefef
40010868:	10101010 	andsne	r1, r0, r0, lsl r0
4001086c:	10101010 	andsne	r1, r0, r0, lsl r0
40010870:	10101010 	andsne	r1, r0, r0, lsl r0
40010874:	10101010 	andsne	r1, r0, r0, lsl r0
40010878:	efefefef 	svc	0x00efefef
4001087c:	efefefef 	svc	0x00efefef
40010880:	10101010 	andsne	r1, r0, r0, lsl r0
40010884:	10101010 	andsne	r1, r0, r0, lsl r0
40010888:	efefefef 	svc	0x00efefef
4001088c:	efefefef 	svc	0x00efefef
	...
40010898:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001089c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400108a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400108ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400108b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400108bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400108c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400108cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400108d0:	10101010 	andsne	r1, r0, r0, lsl r0
400108d4:	10101010 	andsne	r1, r0, r0, lsl r0
	...
400108e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400108e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400108f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400108f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010910:	efefefef 	svc	0x00efefef
40010914:	efefefef 	svc	0x00efefef
40010918:	efefefef 	svc	0x00efefef
4001091c:	efefefef 	svc	0x00efefef
40010920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001093c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010950:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010954:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010960:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010968:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001096c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010980:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010990:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010994:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010998:	efefefef 	svc	0x00efefef
4001099c:	efefefef 	svc	0x00efefef
	...
400109a8:	efefefef 	svc	0x00efefef
400109ac:	efefefef 	svc	0x00efefef
	...
400109c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109d0:	10101010 	andsne	r1, r0, r0, lsl r0
400109d4:	10101010 	andsne	r1, r0, r0, lsl r0
400109d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400109e8:	10101010 	andsne	r1, r0, r0, lsl r0
400109ec:	10101010 	andsne	r1, r0, r0, lsl r0
	...
400109f8:	10101010 	andsne	r1, r0, r0, lsl r0
400109fc:	10101010 	andsne	r1, r0, r0, lsl r0
40010a00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010a04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010a08:	efefefef 	svc	0x00efefef
40010a0c:	efefefef 	svc	0x00efefef
40010a10:	efefefef 	svc	0x00efefef
40010a14:	efefefef 	svc	0x00efefef
	...
40010a28:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a2c:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010a34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010a38:	dfdfdfdf 	svcle	0x00dfdfdf
40010a3c:	dfdfdfdf 	svcle	0x00dfdfdf
40010a40:	dfdfdfdf 	svcle	0x00dfdfdf
40010a44:	dfdfdfdf 	svcle	0x00dfdfdf
40010a48:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a4c:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a50:	dfdfdfdf 	svcle	0x00dfdfdf
40010a54:	dfdfdfdf 	svcle	0x00dfdfdf
40010a58:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a5c:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a60:	dfdfdfdf 	svcle	0x00dfdfdf
40010a64:	dfdfdfdf 	svcle	0x00dfdfdf
40010a68:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a6c:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a70:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a74:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a78:	dfdfdfdf 	svcle	0x00dfdfdf
40010a7c:	dfdfdfdf 	svcle	0x00dfdfdf
40010a80:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a84:	20202020 	eorcs	r2, r0, r0, lsr #32
40010a88:	dfdfdfdf 	svcle	0x00dfdfdf
40010a8c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40010a98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010a9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010aa8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010aac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010ab8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010abc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010ac8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010acc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ad0:	20202020 	eorcs	r2, r0, r0, lsr #32
40010ad4:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40010ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010af0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010b10:	dfdfdfdf 	svcle	0x00dfdfdf
40010b14:	dfdfdfdf 	svcle	0x00dfdfdf
40010b18:	dfdfdfdf 	svcle	0x00dfdfdf
40010b1c:	dfdfdfdf 	svcle	0x00dfdfdf
40010b20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010b38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010b50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010b90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010b98:	dfdfdfdf 	svcle	0x00dfdfdf
40010b9c:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40010ba8:	dfdfdfdf 	svcle	0x00dfdfdf
40010bac:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40010bc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010bc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010bc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010bcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010bd0:	20202020 	eorcs	r2, r0, r0, lsr #32
40010bd4:	20202020 	eorcs	r2, r0, r0, lsr #32
40010bd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010bdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010be0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010be4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010be8:	20202020 	eorcs	r2, r0, r0, lsr #32
40010bec:	20202020 	eorcs	r2, r0, r0, lsr #32
	...
40010bf8:	20202020 	eorcs	r2, r0, r0, lsr #32
40010bfc:	20202020 	eorcs	r2, r0, r0, lsr #32
40010c00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010c04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010c08:	dfdfdfdf 	svcle	0x00dfdfdf
40010c0c:	dfdfdfdf 	svcle	0x00dfdfdf
40010c10:	dfdfdfdf 	svcle	0x00dfdfdf
40010c14:	dfdfdfdf 	svcle	0x00dfdfdf
	...
40010c28:	40404040 	submi	r4, r0, r0, asr #32
40010c2c:	40404040 	submi	r4, r0, r0, asr #32
40010c30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010c34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010c38:	bfbfbfbf 	svclt	0x00bfbfbf
40010c3c:	bfbfbfbf 	svclt	0x00bfbfbf
40010c40:	bfbfbfbf 	svclt	0x00bfbfbf
40010c44:	bfbfbfbf 	svclt	0x00bfbfbf
40010c48:	40404040 	submi	r4, r0, r0, asr #32
40010c4c:	40404040 	submi	r4, r0, r0, asr #32
40010c50:	bfbfbfbf 	svclt	0x00bfbfbf
40010c54:	bfbfbfbf 	svclt	0x00bfbfbf
40010c58:	40404040 	submi	r4, r0, r0, asr #32
40010c5c:	40404040 	submi	r4, r0, r0, asr #32
40010c60:	bfbfbfbf 	svclt	0x00bfbfbf
40010c64:	bfbfbfbf 	svclt	0x00bfbfbf
40010c68:	40404040 	submi	r4, r0, r0, asr #32
40010c6c:	40404040 	submi	r4, r0, r0, asr #32
40010c70:	40404040 	submi	r4, r0, r0, asr #32
40010c74:	40404040 	submi	r4, r0, r0, asr #32
40010c78:	bfbfbfbf 	svclt	0x00bfbfbf
40010c7c:	bfbfbfbf 	svclt	0x00bfbfbf
40010c80:	40404040 	submi	r4, r0, r0, asr #32
40010c84:	40404040 	submi	r4, r0, r0, asr #32
40010c88:	bfbfbfbf 	svclt	0x00bfbfbf
40010c8c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40010c98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010c9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010ca8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010cac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010cb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010cbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010cc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ccc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010cd0:	40404040 	submi	r4, r0, r0, asr #32
40010cd4:	40404040 	submi	r4, r0, r0, asr #32
	...
40010ce0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ce4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010cf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010d10:	bfbfbfbf 	svclt	0x00bfbfbf
40010d14:	bfbfbfbf 	svclt	0x00bfbfbf
40010d18:	bfbfbfbf 	svclt	0x00bfbfbf
40010d1c:	bfbfbfbf 	svclt	0x00bfbfbf
40010d20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010d38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010d50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010d60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010d80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010d90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010d98:	bfbfbfbf 	svclt	0x00bfbfbf
40010d9c:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40010da8:	bfbfbfbf 	svclt	0x00bfbfbf
40010dac:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40010dc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010dc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010dc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010dcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010dd0:	40404040 	submi	r4, r0, r0, asr #32
40010dd4:	40404040 	submi	r4, r0, r0, asr #32
40010dd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ddc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010de0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010de4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010de8:	40404040 	submi	r4, r0, r0, asr #32
40010dec:	40404040 	submi	r4, r0, r0, asr #32
	...
40010df8:	40404040 	submi	r4, r0, r0, asr #32
40010dfc:	40404040 	submi	r4, r0, r0, asr #32
40010e00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010e04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010e08:	bfbfbfbf 	svclt	0x00bfbfbf
40010e0c:	bfbfbfbf 	svclt	0x00bfbfbf
40010e10:	bfbfbfbf 	svclt	0x00bfbfbf
40010e14:	bfbfbfbf 	svclt	0x00bfbfbf
	...
40010e28:	80808080 	addhi	r8, r0, r0, lsl #1
40010e2c:	80808080 	addhi	r8, r0, r0, lsl #1
40010e30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010e34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010e38:	7f7f7f7f 	svcvc	0x007f7f7f
40010e3c:	7f7f7f7f 	svcvc	0x007f7f7f
40010e40:	7f7f7f7f 	svcvc	0x007f7f7f
40010e44:	7f7f7f7f 	svcvc	0x007f7f7f
40010e48:	80808080 	addhi	r8, r0, r0, lsl #1
40010e4c:	80808080 	addhi	r8, r0, r0, lsl #1
40010e50:	7f7f7f7f 	svcvc	0x007f7f7f
40010e54:	7f7f7f7f 	svcvc	0x007f7f7f
40010e58:	80808080 	addhi	r8, r0, r0, lsl #1
40010e5c:	80808080 	addhi	r8, r0, r0, lsl #1
40010e60:	7f7f7f7f 	svcvc	0x007f7f7f
40010e64:	7f7f7f7f 	svcvc	0x007f7f7f
40010e68:	80808080 	addhi	r8, r0, r0, lsl #1
40010e6c:	80808080 	addhi	r8, r0, r0, lsl #1
40010e70:	80808080 	addhi	r8, r0, r0, lsl #1
40010e74:	80808080 	addhi	r8, r0, r0, lsl #1
40010e78:	7f7f7f7f 	svcvc	0x007f7f7f
40010e7c:	7f7f7f7f 	svcvc	0x007f7f7f
40010e80:	80808080 	addhi	r8, r0, r0, lsl #1
40010e84:	80808080 	addhi	r8, r0, r0, lsl #1
40010e88:	7f7f7f7f 	svcvc	0x007f7f7f
40010e8c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40010e98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010eac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010eb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ebc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010ec8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ecc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ed0:	80808080 	addhi	r8, r0, r0, lsl #1
40010ed4:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40010ee0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ee4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010ef0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010ef4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010f10:	7f7f7f7f 	svcvc	0x007f7f7f
40010f14:	7f7f7f7f 	svcvc	0x007f7f7f
40010f18:	7f7f7f7f 	svcvc	0x007f7f7f
40010f1c:	7f7f7f7f 	svcvc	0x007f7f7f
40010f20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010f38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010f50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010f60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010f80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40010f90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010f98:	7f7f7f7f 	svcvc	0x007f7f7f
40010f9c:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40010fa8:	7f7f7f7f 	svcvc	0x007f7f7f
40010fac:	7f7f7f7f 	svcvc	0x007f7f7f
	...
40010fc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fd0:	80808080 	addhi	r8, r0, r0, lsl #1
40010fd4:	80808080 	addhi	r8, r0, r0, lsl #1
40010fd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fdc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fe0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fe4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40010fe8:	80808080 	addhi	r8, r0, r0, lsl #1
40010fec:	80808080 	addhi	r8, r0, r0, lsl #1
	...
40010ff8:	80808080 	addhi	r8, r0, r0, lsl #1
40010ffc:	80808080 	addhi	r8, r0, r0, lsl #1
40011000:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011008:	7f7f7f7f 	svcvc	0x007f7f7f
4001100c:	7f7f7f7f 	svcvc	0x007f7f7f
40011010:	7f7f7f7f 	svcvc	0x007f7f7f
40011014:	7f7f7f7f 	svcvc	0x007f7f7f
	...

40011020 <auiSdramData>:
	...

40011220 <Virt>:
	...

40011240 <s_aiCentralizationLowLimit>:
	...

40011264 <s_aiCentralizationHighLimit>:
	...

Disassembly of section .data.rel:

40011288 <ddr_modes>:
40011288:	4000d59c 	mulmi	r0, ip, r5
4001128c:	00000506 	andeq	r0, r0, r6, lsl #10
40011290:	4000e010 	andmi	lr, r0, r0, lsl r0
40011294:	4000e4c0 	andmi	lr, r0, r0, asr #9
40011298:	4000d5ac 	andmi	sp, r0, ip, lsr #11
4001129c:	01000506 	tsteq	r0, r6, lsl #10
400112a0:	4000e010 	andmi	lr, r0, r0, lsl r0
400112a4:	4000e650 	andmi	lr, r0, r0, asr r6
400112a8:	4000d5c0 	andmi	sp, r0, r0, asr #11
400112ac:	02000506 	andeq	r0, r0, #25165824	; 0x1800000
400112b0:	4000e1a0 	andmi	lr, r0, r0, lsr #3
	...

Disassembly of section .got:

40011378 <.got>:
40011378:	4000efa0 	andmi	lr, r0, r0, lsr #31
4001137c:	4000eee0 	andmi	lr, r0, r0, ror #29
40011380:	4000f000 	andmi	pc, r0, r0
40011384:	4000e860 	andmi	lr, r0, r0, ror #16
40011388:	4000e8e0 	andmi	lr, r0, r0, ror #17
4001138c:	4000efc0 	andmi	lr, r0, r0, asr #31
40011390:	40010020 	andmi	r0, r1, r0, lsr #32
40011394:	4000efe0 	andmi	lr, r0, r0, ror #31
40011398:	4000f020 	andmi	pc, r0, r0, lsr #32
4001139c:	4000e920 	andmi	lr, r0, r0, lsr #18
400113a0:	4000ef40 	andmi	lr, r0, r0, asr #30
400113a4:	4000e7e0 	andmi	lr, r0, r0, ror #15

Disassembly of section .got.plt:

400113a8 <_GLOBAL_OFFSET_TABLE_>:
	...

Disassembly of section .bss:

400113b4 <uiXorRegsCtrlBackup>:
400113b4:	00000000 	andeq	r0, r0, r0

400113b8 <uiXorRegsBaseBackup>:
	...

400113c8 <uiXorRegsMaskBackup>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	06003705 	streq	r3, [r0], -r5, lsl #14
  14:	0901080a 	stmdbeq	r1, {r1, r3, fp}
  18:	12020a02 	andne	r0, r2, #8192	; 0x2000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  28:	Address 0x00000028 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	61726220 	cmnvs	r2, r0, lsr #4
  14:	2d68636e 	stclcs	3, cr6, [r8, #-440]!	; 0xfffffe48
  18:	2e362e34 	mrccs	14, 1, r2, cr6, cr4, {1}
  1c:	4d202e32 	stcmi	14, cr2, [r0, #-200]!	; 0xffffff38
  20:	65767261 	ldrbvs	r7, [r6, #-609]!	; 0x261
  24:	47206c6c 	strmi	r6, [r0, -ip, ror #24]!
  28:	32204343 	eorcc	r4, r0, #201326593	; 0xc000001
  2c:	30323130 	eorscc	r3, r2, r0, lsr r1
  30:	38382d31 	ldmdacc	r8!, {r0, r4, r5, r8, sl, fp, sp}
  34:	31302e33 	teqcc	r0, r3, lsr lr
  38:	39343963 	ldmdbcc	r4!, {r0, r1, r5, r6, r8, fp, ip, sp}
  3c:	20296564 	eorcs	r6, r9, r4, ror #10
  40:	2e362e34 	mrccs	14, 1, r2, cr6, cr4, {1}
  44:	Address 0x00000044 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000009f5 	strdeq	r0, [r0], -r5
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000411 	andeq	r0, r0, r1, lsl r4
      10:	0000ce01 	andeq	ip, r0, r1, lsl #28
      14:	00030800 	andeq	r0, r3, r0, lsl #16
      18:	0040ac00 	subeq	sl, r0, r0, lsl #24
      1c:	004b4a40 	subeq	r4, fp, r0, asr #20
      20:	00000040 	andeq	r0, r0, r0, asr #32
      24:	04040200 	streq	r0, [r4], #-512	; 0x200
      28:	00000302 	andeq	r0, r0, r2, lsl #6
      2c:	f7040802 			; <UNDEFINED> instruction: 0xf7040802
      30:	03000003 	movweq	r0, #3
      34:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
      38:	04040074 	streq	r0, [r4], #-116	; 0x74
      3c:	00000040 	andeq	r0, r0, r0, asr #32
      40:	77080102 	strvc	r0, [r8, -r2, lsl #2]
      44:	02000003 	andeq	r0, r0, #3
      48:	005f0704 	subseq	r0, pc, r4, lsl #14
      4c:	04020000 	streq	r0, [r2]
      50:	0000a405 	andeq	sl, r0, r5, lsl #8
      54:	05080200 	streq	r0, [r8, #-512]	; 0x200
      58:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      5c:	6e080102 	wmululvs	wr0, wr8, wr2
      60:	02000003 	andeq	r0, r0, #3
      64:	02000702 	andeq	r0, r0, #524288	; 0x80000
      68:	04020000 	streq	r0, [r2]
      6c:	00005a07 	andeq	r5, r0, r7, lsl #20
      70:	06010200 	streq	r0, [r1], -r0, lsl #4
      74:	00000370 	andeq	r0, r0, r0, ror r3
      78:	2d050202 	stccs	2, cr0, [r5, #-8]
      7c:	02000002 	andeq	r0, r0, #2
      80:	00550708 	subseq	r0, r5, r8, lsl #14
      84:	80050000 	andhi	r0, r5, r0
      88:	01000002 	tsteq	r0, r2
      8c:	00005ca8 	andeq	r5, r0, r8, lsr #25
      90:	04450500 	strbeq	r0, [r5], #-1280	; 0x500
      94:	ab010000 	blge	4009c <MV_CPU_LE+0x4009b>
      98:	00000047 	andeq	r0, r0, r7, asr #32
      9c:	00034b05 	andeq	r4, r3, r5, lsl #22
      a0:	63ae0100 			; <UNDEFINED> instruction: 0x63ae0100
      a4:	05000000 	streq	r0, [r0]
      a8:	00000191 	muleq	r0, r1, r1
      ac:	0033bc01 	eorseq	fp, r3, r1, lsl #24
      b0:	04040000 	streq	r0, [r4]
      b4:	00000091 	muleq	r0, r1, r0
      b8:	00008606 	andeq	r8, r0, r6, lsl #12
      bc:	0000c800 	andeq	ip, r0, r0, lsl #16
      c0:	00470700 	subeq	r0, r7, r0, lsl #14
      c4:	007f0000 	rsbseq	r0, pc, r0
      c8:	00011508 	andeq	r1, r1, r8, lsl #10
      cc:	4e030100 	wmululmi	wr0, wr3, wr0
      d0:	000000e7 	andeq	r0, r0, r7, ror #1
      d4:	0004db09 	andeq	sp, r4, r9, lsl #22
      d8:	55090000 	strpl	r0, [r9]
      dc:	01000002 	tsteq	r0, r2
      e0:	0000f309 	andeq	pc, r0, r9, lsl #6
      e4:	05000200 	streq	r0, [r0, #-512]	; 0x200
      e8:	000005a8 	andeq	r0, r0, r8, lsr #11
      ec:	00c85203 	sbceq	r5, r8, r3, lsl #4
      f0:	010a0000 	mrseq	r0, (UNDEF: 10)
      f4:	0107d204 	tsteq	r7, r4, lsl #4
      f8:	37090000 	strcc	r0, [r9, -r0]
      fc:	00000002 	andeq	r0, r0, r2
     100:	00059209 	andeq	r9, r5, r9, lsl #4
     104:	05000100 	streq	r0, [r0, #-256]	; 0x100
     108:	000000ad 	andeq	r0, r0, sp, lsr #1
     10c:	00f2d504 	rscseq	sp, r2, r4, lsl #10
     110:	3e0b0000 	worcc	wr0, wr11, wr0
     114:	08000001 	stmdaeq	r0, {r0}
     118:	013bd804 	teqeq	fp, r4, lsl #16
     11c:	a20c0000 	andge	r0, ip, #0
     120:	04000002 	streq	r0, [r0], #-2
     124:	000091d9 	ldrdeq	r9, [r0], -r9	; <UNPREDICTABLE>
     128:	00230200 	eoreq	r0, r3, r0, lsl #4
     12c:	0000270c 	andeq	r2, r0, ip, lsl #14
     130:	07da0400 	ldrbeq	r0, [sl, r0, lsl #8]
     134:	02000001 	andeq	r0, r0, #1
     138:	05000423 	streq	r0, [r0, #-1059]	; 0x423
     13c:	000002e0 	andeq	r0, r0, r0, ror #5
     140:	0112db04 	tsteq	r2, r4, lsl #22
     144:	4c0b0000 	wstrbmi	wr0, [fp]
     148:	14000004 	strne	r0, [r0], #-4
     14c:	018bde04 	orreq	sp, fp, r4, lsl #28
     150:	4a0c0000 	bmi	300158 <MV_CPU_LE+0x300157>
     154:	04000001 	streq	r0, [r0], #-1
     158:	00013bdf 	ldrdeq	r3, [r1], -pc	; <UNPREDICTABLE>
     15c:	00230200 	eoreq	r0, r3, r0, lsl #4
     160:	0001c30c 	andeq	ip, r1, ip, lsl #6
     164:	a7e00400 	strbge	r0, [r0, r0, lsl #8]!
     168:	02000000 	andeq	r0, r0, #0
     16c:	6e0c0823 	cdpvs	8, 0, cr0, cr12, cr3, {1}
     170:	04000004 	streq	r0, [r0], #-4
     174:	000091e1 	andeq	r9, r0, r1, ror #3
     178:	0c230200 	stceq	2, cr0, [r3]
     17c:	0003c70c 	andeq	ip, r3, ip, lsl #14
     180:	a7e20400 	strbge	r0, [r2, r0, lsl #8]!
     184:	02000000 	andeq	r0, r0, #0
     188:	05001023 	streq	r1, [r0, #-35]	; 0x23
     18c:	000003fe 	strdeq	r0, [r0], -lr
     190:	0146e304 	cmpeq	r6, r4, lsl #6
     194:	230b0000 	movwcs	r0, #45056	; 0xb000
     198:	08000001 	stmdaeq	r0, {r0}
     19c:	01bf4405 			; <UNDEFINED> instruction: 0x01bf4405
     1a0:	ea0c0000 	b	3001a8 <MV_CPU_LE+0x3001a7>
     1a4:	05000000 	streq	r0, [r0]
     1a8:	00009145 	andeq	r9, r0, r5, asr #2
     1ac:	00230200 	eoreq	r0, r3, r0, lsl #4
     1b0:	0001b30c 	andeq	fp, r1, ip, lsl #6
     1b4:	91460500 	cmpls	r6, r0, lsl #10
     1b8:	02000000 	andeq	r0, r0, #0
     1bc:	05000423 	streq	r0, [r0, #-1059]	; 0x423
     1c0:	00000529 	andeq	r0, r0, r9, lsr #10
     1c4:	01964705 	orrseq	r4, r6, r5, lsl #14
     1c8:	c60b0000 	strgt	r0, [fp], -r0
     1cc:	08000004 	stmdaeq	r0, {r2}
     1d0:	01f34706 	mvnseq	r4, r6, lsl #14
     1d4:	ea0c0000 	b	3001dc <MV_CPU_LE+0x3001db>
     1d8:	06000000 	streq	r0, [r0], -r0
     1dc:	00009148 	andeq	r9, r0, r8, asr #2
     1e0:	00230200 	eoreq	r0, r3, r0, lsl #4
     1e4:	0001b30c 	andeq	fp, r1, ip, lsl #6
     1e8:	91490600 	cmpls	r9, r0, lsl #12
     1ec:	02000000 	andeq	r0, r0, #0
     1f0:	05000423 	streq	r0, [r0, #-1059]	; 0x423
     1f4:	00000011 	andeq	r0, r0, r1, lsl r0
     1f8:	01ca4a06 	biceq	r4, sl, r6, lsl #20
     1fc:	010a0000 	mrseq	r0, (UNDEF: 10)
     200:	02184907 	andseq	r4, r8, #114688	; 0x1c000
     204:	410d0000 	mrsmi	r0, (UNDEF: 13)
     208:	09000030 	stmdbeq	r0, {r4, r5}
     20c:	0000051a 	andeq	r0, r0, sl, lsl r5
     210:	042d0901 	strteq	r0, [sp], #-2305	; 0x901
     214:	00020000 	andeq	r0, r2, r0
     218:	0002aa05 	andeq	sl, r2, r5, lsl #20
     21c:	fe4d0700 	cdp2	7, 4, cr0, cr13, cr0, {0}
     220:	0b000001 	bleq	22c <MV_CPU_LE+0x22b>
     224:	000003b9 			; <UNDEFINED> instruction: 0x000003b9
     228:	924f0710 	subls	r0, pc, #4194304	; 0x400000
     22c:	0c000002 	wstrbeq	wr0, [r0], #-2
     230:	000003d3 	ldrdeq	r0, [r0], -r3
     234:	003a5007 	eorseq	r5, sl, r7
     238:	23020000 	movwcs	r0, #8192	; 0x2000
     23c:	02c60c00 	sbceq	r0, r6, #0
     240:	51070000 	mrspl	r0, (UNDEF: 7)
     244:	00000086 	andeq	r0, r0, r6, lsl #1
     248:	0c042302 	stceq	3, cr2, [r4], {2}
     24c:	00000079 	andeq	r0, r0, r9, ror r0
     250:	00865207 	addeq	r5, r6, r7, lsl #4
     254:	23020000 	movwcs	r0, #8192	; 0x2000
     258:	05220c05 	streq	r0, [r2, #-3077]!	; 0xc05
     25c:	53070000 	movwpl	r0, #28672	; 0x7000
     260:	00000086 	andeq	r0, r0, r6, lsl #1
     264:	0c062302 	stceq	3, cr2, [r6], {2}
     268:	0000039d 	muleq	r0, sp, r3
     26c:	02185407 	andseq	r5, r8, #117440512	; 0x7000000
     270:	23020000 	movwcs	r0, #8192	; 0x2000
     274:	040c0c07 	streq	r0, [ip], #-3079	; 0xc07
     278:	55070000 	strpl	r0, [r7]
     27c:	00000292 	muleq	r0, r2, r2
     280:	0c082302 	stceq	3, cr2, [r8], {2}
     284:	000003b4 			; <UNDEFINED> instruction: 0x000003b4
     288:	02985607 	addseq	r5, r8, #7340032	; 0x700000
     28c:	23020000 	movwcs	r0, #8192	; 0x2000
     290:	0404000c 	streq	r0, [r4], #-12
     294:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
     298:	01f30404 	mvnseq	r0, r4, lsl #8
     29c:	ed050000 	wstrb	wr0, [r5]
     2a0:	07000002 	streq	r0, [r0, -r2]
     2a4:	00022357 	andeq	r2, r2, r7, asr r3
     2a8:	02650e00 	rsbeq	r0, r5, #0
     2ac:	81010000 	mrshi	r0, (UNDEF: 1)
     2b0:	00910101 	addseq	r0, r1, r1, lsl #2
     2b4:	40ac0000 	adcmi	r0, ip, r0
     2b8:	40c84000 	sbcmi	r4, r8, r0
     2bc:	00004000 	andeq	r4, r0, r0
     2c0:	02e50000 	rsceq	r0, r5, #0
     2c4:	ee0f0000 	wor	wr0, wr15, wr0
     2c8:	01000000 	mrseq	r0, (UNDEF: 0)
     2cc:	00910181 	addseq	r0, r1, r1, lsl #3
     2d0:	91020000 	mrsls	r0, (UNDEF: 2)
     2d4:	0609106c 	streq	r1, [r9], -ip, rrx
     2d8:	83010000 	movwhi	r0, #4096	; 0x1000
     2dc:	00009101 	andeq	r9, r0, r1, lsl #2
     2e0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     2e4:	e2011100 	and	r1, r1, #0
     2e8:	02000001 	andeq	r0, r0, #1
     2ec:	0091016f 	addseq	r0, r1, pc, ror #2
     2f0:	40c80000 	sbcmi	r0, r8, r0
     2f4:	43ec4000 	mvnmi	r4, #0
     2f8:	00384000 	eorseq	r4, r8, r0
     2fc:	03d40000 	bicseq	r0, r4, #0
     300:	95120000 	ldrls	r0, [r2]
     304:	02000002 	andeq	r0, r0, #2
     308:	00009171 	andeq	r9, r0, r1, ror r1
     30c:	54910200 	ldrpl	r0, [r1], #512	; 0x200
     310:	00024f12 	andeq	r4, r2, r2, lsl pc
     314:	91710200 	cmnls	r1, r0, lsl #4
     318:	02000000 	andeq	r0, r0, #0
     31c:	13124c91 	tstne	r2, #37120	; 0x9100
     320:	02000002 	andeq	r0, r0, #2
     324:	00009172 	andeq	r9, r0, r2, ror r1
     328:	68910200 	ldmvs	r1, {r9}
     32c:	0003aa12 	andeq	sl, r3, r2, lsl sl
     330:	91730200 	cmnls	r3, r0, lsl #4
     334:	02000000 	andeq	r0, r0, #0
     338:	65125891 	ldrvs	r5, [r2, #-2193]	; 0x891
     33c:	02000004 	andeq	r0, r0, #4
     340:	00009173 	andeq	r9, r0, r3, ror r1
     344:	6c910200 	ldcvs	2, cr0, [r1], {0}
     348:	00003612 	andeq	r3, r0, r2, lsl r6
     34c:	91730200 	cmnls	r3, r0, lsl #4
     350:	02000000 	andeq	r0, r0, #0
     354:	db125091 	blle	4945a0 <MV_CPU_LE+0x49459f>
     358:	02000001 	andeq	r0, r0, #1
     35c:	00009173 	andeq	r9, r0, r3, ror r1
     360:	5c910200 	ldcpl	2, cr0, [r1], {0}
     364:	00039112 	andeq	r9, r3, r2, lsl r1
     368:	91730200 	cmnls	r3, r0, lsl #4
     36c:	02000000 	andeq	r0, r0, #0
     370:	85124891 	ldrhi	r4, [r2, #-2193]	; 0x891
     374:	02000001 	andeq	r0, r0, #1
     378:	00009173 	andeq	r9, r0, r3, ror r1
     37c:	44910200 	ldrmi	r0, [r1], #512	; 0x200
     380:	00045912 	andeq	r5, r4, r2, lsl r9
     384:	d4740200 	ldrbtle	r0, [r4], #-512	; 0x200
     388:	03000003 	movweq	r0, #3
     38c:	127f8491 	rsbsne	r8, pc, #-1862270976	; 0x91000000
     390:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
     394:	00a77502 	adceq	r7, r7, r2, lsl #10
     398:	91020000 	mrsls	r0, (UNDEF: 2)
     39c:	05431264 	strbeq	r1, [r3, #-612]	; 0x264
     3a0:	76020000 	strvc	r0, [r2], -r0
     3a4:	000000a7 	andeq	r0, r0, r7, lsr #1
     3a8:	12609102 	rsbne	r9, r0, #-2147483648	; 0x80000000
     3ac:	00000000 	andeq	r0, r0, r0
     3b0:	00917702 	addseq	r7, r1, r2, lsl #14
     3b4:	91030000 	mrsls	r0, (UNDEF: 3)
     3b8:	ec137f80 	ldc	15, cr7, [r3], {128}	; 0x80
     3bc:	18400040 	stmdane	r0, {r6}^
     3c0:	12400041 	subne	r0, r0, #65	; 0x41
     3c4:	000001bd 			; <UNDEFINED> instruction: 0x000001bd
     3c8:	013b8002 	teqeq	fp, r2
     3cc:	91030000 	mrsls	r0, (UNDEF: 3)
     3d0:	00007ef8 	strdeq	r7, [r0], -r8
     3d4:	00009106 	andeq	r9, r0, r6, lsl #2
     3d8:	0003e400 	andeq	lr, r3, r0, lsl #8
     3dc:	00470700 	subeq	r0, r7, r0, lsl #14
     3e0:	000f0000 	andeq	r0, pc, r0
     3e4:	04930114 	ldreq	r0, [r3], #276	; 0x114
     3e8:	68020000 	stmdavs	r2, {}	; <UNPREDICTABLE>
     3ec:	00910101 	addseq	r0, r1, r1, lsl #2
     3f0:	43ec0000 	mvnmi	r0, #0
     3f4:	441c4000 	ldrmi	r4, [ip]
     3f8:	00724000 	rsbseq	r4, r2, r0
     3fc:	04210000 	strteq	r0, [r1]
     400:	13100000 	tstne	r0, #0
     404:	02000002 	andeq	r0, r0, #2
     408:	0091016a 	addseq	r0, r1, sl, ror #2
     40c:	91020000 	mrsls	r0, (UNDEF: 2)
     410:	03aa1074 			; <UNDEFINED> instruction: 0x03aa1074
     414:	6a020000 	bvs	8041c <MV_CPU_LE+0x8041b>
     418:	00009101 	andeq	r9, r0, r1, lsl #2
     41c:	70910200 	addsvc	r0, r1, r0, lsl #4
     420:	41011400 	tstmi	r1, r0, lsl #8
     424:	02000002 	andeq	r0, r0, #2
     428:	91010180 	smlabbls	r1, r0, r1, r0
     42c:	1c000000 	wstrbne	wr0, [r0]
     430:	4c400044 	wstrhmi	wr0, [r0], #-68
     434:	aa400044 	bge	100054c <MV_CPU_LE+0x100054b>
     438:	5e000000 	worpl	wr0, wr0, wr0
     43c:	10000004 	andne	r0, r0, r4
     440:	00000213 	andeq	r0, r0, r3, lsl r2
     444:	91018202 	tstls	r1, r2, lsl #4
     448:	02000000 	andeq	r0, r0, #0
     44c:	65107491 	ldrvs	r7, [r0, #-1169]	; 0x491
     450:	02000004 	andeq	r0, r0, #4
     454:	00910182 	addseq	r0, r1, r2, lsl #3
     458:	91020000 	mrsls	r0, (UNDEF: 2)
     45c:	01140070 	tsteq	r4, r0, ror r0
     460:	00000199 	muleq	r0, r9, r1
     464:	01019802 	tsteq	r1, r2, lsl #16
     468:	00000091 	muleq	r0, r1, r0
     46c:	4000444c 	andmi	r4, r0, ip, asr #8
     470:	400044ac 	andmi	r4, r0, ip, lsr #9
     474:	000000e2 	andeq	r0, r0, r2, ror #1
     478:	000004aa 	andeq	r0, r0, sl, lsr #9
     47c:	00000b10 	andeq	r0, r0, r0, lsl fp
     480:	019a0200 	orrseq	r0, sl, r0, lsl #4
     484:	00000091 	muleq	r0, r1, r0
     488:	10709102 	rsbsne	r9, r0, r2, lsl #2
     48c:	000003aa 	andeq	r0, r0, sl, lsr #7
     490:	91019a02 	tstls	r1, r2, lsl #20
     494:	02000000 	andeq	r0, r0, #0
     498:	2c106c91 	ldccs	12, cr6, [r0], {145}	; 0x91
     49c:	02000000 	andeq	r0, r0, #0
     4a0:	0091019a 	umullseq	r0, r1, sl, r1
     4a4:	91020000 	mrsls	r0, (UNDEF: 2)
     4a8:	76150074 			; <UNDEFINED> instruction: 0x76150074
     4ac:	02000001 	andeq	r0, r0, #1
     4b0:	ac0101b2 	wstrwge	wr0, [r1], #-712	; 0xfffffd38
     4b4:	ec400044 	wstrh	wr0, [r0], #-68
     4b8:	1a400045 	bne	10005d4 <MV_CPU_LE+0x10005d3>
     4bc:	1e000001 	worne	wr0, wr0, wr1
     4c0:	0f000005 	svceq	0x00000005
     4c4:	0000059d 	muleq	r0, sp, r5
     4c8:	9101b202 	tstls	r1, r2, lsl #4
     4cc:	02000000 	andeq	r0, r0, #0
     4d0:	bb0f6c91 	bllt	3db71c <MV_CPU_LE+0x3db71b>
     4d4:	02000002 	andeq	r0, r0, #2
     4d8:	009101b2 			; <UNDEFINED> instruction: 0x009101b2
     4dc:	91020000 	mrsls	r0, (UNDEF: 2)
     4e0:	05120f68 	ldreq	r0, [r2, #-3944]	; 0xf68
     4e4:	b2020000 	andlt	r0, r2, #0
     4e8:	00009101 	andeq	r9, r0, r1, lsl #2
     4ec:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     4f0:	0002d80f 	andeq	sp, r2, pc, lsl #16
     4f4:	01b20200 			; <UNDEFINED> instruction: 0x01b20200
     4f8:	00000091 	muleq	r0, r1, r0
     4fc:	10609102 	rsbne	r9, r0, r2, lsl #2
     500:	00000213 	andeq	r0, r0, r3, lsl r2
     504:	9101b402 	tstls	r1, r2, lsl #8
     508:	02000000 	andeq	r0, r0, #0
     50c:	5d107491 	ldcpl	4, cr7, [r0, #-580]	; 0xfffffdbc
     510:	02000005 	andeq	r0, r0, #5
     514:	009101b4 			; <UNDEFINED> instruction: 0x009101b4
     518:	91020000 	mrsls	r0, (UNDEF: 2)
     51c:	01140070 	tsteq	r4, r0, ror r0
     520:	000004a2 	andeq	r0, r0, r2, lsr #9
     524:	01021202 	tsteq	r2, r2, lsl #4
     528:	00000091 	muleq	r0, r1, r0
     52c:	400045ec 	andmi	r4, r0, ip, ror #11
     530:	4000463e 	andmi	r4, r0, lr, lsr r6
     534:	00000152 	andeq	r0, r0, r2, asr r1
     538:	000005a6 	andeq	r0, r0, r6, lsr #11
     53c:	0002780f 	andeq	r7, r2, pc, lsl #16
     540:	02120200 	andseq	r0, r2, #0
     544:	00000091 	muleq	r0, r1, r0
     548:	0f6c9102 	svceq	0x006c9102
     54c:	000003e7 	andeq	r0, r0, r7, ror #7
     550:	91021202 	tstls	r2, r2, lsl #4
     554:	02000000 	andeq	r0, r0, #0
     558:	520f6891 	andpl	r6, pc, #9502720	; 0x910000
     55c:	02000003 	andeq	r0, r0, #3
     560:	00910212 	addseq	r0, r1, r2, lsl r2
     564:	91020000 	mrsls	r0, (UNDEF: 2)
     568:	03ef0f64 	mvneq	r0, #400	; 0x190
     56c:	12020000 	andne	r0, r2, #0
     570:	00009102 	andeq	r9, r0, r2, lsl #2
     574:	60910200 	addsvs	r0, r1, r0, lsl #4
     578:	00038b0f 	andeq	r8, r3, pc, lsl #22
     57c:	02120200 	andseq	r0, r2, #0
     580:	00000091 	muleq	r0, r1, r0
     584:	10009102 	andne	r9, r0, r2, lsl #2
     588:	00000213 	andeq	r0, r0, r3, lsl r2
     58c:	91021402 	tstls	r2, r2, lsl #8
     590:	02000000 	andeq	r0, r0, #0
     594:	fb107091 	blx	41c7e2 <MV_CPU_LE+0x41c7e1>
     598:	02000002 	andeq	r0, r0, #2
     59c:	00910214 	addseq	r0, r1, r4, lsl r2
     5a0:	91020000 	mrsls	r0, (UNDEF: 2)
     5a4:	01140074 	tsteq	r4, r4, ror r0
     5a8:	00000161 	andeq	r0, r0, r1, ror #2
     5ac:	01022702 	tsteq	r2, r2, lsl #14
     5b0:	00000091 	muleq	r0, r1, r0
     5b4:	40004640 	andmi	r4, r0, r0, asr #12
     5b8:	400046d0 	ldrdmi	r4, [r0], -r0
     5bc:	0000018a 	andeq	r0, r0, sl, lsl #3
     5c0:	000005e1 	andeq	r0, r0, r1, ror #11
     5c4:	00039d10 	andeq	r9, r3, r0, lsl sp
     5c8:	02290200 	eoreq	r0, r9, #0
     5cc:	00000091 	muleq	r0, r1, r0
     5d0:	16709102 	ldrbtne	r9, [r0], -r2, lsl #2
     5d4:	29020069 	stmdbcs	r2, {r0, r3, r5, r6}
     5d8:	00009102 	andeq	r9, r0, r2, lsl #2
     5dc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     5e0:	da011400 	ble	455e8 <MV_CPU_LE+0x455e7>
     5e4:	02000000 	andeq	r0, r0, #0
     5e8:	a7010265 	strge	r0, [r1, -r5, ror #4]
     5ec:	d0000000 	andle	r0, r0, r0
     5f0:	94400046 	strbls	r0, [r0], #-70	; 0x46
     5f4:	c2400047 	subgt	r0, r0, #71	; 0x47
     5f8:	3c000001 	wstrbcc	wr0, [r0], #-1
     5fc:	0f000006 	svceq	0x00000006
     600:	00000358 	andeq	r0, r0, r8, asr r3
     604:	91026502 	tstls	r2, r2, lsl #10
     608:	02000000 	andeq	r0, r0, #0
     60c:	a80f5c91 	stmdage	pc, {r0, r4, r7, sl, fp, ip, lr}	; <UNPREDICTABLE>
     610:	02000001 	andeq	r0, r0, #1
     614:	00e70265 	rsceq	r0, r7, r5, ror #4
     618:	91020000 	mrsls	r0, (UNDEF: 2)
     61c:	0104105b 	qaddeq	r1, fp, r4
     620:	68020000 	stmdavs	r2, {}	; <UNPREDICTABLE>
     624:	00008602 	andeq	r8, r0, r2, lsl #12
     628:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
     62c:	00053910 	andeq	r3, r5, r0, lsl r9
     630:	02690200 	rsbeq	r0, r9, #0
     634:	0000018b 	andeq	r0, r0, fp, lsl #3
     638:	00609102 	rsbeq	r9, r0, r2, lsl #2
     63c:	00810114 	addeq	r0, r1, r4, lsl r1
     640:	af020000 	svcge	0x00020000
     644:	00910102 	addseq	r0, r1, r2, lsl #2
     648:	47940000 	ldrmi	r0, [r4, r0]
     64c:	48244000 	stmdami	r4!, {lr}
     650:	01fa4000 	mvnseq	r4, r0
     654:	066a0000 	strbteq	r0, [sl], -r0
     658:	0d0f0000 	wstrbeq	wr0, [pc]
     65c:	02000005 	andeq	r0, r0, #5
     660:	009102af 	addseq	r0, r1, pc, lsr #5
     664:	91020000 	mrsls	r0, (UNDEF: 2)
     668:	01140074 	tsteq	r4, r4, ror r0
     66c:	0000041d 	andeq	r0, r0, sp, lsl r4
     670:	0102de02 	tsteq	r2, r2, lsl #28
     674:	00000091 	muleq	r0, r1, r0
     678:	40004824 	andmi	r4, r0, r4, lsr #16
     67c:	400048c4 	andmi	r4, r0, r4, asr #17
     680:	00000232 	andeq	r0, r0, r2, lsr r2
     684:	00000698 	muleq	r0, r8, r6
     688:	0003dd0f 	andeq	sp, r3, pc, lsl #26
     68c:	02de0200 	sbcseq	r0, lr, #0
     690:	00000091 	muleq	r0, r1, r0
     694:	00749102 	rsbseq	r9, r4, r2, lsl #2
     698:	04f90114 	ldrbteq	r0, [r9], #276	; 0x114
     69c:	0c020000 	wstrbeq	wr0, [r2]
     6a0:	00910103 	addseq	r0, r1, r3, lsl #2
     6a4:	48c40000 	stmiami	r4, {}^	; <UNPREDICTABLE>
     6a8:	49184000 	ldmdbmi	r8, {lr}
     6ac:	026a4000 	rsbeq	r4, sl, #0
     6b0:	06e40000 	strbteq	r0, [r4], r0
     6b4:	d8100000 	ldmdale	r0, {}	; <UNPREDICTABLE>
     6b8:	02000002 	andeq	r0, r0, #2
     6bc:	0091030e 	addseq	r0, r1, lr, lsl #6
     6c0:	91020000 	mrsls	r0, (UNDEF: 2)
     6c4:	02ce106c 	sbceq	r1, lr, #108	; 0x6c
     6c8:	0f020000 	svceq	0x00020000
     6cc:	00009103 	andeq	r9, r0, r3, lsl #2
     6d0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     6d4:	00055d10 	andeq	r5, r5, r0, lsl sp
     6d8:	03100200 	tsteq	r0, #0
     6dc:	00000091 	muleq	r0, r1, r0
     6e0:	00709102 	rsbseq	r9, r0, r2, lsl #2
     6e4:	02190117 	andseq	r0, r9, #-1073741819	; 0xc0000005
     6e8:	20020000 	andcs	r0, r2, r0
     6ec:	00910103 	addseq	r0, r1, r3, lsl #2
     6f0:	49180000 	ldmdbmi	r8, {}	; <UNPREDICTABLE>
     6f4:	49384000 	ldmdbmi	r8!, {lr}
     6f8:	02a24000 	adceq	r4, r2, #0
     6fc:	01140000 	tsteq	r4, r0
     700:	0000006c 	andeq	r0, r0, ip, rrx
     704:	01033702 	tsteq	r3, r2, lsl #14
     708:	00000086 	andeq	r0, r0, r6, lsl #1
     70c:	40004938 	andmi	r4, r0, r8, lsr r9
     710:	4000495e 	andmi	r4, r0, lr, asr r9
     714:	000002ce 	andeq	r0, r0, lr, asr #5
     718:	0000072c 	andeq	r0, r0, ip, lsr #14
     71c:	0004e610 	andeq	lr, r4, r0, lsl r6
     720:	03390200 	teqeq	r9, #0
     724:	00000086 	andeq	r0, r0, r6, lsl #1
     728:	00779102 	rsbseq	r9, r7, r2, lsl #2
     72c:	00056215 	andeq	r6, r5, r5, lsl r2
     730:	034a0200 	movteq	r0, #41472	; 0xa200
     734:	00496001 	subeq	r6, r9, r1
     738:	004aaa40 	subeq	sl, sl, r0, asr #20
     73c:	00030640 	andeq	r0, r3, r0, asr #12
     740:	00079f00 	andeq	r9, r7, r0, lsl #30
     744:	04590f00 	ldrbeq	r0, [r9], #-3840	; 0xf00
     748:	4a020000 	bmi	80750 <MV_CPU_LE+0x8074f>
     74c:	0000b203 	andeq	fp, r0, r3, lsl #4
     750:	54910200 	ldrpl	r0, [r1], #512	; 0x200
     754:	0002d810 	andeq	sp, r2, r0, lsl r8
     758:	034c0200 	movteq	r0, #49664	; 0xc200
     75c:	00000091 	muleq	r0, r1, r0
     760:	105c9102 	subsne	r9, ip, r2, lsl #2
     764:	00000213 	andeq	r0, r0, r3, lsl r2
     768:	91034d02 	tstls	r3, r2, lsl #26
     76c:	02000000 	andeq	r0, r0, #0
     770:	cf106c91 	svcgt	0x00106c91
     774:	02000001 	andeq	r0, r0, #1
     778:	0091034d 	addseq	r0, r1, sp, asr #6
     77c:	91020000 	mrsls	r0, (UNDEF: 2)
     780:	055d1068 	ldrbeq	r1, [sp, #-104]	; 0x68
     784:	4d020000 	wstrbmi	wr0, [r2]
     788:	00009103 	andeq	r9, r0, r3, lsl #2
     78c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
     790:	00697516 	rsbeq	r7, r9, r6, lsl r5
     794:	91034d02 	tstls	r3, r2, lsl #26
     798:	02000000 	andeq	r0, r0, #0
     79c:	15006091 	strne	r6, [r0, #-145]	; 0x91
     7a0:	00000475 	andeq	r0, r0, r5, ror r4
     7a4:	01037502 	tsteq	r3, r2, lsl #10
     7a8:	40004aac 	andmi	r4, r0, ip, lsr #21
     7ac:	40004b4a 	andmi	r4, r0, sl, asr #22
     7b0:	0000033e 	andeq	r0, r0, lr, lsr r3
     7b4:	00000803 	andeq	r0, r0, r3, lsl #16
     7b8:	0004590f 	andeq	r5, r4, pc, lsl #18
     7bc:	03750200 	cmneq	r5, #0
     7c0:	000000b2 	strheq	r0, [r0], -r2
     7c4:	16649102 	strbtne	r9, [r4], -r2, lsl #2
     7c8:	02006975 	andeq	r6, r0, #1916928	; 0x1d4000
     7cc:	00910377 	addseq	r0, r1, r7, ror r3
     7d0:	91020000 	mrsls	r0, (UNDEF: 2)
     7d4:	02131074 	andseq	r1, r3, #116	; 0x74
     7d8:	77020000 	strvc	r0, [r2, -r0]
     7dc:	00009103 	andeq	r9, r0, r3, lsl #2
     7e0:	70910200 	addsvc	r0, r1, r0, lsl #4
     7e4:	00055d10 	andeq	r5, r5, r0, lsl sp
     7e8:	03770200 	cmneq	r7, #0
     7ec:	00000091 	muleq	r0, r1, r0
     7f0:	106c9102 	rsbne	r9, ip, r2, lsl #2
     7f4:	000002d8 	ldrdeq	r0, [r0], -r8
     7f8:	91037802 	tstls	r3, r2, lsl #16
     7fc:	02000000 	andeq	r0, r0, #0
     800:	06006891 			; <UNDEFINED> instruction: 0x06006891
     804:	000001bf 			; <UNDEFINED> instruction: 0x000001bf
     808:	00000813 	andeq	r0, r0, r3, lsl r8
     80c:	00004707 	andeq	r4, r0, r7, lsl #14
     810:	18003100 	stmdane	r0, {r8, ip, sp}
     814:	00000286 	andeq	r0, r0, r6, lsl #5
     818:	08037805 	stmdaeq	r3, {r0, r2, fp, ip, sp, lr}
     81c:	01010000 	mrseq	r0, (UNDEF: 1)
     820:	00037c18 	andeq	r7, r3, r8, lsl ip
     824:	03a90500 			; <UNDEFINED> instruction: 0x03a90500
     828:	01000008 	tsteq	r0, r8
     82c:	01f30601 	mvnseq	r0, r1, lsl #12
     830:	083d0000 	ldmdaeq	sp!, {}	; <UNPREDICTABLE>
     834:	47070000 	strmi	r0, [r7, -r0]
     838:	31000000 	mrscc	r0, (UNDEF: 0)
     83c:	04ed1800 	strbteq	r1, [sp], #2048	; 0x800
     840:	67060000 	strvs	r0, [r6, -r0]
     844:	0000082d 	andeq	r0, r0, sp, lsr #16
     848:	4f180101 	svcmi	0x00180101
     84c:	06000005 	streq	r0, [r0], -r5
     850:	00082d81 	andeq	r2, r8, r1, lsl #27
     854:	06010100 	streq	r0, [r1], -r0, lsl #2
     858:	0000029e 	muleq	r0, lr, r2
     85c:	00000867 	andeq	r0, r0, r7, ror #16
     860:	00004707 	andeq	r4, r0, r7, lsl #14
     864:	18000e00 	stmdane	r0, {r9, sl, fp}
     868:	0000010b 	andeq	r0, r0, fp, lsl #2
     86c:	08575907 	ldmdaeq	r7, {r0, r1, r2, r8, fp, ip, lr}^
     870:	01010000 	mrseq	r0, (UNDEF: 1)
     874:	00009c06 	andeq	r9, r0, r6, lsl #24
     878:	00088a00 	andeq	r8, r8, r0, lsl #20
     87c:	00470700 	subeq	r0, r7, r0, lsl #14
     880:	070f0000 	streq	r0, [pc, -r0]
     884:	00000047 	andeq	r0, r0, r7, asr #32
     888:	54180003 	ldrpl	r0, [r8], #-3
     88c:	07000001 	streq	r0, [r0, -r1]
     890:	00087464 	andeq	r7, r8, r4, ror #8
     894:	18010100 	stmdane	r1, {r8}
     898:	00000091 	muleq	r0, r1, r0
     89c:	08747807 	ldmdaeq	r4!, {r0, r1, r2, fp, ip, sp, lr}^
     8a0:	01010000 	mrseq	r0, (UNDEF: 1)
     8a4:	00009106 	andeq	r9, r0, r6, lsl #2
     8a8:	0008ba00 	andeq	fp, r8, r0, lsl #20
     8ac:	00470700 	subeq	r0, r7, r0, lsl #14
     8b0:	07140000 	ldreq	r0, [r4, -r0]
     8b4:	00000047 	andeq	r0, r0, r7, asr #32
     8b8:	eb180007 	bl	6008dc <MV_CPU_LE+0x6008db>
     8bc:	07000001 	streq	r0, [r0, -r1]
     8c0:	0008a4a6 	andeq	sl, r8, r6, lsr #9
     8c4:	18010100 	stmdane	r1, {r8}
     8c8:	00000433 	andeq	r0, r0, r3, lsr r4
     8cc:	08a4c107 	stmiaeq	r4!, {r0, r1, r2, r8, lr, pc}
     8d0:	01010000 	mrseq	r0, (UNDEF: 1)
     8d4:	0004b719 	andeq	fp, r4, r9, lsl r7
     8d8:	034a0500 	movteq	r0, #42240	; 0xa500
     8dc:	01000008 	tsteq	r0, r8
     8e0:	de800305 	cdple	3, 8, cr0, cr0, cr5, {0}
     8e4:	86194000 	ldrhi	r4, [r9], -r0
     8e8:	05000002 	streq	r0, [r0, #-2]
     8ec:	00080378 	andeq	r0, r8, r8, ror r3
     8f0:	03050100 	movweq	r0, #20736	; 0x5100
     8f4:	4000e010 	andmi	lr, r0, r0, lsl r0
     8f8:	00037c19 	andeq	r7, r3, r9, lsl ip
     8fc:	03a90500 			; <UNDEFINED> instruction: 0x03a90500
     900:	01000008 	tsteq	r0, r8
     904:	e1a00305 	lsl	r0, r5, #6
     908:	32194000 	andscc	r4, r9, #0
     90c:	06000001 	streq	r0, [r0], -r1
     910:	00082d4d 	andeq	r2, r8, sp, asr #26
     914:	03050100 	movweq	r0, #20736	; 0x5100
     918:	4000e330 	andmi	lr, r0, r0, lsr r3
     91c:	0004ed19 	andeq	lr, r4, r9, lsl sp
     920:	2d670600 	stclcs	6, cr0, [r7]
     924:	01000008 	tsteq	r0, r8
     928:	e4c00305 	strb	r0, [r0], #773	; 0x305
     92c:	4f194000 	svcmi	0x00194000
     930:	06000005 	streq	r0, [r0], -r5
     934:	00082d81 	andeq	r2, r8, r1, lsl #27
     938:	03050100 	movweq	r0, #20736	; 0x5100
     93c:	4000e650 	andmi	lr, r0, r0, asr r6
     940:	00010b19 	andeq	r0, r1, r9, lsl fp
     944:	57590700 	ldrbpl	r0, [r9, -r0, lsl #14]
     948:	01000008 	tsteq	r0, r8
     94c:	12880305 	addne	r0, r8, #335544320	; 0x14000000
     950:	54194001 	ldrpl	r4, [r9], #-1
     954:	07000001 	streq	r0, [r0, -r1]
     958:	00087464 	andeq	r7, r8, r4, ror #8
     95c:	03050100 	movweq	r0, #20736	; 0x5100
     960:	4000e7e0 	andmi	lr, r0, r0, ror #15
     964:	00009119 	andeq	r9, r0, r9, lsl r1
     968:	74780700 	ldrbtvc	r0, [r8], #-1792	; 0x700
     96c:	01000008 	tsteq	r0, r8
     970:	e8600305 	stmda	r0!, {r0, r2, r8, r9}^
     974:	61194000 	tstvs	r9, r0
     978:	07000003 	streq	r0, [r0, -r3]
     97c:	0003d48c 	andeq	sp, r3, ip, lsl #9
     980:	03050100 	movweq	r0, #20736	; 0x5100
     984:	4000e8e0 	andmi	lr, r0, r0, ror #17
     988:	00010419 	andeq	r0, r1, r9, lsl r4
     98c:	b8920700 	ldmlt	r2, {r8, r9, sl}
     990:	01000000 	mrseq	r0, (UNDEF: 0)
     994:	e9200305 	stmdb	r0!, {r0, r2, r8, r9}
     998:	eb194000 	bl	6509a0 <MV_CPU_LE+0x65099f>
     99c:	07000001 	streq	r0, [r0, -r1]
     9a0:	0008a4a6 	andeq	sl, r8, r6, lsr #9
     9a4:	03050100 	movweq	r0, #20736	; 0x5100
     9a8:	4000e9a0 	andmi	lr, r0, r0, lsr #19
     9ac:	00043319 	andeq	r3, r4, r9, lsl r3
     9b0:	a4c10700 	strbge	r0, [r1], #1792	; 0x700
     9b4:	01000008 	tsteq	r0, r8
     9b8:	ec400305 	mcrr	3, 0, r0, r0, cr5
     9bc:	86064000 	strhi	r4, [r6], -r0
     9c0:	d4000000 	strle	r0, [r0]
     9c4:	07000009 	streq	r0, [r0, -r9]
     9c8:	00000047 	andeq	r0, r0, r7, asr #32
     9cc:	0047070f 	subeq	r0, r7, pc, lsl #14
     9d0:	00050000 	andeq	r0, r5, r0
     9d4:	00004319 	andeq	r4, r0, r9, lsl r3
     9d8:	bedc0700 	cdplt	7, 13, cr0, cr12, cr0, {0}
     9dc:	01000009 	tsteq	r0, r9
     9e0:	eee00305 	cdp	3, 14, cr0, cr0, cr5, {0}
     9e4:	80194000 	andshi	r4, r9, r0
     9e8:	07000005 	streq	r0, [r0, -r5]
     9ec:	0009bef1 	strdeq	fp, [r9], -r1
     9f0:	03050100 	movweq	r0, #20736	; 0x5100
     9f4:	4000ef40 	andmi	lr, r0, r0, asr #30
     9f8:	00010500 	andeq	r0, r1, r0, lsl #10
     9fc:	7a000200 	bvc	1204 <MV_CPU_LE+0x1203>
     a00:	04000001 	streq	r0, [r0], #-1
     a04:	00041101 	andeq	r1, r4, r1, lsl #2
     a08:	05bc0100 	ldreq	r0, [ip, #256]!	; 0x100
     a0c:	03080000 	movweq	r0, #32768	; 0x8000
     a10:	4b4c0000 	blmi	1300a18 <MV_CPU_LE+0x1300a17>
     a14:	4be84000 	blmi	ffa10a1c <uiXorRegsMaskBackup+0xbf9ff654>
     a18:	024e4000 	subeq	r4, lr, #0
     a1c:	01020000 	mrseq	r0, (UNDEF: 2)
     a20:	000005c4 	andeq	r0, r0, r4, asr #11
     a24:	73010101 	movwvc	r0, #4353	; 0x1101
     a28:	4c000000 	wstrbmi	wr0, [r0]
     a2c:	9440004b 	strbls	r0, [r0], #-75	; 0x4b
     a30:	7640004b 	strbvc	r0, [r0], -fp, asr #32
     a34:	73000003 	movwvc	r0, #3
     a38:	03000000 	movweq	r0, #0
     a3c:	01010073 	tsteq	r1, r3, ror r0
     a40:	00000073 	andeq	r0, r0, r3, ror r0
     a44:	036c9102 	cmneq	ip, #-2147483648	; 0x80000000
     a48:	01010063 	tsteq	r1, r3, rrx
     a4c:	00000075 	andeq	r0, r0, r5, ror r0
     a50:	03689102 	cmneq	r8, #-2147483648	; 0x80000000
     a54:	0101006e 	tsteq	r1, lr, rrx
     a58:	00000075 	andeq	r0, r0, r5, ror r0
     a5c:	04649102 	strbteq	r9, [r4], #-258	; 0x102
     a60:	03010070 	movweq	r0, #4208	; 0x1070
     a64:	0000007c 	andeq	r0, r0, ip, ror r0
     a68:	00749102 	rsbseq	r9, r4, r2, lsl #2
     a6c:	04060405 	streq	r0, [r6], #-1029	; 0x405
     a70:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
     a74:	82040700 	andhi	r0, r4, #0
     a78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     a7c:	036e0801 	cmneq	lr, #65536	; 0x10000
     a80:	01020000 	mrseq	r0, (UNDEF: 2)
     a84:	000005cb 	andeq	r0, r0, fp, asr #11
     a88:	73010901 	movwvc	r0, #6401	; 0x1901
     a8c:	94000000 	strls	r0, [r0]
     a90:	e840004b 	stmda	r0, {r0, r1, r3, r6}^
     a94:	ae40004b 	wsrahge	wr0, wr0, wr11
     a98:	e9000003 	stmdb	r0, {r0, r1}
     a9c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     aa0:	000005b7 			; <UNDEFINED> instruction: 0x000005b7
     aa4:	00730901 	rsbseq	r0, r3, r1, lsl #18
     aa8:	91020000 	mrsls	r0, (UNDEF: 2)
     aac:	7273036c 	rsbsvc	r0, r3, #-1342177279	; 0xb0000001
     ab0:	09010063 	stmdbeq	r1, {r0, r1, r5, r6}
     ab4:	000000e9 	andeq	r0, r0, r9, ror #1
     ab8:	03689102 	cmneq	r8, #-2147483648	; 0x80000000
     abc:	0901006e 	stmdbeq	r1, {r1, r2, r3, r5, r6}
     ac0:	00000075 	andeq	r0, r0, r5, ror r0
     ac4:	04649102 	strbteq	r9, [r4], #-258	; 0x102
     ac8:	01007064 	tsteq	r0, r4, rrx
     acc:	0000f00b 	andeq	pc, r0, fp
     ad0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     ad4:	00707304 	rsbseq	r7, r0, r4, lsl #6
     ad8:	00fd0c01 	rscseq	r0, sp, r1, lsl #24
     adc:	91020000 	mrsls	r0, (UNDEF: 2)
     ae0:	04070070 	streq	r0, [r7], #-112	; 0x70
     ae4:	000000ef 	andeq	r0, r0, pc, ror #1
     ae8:	f604070a 			; <UNDEFINED> instruction: 0xf604070a
     aec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     af0:	03770801 	cmneq	r7, #65536	; 0x10000
     af4:	04070000 	streq	r0, [r7]
     af8:	00000103 	andeq	r0, r0, r3, lsl #2
     afc:	0000f60b 	andeq	pc, r0, fp, lsl #12
     b00:	036e0000 	cmneq	lr, #0
     b04:	00020000 	andeq	r0, r2, r0
     b08:	00000206 	andeq	r0, r0, r6, lsl #4
     b0c:	04110104 	ldreq	r0, [r1], #-260	; 0x104
     b10:	84010000 	strhi	r0, [r1]
     b14:	08000006 	stmdaeq	r0, {r1, r2}
     b18:	e8000003 	stmda	r0, {r0, r1}
     b1c:	5640004b 	strbpl	r0, [r0], -fp, asr #32
     b20:	9940004e 	stmdbls	r0, {r1, r2, r3, r6}^
     b24:	02000002 	andeq	r0, r0, #2
     b28:	03770801 	cmneq	r7, #65536	; 0x10000
     b2c:	80030000 	andhi	r0, r3, r0
     b30:	01000002 	tsteq	r0, r2
     b34:	000037a8 	andeq	r3, r0, r8, lsr #15
     b38:	08010200 	stmdaeq	r1, {r9}
     b3c:	0000036e 	andeq	r0, r0, lr, ror #6
     b40:	69050404 	stmdbvs	r5, {r2, sl}
     b44:	0300746e 	movweq	r7, #1134	; 0x46e
     b48:	00000445 	andeq	r0, r0, r5, asr #8
     b4c:	0050ab01 	subseq	sl, r0, r1, lsl #22
     b50:	04020000 	streq	r0, [r2]
     b54:	00005f07 	andeq	r5, r0, r7, lsl #30
     b58:	05020200 	streq	r0, [r2, #-512]	; 0x200
     b5c:	0000022d 	andeq	r0, r0, sp, lsr #4
     b60:	00070202 	andeq	r0, r7, r2, lsl #4
     b64:	02000002 	andeq	r0, r0, #2
     b68:	009f0508 	addseq	r0, pc, r8, lsl #10
     b6c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     b70:	00005507 	andeq	r5, r0, r7, lsl #10
     b74:	05040200 	streq	r0, [r4, #-512]	; 0x200
     b78:	000000a4 	andeq	r0, r0, r4, lsr #1
     b7c:	5a070402 	bpl	1c1b8c <MV_CPU_LE+0x1c1b8b>
     b80:	03000000 	movweq	r0, #0
     b84:	00000191 	muleq	r0, r1, r1
     b88:	003ebc01 	eorseq	fp, lr, r1, lsl #24
     b8c:	04020000 	streq	r0, [r2]
     b90:	00030204 	andeq	r0, r3, r4, lsl #4
     b94:	04080200 	streq	r0, [r8], #-512	; 0x200
     b98:	000003f7 	strdeq	r0, [r0], -r7
     b9c:	00066405 	andeq	r6, r6, r5, lsl #8
     ba0:	46032000 	strmi	r2, [r3], -r0
     ba4:	00000187 	andeq	r0, r0, r7, lsl #3
     ba8:	72627206 	rsbvc	r7, r2, #1610612736	; 0x60000000
     bac:	2c480300 	mcrrcs	3, 0, r0, r8, cr0
     bb0:	02000000 	andeq	r0, r0, #0
     bb4:	21070023 	tstcs	r7, r3, lsr #32
     bb8:	03000006 	movweq	r0, #6
     bbc:	00018749 	andeq	r8, r1, r9, asr #14
     bc0:	01230200 	teqeq	r3, r0, lsl #4
     bc4:	72656906 	rsbvc	r6, r5, #98304	; 0x18000
     bc8:	2c4b0300 	mcrrcs	3, 0, r0, fp, cr0
     bcc:	02000000 	andeq	r0, r0, #0
     bd0:	26070423 	strcs	r0, [r7], -r3, lsr #8
     bd4:	03000006 	movweq	r0, #6
     bd8:	0001874c 	andeq	r8, r1, ip, asr #14
     bdc:	05230200 	streq	r0, [r3, #-512]!	; 0x200
     be0:	72636606 	rsbvc	r6, r3, #6291456	; 0x600000
     be4:	2c4e0300 	mcrrcs	3, 0, r0, lr, cr0
     be8:	02000000 	andeq	r0, r0, #0
     bec:	2b070823 	blcs	1c2c80 <MV_CPU_LE+0x1c2c7f>
     bf0:	03000006 	movweq	r0, #6
     bf4:	0001874f 	andeq	r8, r1, pc, asr #14
     bf8:	09230200 	stmdbeq	r3!, {r9}
     bfc:	72636c06 	rsbvc	r6, r3, #1536	; 0x600
     c00:	2c510300 	mrrccs	3, 0, r0, r1, cr0
     c04:	02000000 	andeq	r0, r0, #0
     c08:	96070c23 	strls	r0, [r7], -r3, lsr #24
     c0c:	03000006 	movweq	r0, #6
     c10:	00018752 	andeq	r8, r1, r2, asr r7
     c14:	0d230200 	stceq	2, cr0, [r3]
     c18:	72636d06 	rsbvc	r6, r3, #384	; 0x180
     c1c:	2c540300 	mrrccs	3, 0, r0, r4, cr0
     c20:	02000000 	andeq	r0, r0, #0
     c24:	30071023 	andcc	r1, r7, r3, lsr #32
     c28:	03000006 	movweq	r0, #6
     c2c:	00018755 	andeq	r8, r1, r5, asr r7
     c30:	11230200 	teqne	r3, r0, lsl #4
     c34:	72736c06 	rsbsvc	r6, r3, #1536	; 0x600
     c38:	2c570300 	mrrccs	3, 0, r0, r7, cr0
     c3c:	02000000 	andeq	r0, r0, #0
     c40:	35071423 	strcc	r1, [r7, #-1059]	; 0x423
     c44:	03000006 	movweq	r0, #6
     c48:	00018758 	andeq	r8, r1, r8, asr r7
     c4c:	15230200 	strne	r0, [r3, #-512]!	; 0x200
     c50:	72736d06 	rsbsvc	r6, r3, #384	; 0x180
     c54:	2c5a0300 	mrrccs	3, 0, r0, sl, cr0
     c58:	02000000 	andeq	r0, r0, #0
     c5c:	3a071823 	bcc	1c6cf0 <MV_CPU_LE+0x1c6cef>
     c60:	03000006 	movweq	r0, #6
     c64:	0001875b 	andeq	r8, r1, fp, asr r7
     c68:	19230200 	stmdbne	r3!, {r9}
     c6c:	72637306 	rsbvc	r7, r3, #402653184	; 0x18000000
     c70:	2c5d0300 	mrrccs	3, 0, r0, sp, cr0
     c74:	02000000 	andeq	r0, r0, #0
     c78:	3f071c23 	svccc	0x00071c23
     c7c:	03000006 	movweq	r0, #6
     c80:	0001875e 	andeq	r8, r1, lr, asr r7
     c84:	1d230200 	stcne	2, cr0, [r3]
     c88:	002c0800 	eoreq	r0, ip, r0, lsl #16
     c8c:	01970000 	orrseq	r0, r7, r0
     c90:	50090000 	andpl	r0, r9, r0
     c94:	02000000 	andeq	r0, r0, #0
     c98:	06570300 	ldrbeq	r0, [r7], -r0, lsl #6
     c9c:	5f030000 	svcpl	0x00030000
     ca0:	0000009a 	muleq	r0, sl, r0
     ca4:	0002650a 	andeq	r6, r2, sl, lsl #10
     ca8:	01880100 	orreq	r0, r8, r0, lsl #2
     cac:	00004501 	andeq	r4, r0, r1, lsl #10
     cb0:	004be800 	subeq	lr, fp, r0, lsl #16
     cb4:	004c0440 	subeq	r0, ip, r0, asr #8
     cb8:	0003e640 	andeq	lr, r3, r0, asr #12
     cbc:	0001de00 	andeq	sp, r1, r0, lsl #28
     cc0:	00ee0b00 	rsceq	r0, lr, r0, lsl #22
     cc4:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
     cc8:	00004501 	andeq	r4, r0, r1, lsl #10
     ccc:	6c910200 	ldcvs	2, cr0, [r1], {0}
     cd0:	0006090c 	andeq	r0, r6, ip, lsl #18
     cd4:	018a0100 	orreq	r0, sl, r0, lsl #2
     cd8:	00000045 	andeq	r0, r0, r5, asr #32
     cdc:	00749102 	rsbseq	r9, r4, r2, lsl #2
     ce0:	05dd010d 	ldrbeq	r0, [sp, #269]	; 0x10d
     ce4:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
     ce8:	004c0401 	subeq	r0, ip, r1, lsl #8
     cec:	004cd040 	subeq	sp, ip, r0, asr #32
     cf0:	00041e40 	andeq	r1, r4, r0, asr #28
     cf4:	00023000 	andeq	r3, r2, r0
     cf8:	02130e00 	andseq	r0, r3, #0
     cfc:	5b020000 	blpl	80d04 <MV_CPU_LE+0x80d03>
     d00:	00000045 	andeq	r0, r0, r5, asr #32
     d04:	0e689102 	wmacseq	wr9, wr8, wr2
     d08:	000005e8 	andeq	r0, r0, r8, ror #11
     d0c:	02305c02 	eorseq	r5, r0, #512	; 0x200
     d10:	91020000 	mrsls	r0, (UNDEF: 2)
     d14:	064b0e6c 	strbeq	r0, [fp], -ip, ror #28
     d18:	5d020000 	wstrbpl	wr0, [r2]
     d1c:	00000045 	andeq	r0, r0, r5, asr #32
     d20:	0e749102 	wmacszeq	wr9, wr4, wr2
     d24:	000005fa 	strdeq	r0, [r0], -sl
     d28:	00455e02 	subeq	r5, r5, r2, lsl #28
     d2c:	91020000 	mrsls	r0, (UNDEF: 2)
     d30:	040f0070 	streq	r0, [pc], #-112	; d38 <MV_CPU_LE+0xd37>
     d34:	00000236 	andeq	r0, r0, r6, lsr r2
     d38:	00019710 	andeq	r9, r1, r0, lsl r7
     d3c:	0e010d00 	cdpeq	13, 0, cr0, cr1, cr0, {0}
     d40:	02000006 	andeq	r0, r0, #6
     d44:	4cd0019b 	wldrdmi	wr0, [r0], #620	; 0x26c
     d48:	4d044000 	wstrbmi	wr4, [r4]
     d4c:	04564000 	ldrbeq	r4, [r6]
     d50:	026f0000 	rsbeq	r0, pc, #0
     d54:	63110000 	tstvs	r1, #0
     d58:	2c9b0200 	ldccs	2, cr0, [fp], {0}
     d5c:	02000000 	andeq	r0, r0, #0
     d60:	e80e6f91 	stmda	lr, {r0, r4, r7, r8, r9, sl, fp, sp, lr}
     d64:	02000005 	andeq	r0, r0, #5
     d68:	0002309d 	muleq	r2, sp, r0
     d6c:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     d70:	7a010d00 	bvc	44178 <MV_CPU_LE+0x44177>
     d74:	02000006 	andeq	r0, r0, #6
     d78:	4d0401ac 	wstrwmi	wr0, [r4, #-688]	; 0xfffffd50
     d7c:	4d444000 	wstrhmi	wr4, [r4]
     d80:	048e4000 	streq	r4, [lr]
     d84:	02970000 	addseq	r0, r7, #0
     d88:	73110000 	tstvc	r1, #0
     d8c:	02007274 	andeq	r7, r0, #1073741831	; 0x40000007
     d90:	000297ac 	andeq	r9, r2, ip, lsr #15
     d94:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     d98:	25040f00 	strcs	r0, [r4, #-3840]	; 0xf00
     d9c:	0d000000 	wstrbeq	wr0, [r0]
     da0:	00060601 	andeq	r0, r6, r1, lsl #12
     da4:	01c60200 	biceq	r0, r6, r0, lsl #4
     da8:	40004d44 	andmi	r4, r0, r4, asr #26
     dac:	40004dfa 	strdmi	r4, [r0], -sl
     db0:	000004c6 	andeq	r0, r0, r6, asr #9
     db4:	00000309 	andeq	r0, r0, r9, lsl #6
     db8:	0005f212 	andeq	pc, r5, r2, lsl r2	; <UNPREDICTABLE>
     dbc:	45c60200 	strbmi	r0, [r6, #512]	; 0x200
     dc0:	02000000 	andeq	r0, r0, #0
     dc4:	44125c91 	ldrmi	r5, [r2], #-3217	; 0xc91
     dc8:	02000006 	andeq	r0, r0, #6
     dcc:	000045c6 	andeq	r4, r0, r6, asr #11
     dd0:	58910200 	ldmpl	r1, {r9}
     dd4:	72747313 	rsbsvc	r7, r4, #1275068416	; 0x4c000000
     dd8:	09c90200 	stmibeq	r9, {r9}^
     ddc:	02000003 	andeq	r0, r0, #3
     de0:	69136091 	ldmdbvs	r3, {r0, r4, r7, sp, lr}
     de4:	45ca0200 	strbmi	r0, [sl, #512]	; 0x200
     de8:	02000000 	andeq	r0, r0, #0
     dec:	910e7491 			; <UNDEFINED> instruction: 0x910e7491
     df0:	02000006 	andeq	r0, r0, #6
     df4:	000045ca 	andeq	r4, r0, sl, asr #11
     df8:	70910200 	addsvc	r0, r1, r0, lsl #4
     dfc:	0006190e 	andeq	r1, r6, lr, lsl #18
     e00:	45ca0200 	strbmi	r0, [sl, #512]	; 0x200
     e04:	02000000 	andeq	r0, r0, #0
     e08:	08006c91 	stmdaeq	r0, {r0, r4, r7, sl, fp, sp, lr}
     e0c:	00000025 	andeq	r0, r0, r5, lsr #32
     e10:	00000319 	andeq	r0, r0, r9, lsl r3
     e14:	00005009 	andeq	r5, r0, r9
     e18:	14000a00 	strne	r0, [r0], #-2560	; 0xa00
     e1c:	0005d201 	andeq	sp, r5, r1, lsl #4
     e20:	01090200 	mrseq	r0, R9_fiq
     e24:	00002c01 	andeq	r2, r0, r1, lsl #24
     e28:	004dfc00 	subeq	pc, sp, r0, lsl #24
     e2c:	004e2e40 	subeq	r2, lr, r0, asr #28
     e30:	0004fe40 	andeq	pc, r4, r0, asr #28
     e34:	00034700 	andeq	r4, r3, r0, lsl #14
     e38:	05e80c00 	strbeq	r0, [r8, #3072]!	; 0xc00
     e3c:	0c020000 	wstrbeq	wr0, [r2]
     e40:	00023001 	andeq	r3, r2, r1
     e44:	74910200 	ldrvc	r0, [r1], #512	; 0x200
     e48:	6f011500 	svcvs	0x00011500
     e4c:	02000006 	andeq	r0, r0, #6
     e50:	81010125 	tsthi	r1, r5, lsr #2
     e54:	30000000 	andcc	r0, r0, r0
     e58:	5640004e 	strbpl	r0, [r0], -lr, asr #32
     e5c:	3640004e 	strbcc	r0, [r0], -lr, asr #32
     e60:	0c000005 	wstrbeq	wr0, [r0], #-5
     e64:	000005e8 	andeq	r0, r0, r8, ror #11
     e68:	30012802 	andcc	r2, r1, r2, lsl #16
     e6c:	02000002 	andeq	r0, r0, #2
     e70:	00007491 	muleq	r0, r1, r4
     e74:	0000083b 	andeq	r0, r0, fp, lsr r8
     e78:	03440002 	movteq	r0, #16386	; 0x4002
     e7c:	01040000 	mrseq	r0, (UNDEF: 4)
     e80:	00000411 	andeq	r0, r0, r1, lsl r4
     e84:	00081201 	andeq	r1, r8, r1, lsl #4
     e88:	00030800 	andeq	r0, r3, r0, lsl #16
     e8c:	004e5800 	subeq	r5, lr, r0, lsl #16
     e90:	005c4840 	subseq	r4, ip, r0, asr #16
     e94:	00037340 	andeq	r7, r3, r0, asr #6
     e98:	07630200 	strbeq	r0, [r3, -r0, lsl #4]!
     e9c:	a7010000 	strge	r0, [r1, -r0]
     ea0:	00000030 	andeq	r0, r0, r0, lsr r0
     ea4:	77080103 	strvc	r0, [r8, -r3, lsl #2]
     ea8:	02000003 	andeq	r0, r0, #3
     eac:	00000280 	andeq	r0, r0, r0, lsl #5
     eb0:	0042a801 	subeq	sl, r2, r1, lsl #16
     eb4:	01030000 	mrseq	r0, (UNDEF: 3)
     eb8:	00036e08 	andeq	r6, r3, r8, lsl #28
     ebc:	05040400 	streq	r0, [r4, #-1024]	; 0x400
     ec0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     ec4:	00044502 	andeq	r4, r4, r2, lsl #10
     ec8:	5bab0100 	blpl	feac12d0 <uiXorRegsMaskBackup+0xbeaaff08>
     ecc:	03000000 	movweq	r0, #0
     ed0:	005f0704 	subseq	r0, pc, r4, lsl #14
     ed4:	02030000 	andeq	r0, r3, #0
     ed8:	00022d05 	andeq	r2, r2, r5, lsl #26
     edc:	07020300 	streq	r0, [r2, -r0, lsl #6]
     ee0:	00000200 	andeq	r0, r0, r0, lsl #4
     ee4:	9f050803 	svcls	0x00050803
     ee8:	03000000 	movweq	r0, #0
     eec:	00550708 	subseq	r0, r5, r8, lsl #14
     ef0:	04030000 	streq	r0, [r3]
     ef4:	0000a405 	andeq	sl, r0, r5, lsl #8
     ef8:	07040300 	streq	r0, [r4, -r0, lsl #6]
     efc:	0000005a 	andeq	r0, r0, sl, asr r0
     f00:	0006b802 	andeq	fp, r6, r2, lsl #16
     f04:	49bb0100 	ldmibmi	fp!, {r8}
     f08:	02000000 	andeq	r0, r0, #0
     f0c:	00000191 	muleq	r0, r1, r1
     f10:	0049bc01 	subeq	fp, r9, r1, lsl #24
     f14:	04030000 	streq	r0, [r3]
     f18:	00030204 	andeq	r0, r3, r4, lsl #4
     f1c:	04080300 	streq	r0, [r8], #-768	; 0x300
     f20:	000003f7 	strdeq	r0, [r0], -r7
     f24:	0008bf02 	andeq	fp, r8, r2, lsl #30
     f28:	50c80100 	sbcpl	r0, r8, r0, lsl #2
     f2c:	05000000 	streq	r0, [r0]
     f30:	00003704 	andeq	r3, r0, r4, lsl #14
     f34:	03010600 	movweq	r0, #5632	; 0x1600
     f38:	0000d6d2 	ldrdeq	sp, [r0], -r2
     f3c:	02370700 	eorseq	r0, r7, #0
     f40:	07000000 	streq	r0, [r0, -r0]
     f44:	00000592 	muleq	r0, r2, r5
     f48:	ad020001 	wstrbge	wr0, [r2, #-1]
     f4c:	03000000 	movweq	r0, #0
     f50:	0000c1d5 	ldrdeq	ip, [r0], -r5
     f54:	013e0800 	teqeq	lr, r0, lsl #16
     f58:	03080000 	movweq	r0, #32768	; 0x8000
     f5c:	00010ad8 	ldrdeq	r0, [r1], -r8
     f60:	02a20900 	adceq	r0, r2, #0
     f64:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
     f68:	00000050 	andeq	r0, r0, r0, asr r0
     f6c:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
     f70:	00000027 	andeq	r0, r0, r7, lsr #32
     f74:	00d6da03 	sbcseq	sp, r6, r3, lsl #20
     f78:	23020000 	movwcs	r0, #8192	; 0x2000
     f7c:	e0020004 	and	r0, r2, r4
     f80:	03000002 	movweq	r0, #2
     f84:	0000e1db 	ldrdeq	lr, [r0], -fp
     f88:	044c0800 	strbeq	r0, [ip], #-2048	; 0x800
     f8c:	03140000 	tsteq	r4, #0
     f90:	00015ade 	ldrdeq	r5, [r1], -lr
     f94:	014a0900 	cmpeq	sl, r0, lsl #18
     f98:	df030000 	svcle	0x00030000
     f9c:	0000010a 	andeq	r0, r0, sl, lsl #2
     fa0:	09002302 	stmdbeq	r0, {r1, r8, r9, sp}
     fa4:	000001c3 	andeq	r0, r0, r3, asr #3
     fa8:	0097e003 	addseq	lr, r7, r3
     fac:	23020000 	movwcs	r0, #8192	; 0x2000
     fb0:	046e0908 	strbteq	r0, [lr], #-2312	; 0x908
     fb4:	e1030000 	mrs	r0, (UNDEF: 3)
     fb8:	00000050 	andeq	r0, r0, r0, asr r0
     fbc:	090c2302 	stmdbeq	ip, {r1, r8, r9, sp}
     fc0:	000003c7 	andeq	r0, r0, r7, asr #7
     fc4:	0097e203 	addseq	lr, r7, r3, lsl #4
     fc8:	23020000 	movwcs	r0, #8192	; 0x2000
     fcc:	fe020010 	mcr2	0, 0, r0, cr2, cr0, {0}
     fd0:	03000003 	movweq	r0, #3
     fd4:	000115e3 	andeq	r1, r1, r3, ror #11
     fd8:	07ab0a00 	streq	r0, [fp, r0, lsl #20]!
     fdc:	03010000 	movweq	r0, #4096	; 0x1000
     fe0:	00017ee6 	andeq	r7, r1, r6, ror #29
     fe4:	087d0700 	ldmdaeq	sp!, {r8, r9, sl}^
     fe8:	07000000 	streq	r0, [r0, -r0]
     fec:	000008c5 	andeq	r0, r0, r5, asr #17
     ff0:	d2020001 	andle	r0, r2, #1
     ff4:	03000008 	movweq	r0, #8
     ff8:	000165e9 	andeq	r6, r1, r9, ror #11
     ffc:	02650b00 	rsbeq	r0, r5, #0
    1000:	81010000 	mrshi	r0, (UNDEF: 1)
    1004:	00500101 	subseq	r0, r0, r1, lsl #2
    1008:	4e580000 	wavg4rmi	wr0, wr8, wr0
    100c:	4e744000 	cdpmi	0, 7, cr4, cr4, cr0, {0}
    1010:	056e4000 	strbeq	r4, [lr]!
    1014:	01c50000 	biceq	r0, r5, r0
    1018:	ee0c0000 	wor	wr0, wr12, wr0
    101c:	01000000 	mrseq	r0, (UNDEF: 0)
    1020:	00500181 	subseq	r0, r0, r1, lsl #3
    1024:	91020000 	mrsls	r0, (UNDEF: 2)
    1028:	06090d6c 	streq	r0, [r9], -ip, ror #26
    102c:	83010000 	movwhi	r0, #4096	; 0x1000
    1030:	00005001 	andeq	r5, r0, r1
    1034:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1038:	086e0e00 	stmdaeq	lr!, {r9, sl, fp}^
    103c:	64020000 	strvs	r0, [r2]
    1040:	00009701 	andeq	r9, r0, r1, lsl #14
    1044:	004e7400 	subeq	r7, lr, r0, lsl #8
    1048:	004e9e40 	subeq	r9, lr, r0, asr #28
    104c:	0005a640 	andeq	sl, r5, r0, asr #12
    1050:	0001fe00 	andeq	pc, r1, r0, lsl #28
    1054:	08e60f00 	stmiaeq	r6!, {r8, r9, sl, fp}^
    1058:	64020000 	strvs	r0, [r2]
    105c:	00000050 	andeq	r0, r0, r0, asr r0
    1060:	0f749102 	svceq	0x00749102
    1064:	000006d7 	ldrdeq	r0, [r0], -r7
    1068:	01fe6402 	mvnseq	r6, r2, lsl #8
    106c:	91020000 	mrsls	r0, (UNDEF: 2)
    1070:	04050070 	streq	r0, [r5], #-112	; 0x70
    1074:	00000204 	andeq	r0, r0, r4, lsl #4
    1078:	00002510 	andeq	r2, r0, r0, lsl r5
    107c:	7a011100 	bvc	45484 <MV_CPU_LE+0x45483>
    1080:	02000007 	andeq	r0, r0, #7
    1084:	008c0186 	addeq	r0, ip, r6, lsl #3
    1088:	4ea00000 	cdpmi	0, 10, cr0, cr0, cr0, {0}
    108c:	4fac4000 	svcmi	0x00ac4000
    1090:	05de4000 	ldrbeq	r4, [lr]
    1094:	025f0000 	subseq	r0, pc, #0
    1098:	720f0000 	andvc	r0, pc, #0
    109c:	02000007 	andeq	r0, r0, #7
    10a0:	00003786 	andeq	r3, r0, r6, lsl #15
    10a4:	67910200 	ldrvs	r0, [r1, r0, lsl #4]
    10a8:	00086412 	andeq	r6, r8, r2, lsl r4
    10ac:	97880200 	strls	r0, [r8, r0, lsl #4]
    10b0:	02000000 	andeq	r0, r0, #0
    10b4:	e6127491 			; <UNDEFINED> instruction: 0xe6127491
    10b8:	02000008 	andeq	r0, r0, #8
    10bc:	00005089 	andeq	r5, r0, r9, lsl #1
    10c0:	70910200 	addsvc	r0, r1, r0, lsl #4
    10c4:	0006f612 	andeq	pc, r6, r2, lsl r6	; <UNPREDICTABLE>
    10c8:	50890200 	addpl	r0, r9, r0, lsl #4
    10cc:	02000000 	andeq	r0, r0, #0
    10d0:	11006c91 			; <UNDEFINED> instruction: 0x11006c91
    10d4:	0007c601 	andeq	ip, r7, r1, lsl #12
    10d8:	01c80200 	biceq	r0, r8, r0, lsl #4
    10dc:	0000008c 	andeq	r0, r0, ip, lsl #1
    10e0:	40004fac 	andmi	r4, r0, ip, lsr #31
    10e4:	400050a4 	andmi	r5, r0, r4, lsr #1
    10e8:	00000616 	andeq	r0, r0, r6, lsl r6
    10ec:	000002a7 	andeq	r0, r0, r7, lsr #5
    10f0:	0007720f 	andeq	r7, r7, pc, lsl #4
    10f4:	37c80200 	strbcc	r0, [r8, r0, lsl #4]
    10f8:	02000000 	andeq	r0, r0, #0
    10fc:	e6126f91 	sadd8	r6, r2, r1
    1100:	02000008 	andeq	r0, r0, #8
    1104:	000050ca 	andeq	r5, r0, sl, asr #1
    1108:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    110c:	0006f612 	andeq	pc, r6, r2, lsl r6	; <UNPREDICTABLE>
    1110:	50ca0200 	sbcpl	r0, sl, r0, lsl #4
    1114:	02000000 	andeq	r0, r0, #0
    1118:	0e007091 	wmergeeq	wr7, wr0, wr1, #0
    111c:	00000855 	andeq	r0, r0, r5, asr r8
    1120:	9701fe02 	strls	pc, [r1, -r2, lsl #28]
    1124:	a4000000 	strge	r0, [r0]
    1128:	ec400050 	wstrh	wr0, [r0], #-80
    112c:	4e400050 	tbcsthmi	wr0, r0
    1130:	e1000006 	tst	r0, r6
    1134:	0f000002 	svceq	0x00000002
    1138:	00000772 	andeq	r0, r0, r2, ror r7
    113c:	0037fe02 	eorseq	pc, r7, r2, lsl #28
    1140:	91020000 	mrsls	r0, (UNDEF: 2)
    1144:	06f60d6f 	ldrbteq	r0, [r6], pc, ror #26
    1148:	00020000 	andeq	r0, r2, r0
    114c:	00005001 	andeq	r5, r0, r1
    1150:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1154:	083a1300 	ldmdaeq	sl!, {r8, r9, ip}
    1158:	1d020000 	wstrbne	wr0, [r2]
    115c:	50ec0101 	rscpl	r0, ip, r1, lsl #2
    1160:	51464000 	mrspl	r4, (UNDEF: 70)
    1164:	06864000 	streq	r4, [r6], r0
    1168:	03190000 	tsteq	r9, #0
    116c:	720c0000 	andvc	r0, ip, #0
    1170:	02000007 	andeq	r0, r0, #7
    1174:	0037011d 	eorseq	r0, r7, sp, lsl r1
    1178:	91020000 	mrsls	r0, (UNDEF: 2)
    117c:	06f60d6f 	ldrbteq	r0, [r6], pc, ror #26
    1180:	1f020000 	svcne	0x00020000
    1184:	00005001 	andeq	r5, r0, r1
    1188:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    118c:	08a71300 	stmiaeq	r7!, {r8, r9, ip}
    1190:	3c020000 	wstrbcc	wr0, [r2]
    1194:	51480101 	cmppl	r8, r1, lsl #2
    1198:	519a4000 	orrspl	r4, sl, r0
    119c:	06be4000 	ldrteq	r4, [lr], r0
    11a0:	03510000 	cmpeq	r1, #0
    11a4:	720c0000 	andvc	r0, ip, #0
    11a8:	02000007 	andeq	r0, r0, #7
    11ac:	0037013c 	eorseq	r0, r7, ip, lsr r1
    11b0:	91020000 	mrsls	r0, (UNDEF: 2)
    11b4:	06f60d6f 	ldrbteq	r0, [r6], pc, ror #26
    11b8:	3e020000 	worcc	wr0, wr2, wr0
    11bc:	00005001 	andeq	r5, r0, r1
    11c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    11c4:	a0011400 	andge	r1, r1, r0, lsl #8
    11c8:	02000007 	andeq	r0, r0, #7
    11cc:	50010160 	andpl	r0, r1, r0, ror #2
    11d0:	9c000000 	wstrbls	wr0, [r0]
    11d4:	c8400051 	stmdagt	r0, {r0, r4, r6}^
    11d8:	f6400053 			; <UNDEFINED> instruction: 0xf6400053
    11dc:	4d000006 	wstrbmi	wr0, [r0, #-6]
    11e0:	0c000004 	wstrbeq	wr0, [r0], #-4
    11e4:	00000772 	andeq	r0, r0, r2, ror r7
    11e8:	37016002 	strcc	r6, [r1, -r2]
    11ec:	02000000 	andeq	r0, r0, #0
    11f0:	8b0c4f91 	blhi	31503c <MV_CPU_LE+0x31503b>
    11f4:	02000008 	andeq	r0, r0, #8
    11f8:	00b00160 	adcseq	r0, r0, r0, ror #2
    11fc:	91020000 	mrsls	r0, (UNDEF: 2)
    1200:	07c10c48 	strbeq	r0, [r1, r8, asr #24]
    1204:	60020000 	andvs	r0, r2, r0
    1208:	00005001 	andeq	r5, r0, r1
    120c:	44910200 	ldrmi	r0, [r1], #512	; 0x200
    1210:	0007680c 	andeq	r6, r7, ip, lsl #16
    1214:	01600200 	cmneq	r0, r0, lsl #4
    1218:	0000044d 	andeq	r0, r0, sp, asr #8
    121c:	0c409102 	wstrdeq	wr9, [r0], #-8
    1220:	000007d7 	ldrdeq	r0, [r0], -r7
    1224:	97016002 	strls	r6, [r1, -r2]
    1228:	02000000 	andeq	r0, r0, #0
    122c:	6e150091 	mrcvs	0, 0, r0, cr5, cr1, {4}
    1230:	01620200 	cmneq	r2, r0, lsl #4
    1234:	00000050 	andeq	r0, r0, r0, asr r0
    1238:	15749102 	ldrbne	r9, [r4, #-258]!	; 0x102
    123c:	6202006d 	andvs	r0, r2, #109	; 0x6d
    1240:	00005001 	andeq	r5, r0, r1
    1244:	70910200 	addsvc	r0, r1, r0, lsl #4
    1248:	0006c20d 	andeq	ip, r6, sp, lsl #4
    124c:	01620200 	cmneq	r2, r0, lsl #4
    1250:	00000050 	andeq	r0, r0, r0, asr r0
    1254:	0d549102 	wldrdeq	wr9, [r4, #-8]
    1258:	00000833 	andeq	r0, r0, r3, lsr r8
    125c:	50016202 	andpl	r6, r1, r2, lsl #4
    1260:	02000000 	andeq	r0, r0, #0
    1264:	950d5091 	strls	r5, [sp, #-145]	; 0x91
    1268:	02000008 	andeq	r0, r0, #8
    126c:	00500162 	subseq	r0, r0, r2, ror #2
    1270:	91020000 	mrsls	r0, (UNDEF: 2)
    1274:	084f0d6c 	stmdaeq	pc, {r2, r3, r5, r6, r8, sl, fp}^	; <UNPREDICTABLE>
    1278:	63020000 	movwvs	r0, #8192	; 0x2000
    127c:	00005001 	andeq	r5, r0, r1
    1280:	58910200 	ldmpl	r1, {r9}
    1284:	00073d0d 	andeq	r3, r7, sp, lsl #26
    1288:	01640200 	cmneq	r4, r0, lsl #4
    128c:	00000050 	andeq	r0, r0, r0, asr r0
    1290:	0d689102 	wstrdeq	wr9, [r8, #-8]!
    1294:	00000750 	andeq	r0, r0, r0, asr r7
    1298:	50016402 	andpl	r6, r1, r2, lsl #8
    129c:	02000000 	andeq	r0, r0, #0
    12a0:	9f0d6491 	svcls	0x000d6491
    12a4:	02000008 	andeq	r0, r0, #8
    12a8:	00500164 	subseq	r0, r0, r4, ror #2
    12ac:	91020000 	mrsls	r0, (UNDEF: 2)
    12b0:	61761560 	cmnvs	r6, r0, ror #10
    12b4:	6402006c 	strvs	r0, [r2], #-108	; 0x6c
    12b8:	00005001 	andeq	r5, r0, r1
    12bc:	5c910200 	ldcpl	2, cr0, [r1], {0}
    12c0:	0a040500 	beq	1026c8 <MV_CPU_LE+0x1026c7>
    12c4:	0b000001 	bleq	12d0 <MV_CPU_LE+0x12cf>
    12c8:	00000758 	andeq	r0, r0, r8, asr r7
    12cc:	0101c702 	tsteq	r1, r2, lsl #14
    12d0:	00000050 	andeq	r0, r0, r0, asr r0
    12d4:	400053c8 	andmi	r5, r0, r8, asr #7
    12d8:	400053fa 	strdmi	r5, [r0], -sl
    12dc:	00000730 	andeq	r0, r0, r0, lsr r7
    12e0:	00000480 	andeq	r0, r0, r0, lsl #9
    12e4:	0007720c 	andeq	r7, r7, ip, lsl #4
    12e8:	01c70200 	biceq	r0, r7, r0, lsl #4
    12ec:	00000037 	andeq	r0, r0, r7, lsr r0
    12f0:	00779102 	rsbseq	r9, r7, r2, lsl #2
    12f4:	0008b513 	andeq	fp, r8, r3, lsl r5
    12f8:	01dd0200 	bicseq	r0, sp, r0, lsl #4
    12fc:	0053fc01 	subseq	pc, r3, r1, lsl #24
    1300:	00543240 	subseq	r3, r4, r0, asr #4
    1304:	00076840 	andeq	r6, r7, r0, asr #16
    1308:	0004a900 	andeq	sl, r4, r0, lsl #18
    130c:	07720c00 	ldrbeq	r0, [r2, -r0, lsl #24]!
    1310:	dd020000 	wstrble	wr0, [r2]
    1314:	00003701 	andeq	r3, r0, r1, lsl #14
    1318:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    131c:	25011400 	strcs	r1, [r1, #-1024]	; 0x400
    1320:	02000008 	andeq	r0, r0, #8
    1324:	8c0101fe 	wstrwhi	wr0, [r1], #-1016	; 0xfffffc08
    1328:	34000000 	strcc	r0, [r0]
    132c:	84400054 	strbhi	r0, [r0], #-84	; 0x54
    1330:	a0400054 	subge	r0, r0, r4, asr r0
    1334:	f5000007 			; <UNDEFINED> instruction: 0xf5000007
    1338:	0c000004 	wstrbeq	wr0, [r0], #-4
    133c:	00000772 	andeq	r0, r0, r2, ror r7
    1340:	3701fe02 	strcc	pc, [r1, -r2, lsl #28]
    1344:	02000000 	andeq	r0, r0, #0
    1348:	680c7791 	stmdavs	ip, {r0, r4, r7, r8, r9, sl, ip, sp, lr}
    134c:	02000007 	andeq	r0, r0, #7
    1350:	044d01fe 	strbeq	r0, [sp], #-510	; 0x1fe
    1354:	91020000 	mrsls	r0, (UNDEF: 2)
    1358:	08de0c70 	ldmeq	lr, {r4, r5, r6, sl, fp}^
    135c:	fe020000 	cdp2	0, 0, cr0, cr2, cr0, {0}
    1360:	00017e01 	andeq	r7, r1, r1, lsl #28
    1364:	76910200 	ldrvc	r0, [r1], r0, lsl #4
    1368:	07160b00 	ldreq	r0, [r6, -r0, lsl #22]
    136c:	29020000 	stmdbcs	r2, {}	; <UNPREDICTABLE>
    1370:	008c0102 	addeq	r0, ip, r2, lsl #2
    1374:	54840000 	strpl	r0, [r4]
    1378:	56004000 	strpl	r4, [r0], -r0
    137c:	07d84000 	ldrbeq	r4, [r8, r0]
    1380:	055e0000 	ldrbeq	r0, [lr]
    1384:	720c0000 	andvc	r0, ip, #0
    1388:	02000007 	andeq	r0, r0, #7
    138c:	00370229 	eorseq	r0, r7, r9, lsr #4
    1390:	91020000 	mrsls	r0, (UNDEF: 2)
    1394:	07e90c6f 	strbeq	r0, [r9, pc, ror #24]!
    1398:	29020000 	stmdbcs	r2, {}	; <UNPREDICTABLE>
    139c:	00005002 	andeq	r5, r0, r2
    13a0:	68910200 	ldmvs	r1, {r9}
    13a4:	0008de0c 	andeq	sp, r8, ip, lsl #28
    13a8:	02290200 	eoreq	r0, r9, #0
    13ac:	0000017e 	andeq	r0, r0, lr, ror r1
    13b0:	156e9102 	strbne	r9, [lr, #-258]!	; 0x102
    13b4:	006c6176 	rsbeq	r6, ip, r6, ror r1
    13b8:	50022b02 	andpl	r2, r2, r2, lsl #22
    13bc:	02000000 	andeq	r0, r0, #0
    13c0:	e60d7091 			; <UNDEFINED> instruction: 0xe60d7091
    13c4:	02000008 	andeq	r0, r0, #8
    13c8:	0050022b 	subseq	r0, r0, fp, lsr #4
    13cc:	91020000 	mrsls	r0, (UNDEF: 2)
    13d0:	c70b0074 	smlsdxgt	fp, r4, r0, r0
    13d4:	02000006 	andeq	r0, r0, #6
    13d8:	8c010280 	stchi	2, cr0, [r1], {128}	; 0x80
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	d4400056 	strble	r0, [r0], #-86	; 0x56
    13e4:	10400056 	subne	r0, r0, r6, asr r0
    13e8:	c7000008 	strgt	r0, [r0, -r8]
    13ec:	0c000005 	wstrbeq	wr0, [r0], #-5
    13f0:	00000772 	andeq	r0, r0, r2, ror r7
    13f4:	37028002 	strcc	r8, [r2, -r2]
    13f8:	02000000 	andeq	r0, r0, #0
    13fc:	e90c6f91 	stmdb	ip, {r0, r4, r7, r8, r9, sl, fp, sp, lr}
    1400:	02000007 	andeq	r0, r0, #7
    1404:	00500280 	subseq	r0, r0, r0, lsl #5
    1408:	91020000 	mrsls	r0, (UNDEF: 2)
    140c:	08de0c68 	ldmeq	lr, {r3, r5, r6, sl, fp}^
    1410:	80020000 	andhi	r0, r2, r0
    1414:	00017e02 	andeq	r7, r1, r2, lsl #28
    1418:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    141c:	6c617615 	stclvs	6, cr7, [r1], #-84	; 0xffffffac
    1420:	02820200 	addeq	r0, r2, #0
    1424:	00000050 	andeq	r0, r0, r0, asr r0
    1428:	0d709102 	wldrdeq	wr9, [r0, #-8]!
    142c:	000008e6 	andeq	r0, r0, r6, ror #17
    1430:	50028202 	andpl	r8, r2, r2, lsl #4
    1434:	02000000 	andeq	r0, r0, #0
    1438:	0b007491 	bleq	1e684 <MV_CPU_LE+0x1e683>
    143c:	000006a7 	andeq	r0, r0, r7, lsr #13
    1440:	0102c302 	tsteq	r2, r2, lsl #6
    1444:	0000008c 	andeq	r0, r0, ip, lsl #1
    1448:	400056d4 	ldrdmi	r5, [r0], -r4
    144c:	400057ec 	andmi	r5, r0, ip, ror #15
    1450:	00000848 	andeq	r0, r0, r8, asr #16
    1454:	0000063f 	andeq	r0, r0, pc, lsr r6
    1458:	0007720c 	andeq	r7, r7, ip, lsl #4
    145c:	02c30200 	sbceq	r0, r3, #0
    1460:	00000037 	andeq	r0, r0, r7, lsr r0
    1464:	0c679102 	wstrdeq	wr9, [r7], #-8
    1468:	00000848 	andeq	r0, r0, r8, asr #16
    146c:	bb02c302 	bllt	b207c <MV_CPU_LE+0xb207b>
    1470:	02000000 	andeq	r0, r0, #0
    1474:	330c6091 	movwcc	r6, #49297	; 0xc091
    1478:	02000007 	andeq	r0, r0, #7
    147c:	005002c3 	subseq	r0, r0, r3, asr #5
    1480:	91020000 	mrsls	r0, (UNDEF: 2)
    1484:	08e60d5c 	stmiaeq	r6!, {r2, r3, r4, r6, r8, sl, fp}^
    1488:	c5020000 	strgt	r0, [r2]
    148c:	00005002 	andeq	r5, r0, r2
    1490:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    1494:	0006f60d 	andeq	pc, r6, sp, lsl #12
    1498:	02c50200 	sbceq	r0, r5, #0
    149c:	00000050 	andeq	r0, r0, r0, asr r0
    14a0:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    14a4:	00000727 	andeq	r0, r0, r7, lsr #14
    14a8:	5002c502 	andpl	ip, r2, r2, lsl #10
    14ac:	02000000 	andeq	r0, r0, #0
    14b0:	0b007091 	bleq	1d6fc <MV_CPU_LE+0x1d6fb>
    14b4:	000007f7 	strdeq	r0, [r0], -r7
    14b8:	01030f02 	tsteq	r3, r2, lsl #30
    14bc:	0000008c 	andeq	r0, r0, ip, lsl #1
    14c0:	400057ec 	andmi	r5, r0, ip, ror #15
    14c4:	40005964 	andmi	r5, r0, r4, ror #18
    14c8:	00000880 	andeq	r0, r0, r0, lsl #17
    14cc:	000006b7 			; <UNDEFINED> instruction: 0x000006b7
    14d0:	0007720c 	andeq	r7, r7, ip, lsl #4
    14d4:	030f0200 	movweq	r0, #61952	; 0xf200
    14d8:	00000037 	andeq	r0, r0, r7, lsr r0
    14dc:	0c679102 	wstrdeq	wr9, [r7], #-8
    14e0:	00000848 	andeq	r0, r0, r8, asr #16
    14e4:	bb030f02 	bllt	c50f4 <MV_CPU_LE+0xc50f3>
    14e8:	02000000 	andeq	r0, r0, #0
    14ec:	330c6091 	movwcc	r6, #49297	; 0xc091
    14f0:	02000007 	andeq	r0, r0, #7
    14f4:	0050030f 	subseq	r0, r0, pc, lsl #6
    14f8:	91020000 	mrsls	r0, (UNDEF: 2)
    14fc:	08e60d5c 	stmiaeq	r6!, {r2, r3, r4, r6, r8, sl, fp}^
    1500:	11020000 	mrsne	r0, (UNDEF: 2)
    1504:	00005003 	andeq	r5, r0, r3
    1508:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    150c:	0006f60d 	andeq	pc, r6, sp, lsl #12
    1510:	03110200 	tsteq	r1, #0
    1514:	00000050 	andeq	r0, r0, r0, asr r0
    1518:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    151c:	000006ea 	andeq	r0, r0, sl, ror #13
    1520:	50031102 	andpl	r1, r3, r2, lsl #2
    1524:	02000000 	andeq	r0, r0, #0
    1528:	0b007091 	bleq	1d774 <MV_CPU_LE+0x1d773>
    152c:	00000704 	andeq	r0, r0, r4, lsl #14
    1530:	01035f02 	tsteq	r3, r2, lsl #30
    1534:	0000008c 	andeq	r0, r0, ip, lsl #1
    1538:	40005964 	andmi	r5, r0, r4, ror #18
    153c:	400059bc 			; <UNDEFINED> instruction: 0x400059bc
    1540:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
    1544:	00000720 	andeq	r0, r0, r0, lsr #14
    1548:	0007720c 	andeq	r7, r7, ip, lsl #4
    154c:	035f0200 	cmpeq	pc, #0
    1550:	00000037 	andeq	r0, r0, r7, lsr r0
    1554:	0c6f9102 	wstrdeq	wr9, [pc], #-8
    1558:	0000046e 	andeq	r0, r0, lr, ror #8
    155c:	50035f02 	andpl	r5, r3, r2, lsl #30
    1560:	02000000 	andeq	r0, r0, #0
    1564:	c70c6891 			; <UNDEFINED> instruction: 0xc70c6891
    1568:	02000003 	andeq	r0, r0, #3
    156c:	0097035f 	addseq	r0, r7, pc, asr r3
    1570:	91020000 	mrsls	r0, (UNDEF: 2)
    1574:	06fb0d64 	ldrbteq	r0, [fp], r4, ror #26
    1578:	61020000 	mrsvs	r0, (UNDEF: 2)
    157c:	00072003 	andeq	r2, r7, r3
    1580:	70910200 	addsvc	r0, r1, r0, lsl #4
    1584:	0007980d 	andeq	r9, r7, sp, lsl #16
    1588:	03620200 	cmneq	r2, #0
    158c:	00000050 	andeq	r0, r0, r0, asr r0
    1590:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1594:	00003716 	andeq	r3, r0, r6, lsl r7
    1598:	00073000 	andeq	r3, r7, r0
    159c:	005b1700 	subseq	r1, fp, r0, lsl #14
    15a0:	00010000 	andeq	r0, r1, r0
    15a4:	08070114 	stmdaeq	r7, {r2, r4, r8}
    15a8:	8e020000 	worhi	wr0, wr2, wr0
    15ac:	008c0103 	addeq	r0, ip, r3, lsl #2
    15b0:	59bc0000 	ldmibpl	ip!, {}	; <UNPREDICTABLE>
    15b4:	5adc4000 	bpl	ff7115bc <uiXorRegsMaskBackup+0xbf7001f4>
    15b8:	08f04000 	ldmeq	r0!, {lr}^
    15bc:	078b0000 	streq	r0, [fp, r0]
    15c0:	720c0000 	andvc	r0, ip, #0
    15c4:	02000007 	andeq	r0, r0, #7
    15c8:	0037038e 	eorseq	r0, r7, lr, lsl #7
    15cc:	91020000 	mrsls	r0, (UNDEF: 2)
    15d0:	06df0c77 			; <UNDEFINED> instruction: 0x06df0c77
    15d4:	8e020000 	worhi	wr0, wr2, wr0
    15d8:	00078b03 	andeq	r8, r7, r3, lsl #22
    15dc:	70910200 	addsvc	r0, r1, r0, lsl #4
    15e0:	0008480c 	andeq	r4, r8, ip, lsl #16
    15e4:	038e0200 	orreq	r0, lr, #0
    15e8:	000000bb 	strheq	r0, [r0], -fp
    15ec:	0c6c9102 	wstrdeq	wr9, [ip], #-8
    15f0:	00000733 	andeq	r0, r0, r3, lsr r7
    15f4:	50038e02 	andpl	r8, r3, r2, lsl #28
    15f8:	02000000 	andeq	r0, r0, #0
    15fc:	05006891 	streq	r6, [r0, #-2193]	; 0x891
    1600:	00015a04 	andeq	r5, r1, r4, lsl #20
    1604:	8c011400 	stchi	4, cr1, [r1], {0}
    1608:	02000007 	andeq	r0, r0, #7
    160c:	8c0103de 	stchi	3, cr0, [r1], {222}	; 0xde
    1610:	dc000000 	wstrble	wr0, [r0]
    1614:	b440005a 	strblt	r0, [r0], #-90	; 0x5a
    1618:	2840005b 	stmdacs	r0, {r0, r1, r3, r4, r6}^
    161c:	ec000009 	wstrb	wr0, [r0], #-9
    1620:	0c000007 	wstrbeq	wr0, [r0], #-7
    1624:	00000772 	andeq	r0, r0, r2, ror r7
    1628:	3703de02 	strcc	sp, [r3, -r2, lsl #28]
    162c:	02000000 	andeq	r0, r0, #0
    1630:	df0c7791 	svcle	0x000c7791
    1634:	02000006 	andeq	r0, r0, #6
    1638:	078b03de 			; <UNDEFINED> instruction: 0x078b03de
    163c:	91020000 	mrsls	r0, (UNDEF: 2)
    1640:	08480c70 	stmdaeq	r8, {r4, r5, r6, sl, fp}^
    1644:	de020000 	worle	wr0, wr2, wr0
    1648:	0000bb03 	andeq	fp, r0, r3, lsl #22
    164c:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1650:	0007330c 	andeq	r3, r7, ip, lsl #6
    1654:	03de0200 	bicseq	r0, lr, #0
    1658:	00000050 	andeq	r0, r0, r0, asr r0
    165c:	00689102 	rsbeq	r9, r8, r2, lsl #2
    1660:	00069b18 	andeq	r9, r6, r8, lsl fp
    1664:	04080200 	streq	r0, [r8], #-512	; 0x200
    1668:	005bb401 	subseq	fp, fp, r1, lsl #8
    166c:	005c4840 	subseq	r4, ip, r0, asr #16
    1670:	00096040 	andeq	r6, r9, r0, asr #32
    1674:	07480c00 	strbeq	r0, [r8, -r0, lsl #24]
    1678:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    167c:	00005004 	andeq	r5, r0, r4
    1680:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1684:	0002130d 	andeq	r1, r2, sp, lsl #6
    1688:	040a0200 	streq	r0, [sl], #-512	; 0x200
    168c:	00000050 	andeq	r0, r0, r0, asr r0
    1690:	0d709102 	wldrdeq	wr9, [r0, #-8]!
    1694:	000007bf 			; <UNDEFINED> instruction: 0x000007bf
    1698:	50040a02 	andpl	r0, r4, r2, lsl #20
    169c:	02000000 	andeq	r0, r0, #0
    16a0:	b60d7491 			; <UNDEFINED> instruction: 0xb60d7491
    16a4:	02000007 	andeq	r0, r0, #7
    16a8:	0050040a 	subseq	r0, r0, sl, lsl #8
    16ac:	91020000 	mrsls	r0, (UNDEF: 2)
    16b0:	b200006c 	andlt	r0, r0, #108	; 0x6c
    16b4:	02000000 	andeq	r0, r0, #0
    16b8:	0004b300 	andeq	fp, r4, r0, lsl #6
    16bc:	11010400 	tstne	r1, r0, lsl #8
    16c0:	01000004 	tsteq	r0, r4
    16c4:	000008f9 	strdeq	r0, [r0], -r9
    16c8:	00000308 	andeq	r0, r0, r8, lsl #6
    16cc:	40005c48 	andmi	r5, r0, r8, asr #24
    16d0:	40005d1e 	andmi	r5, r0, lr, lsl sp
    16d4:	000005f9 	strdeq	r0, [r0], -r9
    16d8:	5f070402 	svcpl	0x00070402
    16dc:	03000000 	movweq	r0, #0
    16e0:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    16e4:	04020074 	streq	r0, [r2], #-116	; 0x74
    16e8:	0000a405 	andeq	sl, r0, r5, lsl #8
    16ec:	05080200 	streq	r0, [r8, #-512]	; 0x200
    16f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    16f4:	6e080102 	wmululvs	wr0, wr8, wr2
    16f8:	02000003 	andeq	r0, r0, #3
    16fc:	02000702 	andeq	r0, r0, #524288	; 0x80000
    1700:	04020000 	streq	r0, [r2]
    1704:	00005a07 	andeq	r5, r0, r7, lsl #20
    1708:	06010200 	streq	r0, [r1], -r0, lsl #4
    170c:	00000370 	andeq	r0, r0, r0, ror r3
    1710:	2d050202 	stccs	2, cr0, [r5, #-8]
    1714:	02000002 	andeq	r0, r0, #2
    1718:	00550708 	subseq	r0, r5, r8, lsl #14
    171c:	01020000 	mrseq	r0, (UNDEF: 2)
    1720:	00037708 	andeq	r7, r3, r8, lsl #14
    1724:	04450400 	strbeq	r0, [r5], #-1024	; 0x400
    1728:	ab020000 	blge	81730 <MV_CPU_LE+0x8172f>
    172c:	00000025 	andeq	r0, r0, r5, lsr #32
    1730:	02040402 	andeq	r0, r4, #33554432	; 0x2000000
    1734:	02000003 	andeq	r0, r0, #3
    1738:	03f70408 	mvnseq	r0, #134217728	; 0x8000000
    173c:	04050000 	streq	r0, [r5]
    1740:	00000072 	andeq	r0, r0, r2, ror r0
    1744:	08ee0106 	stmiaeq	lr!, {r1, r2, r8}^
    1748:	45010000 	strmi	r0, [r1]
    174c:	005c4801 	subseq	r4, ip, r1, lsl #16
    1750:	005d1e40 	subseq	r1, sp, r0, asr #28
    1754:	00099840 	andeq	r9, r9, r0, asr #16
    1758:	74700700 	ldrbtvc	r0, [r0], #-1792	; 0x700
    175c:	47010072 	smlsdxmi	r1, r2, r0, r0
    1760:	0000008b 	andeq	r0, r0, fp, lsl #1
    1764:	00749102 	rsbseq	r9, r4, r2, lsl #2
    1768:	00075900 	andeq	r5, r7, r0, lsl #18
    176c:	17000200 	strne	r0, [r0, -r0, lsl #4]
    1770:	04000005 	streq	r0, [r0], #-5
    1774:	00041101 	andeq	r1, r4, r1, lsl #2
    1778:	09390100 	ldmdbeq	r9!, {r8}
    177c:	03080000 	movweq	r0, #32768	; 0x8000
    1780:	5d200000 	wstrbpl	wr0, [r0]
    1784:	74e64000 	strbtvc	r4, [r6]
    1788:	065e4000 	ldrbeq	r4, [lr], -r0
    178c:	04020000 	streq	r0, [r2]
    1790:	00030204 	andeq	r0, r3, r4, lsl #4
    1794:	04080200 	streq	r0, [r8], #-512	; 0x200
    1798:	000003f7 	strdeq	r0, [r0], -r7
    179c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    17a0:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    17a4:	03770801 	cmneq	r7, #65536	; 0x10000
    17a8:	04020000 	streq	r0, [r2]
    17ac:	00005f07 	andeq	r5, r0, r7, lsl #30
    17b0:	05040200 	streq	r0, [r4, #-512]	; 0x200
    17b4:	000000a4 	andeq	r0, r0, r4, lsr #1
    17b8:	9f050802 	svcls	0x00050802
    17bc:	02000000 	andeq	r0, r0, #0
    17c0:	036e0801 	cmneq	lr, #65536	; 0x10000
    17c4:	02020000 	andeq	r0, r2, #0
    17c8:	00020007 	andeq	r0, r2, r7
    17cc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    17d0:	0000005a 	andeq	r0, r0, sl, asr r0
    17d4:	70060102 	andvc	r0, r6, r2, lsl #2
    17d8:	02000003 	andeq	r0, r0, #3
    17dc:	022d0502 	eoreq	r0, sp, #8388608	; 0x800000
    17e0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    17e4:	00005507 	andeq	r5, r0, r7, lsl #10
    17e8:	02800400 	addeq	r0, r0, #0
    17ec:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    17f0:	00000056 	andeq	r0, r0, r6, asr r0
    17f4:	00044504 	andeq	r4, r4, r4, lsl #10
    17f8:	41ab0100 			; <UNDEFINED> instruction: 0x41ab0100
    17fc:	04000000 	streq	r0, [r0]
    1800:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    1804:	0033bb01 	eorseq	fp, r3, r1, lsl #22
    1808:	91040000 	mrsls	r0, (UNDEF: 4)
    180c:	01000001 	tsteq	r0, r1
    1810:	000033bc 			; <UNDEFINED> instruction: 0x000033bc
    1814:	8b040500 	blhi	102c1c <MV_CPU_LE+0x102c1b>
    1818:	06000000 	streq	r0, [r0], -r0
    181c:	00000b80 	andeq	r0, r0, r0, lsl #23
    1820:	d7b90301 	ldrle	r0, [r9, r1, lsl #6]!
    1824:	07000000 	streq	r0, [r0, -r0]
    1828:	00000b4a 	andeq	r0, r0, sl, asr #22
    182c:	0a8f0700 	beq	fe3c3434 <uiXorRegsMaskBackup+0xbe3b206c>
    1830:	07010000 	streq	r0, [r1, -r0]
    1834:	00000a9d 	muleq	r0, sp, sl
    1838:	0aab0702 	beq	feac3448 <uiXorRegsMaskBackup+0xbeab2080>
    183c:	00030000 	andeq	r0, r3, r0
    1840:	000b0104 	andeq	r0, fp, r4, lsl #2
    1844:	b2bf0300 	adcslt	r0, pc, #0
    1848:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    184c:	00000b2a 	andeq	r0, r0, sl, lsr #22
    1850:	c3030100 	movwgt	r0, #12544	; 0x3100
    1854:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1858:	00096d09 	andeq	r6, r9, r9, lsl #26
    185c:	d7c50300 	strble	r0, [r5, r0, lsl #6]
    1860:	02000000 	andeq	r0, r0, #0
    1864:	b2090023 	andlt	r0, r9, #35	; 0x23
    1868:	03000009 	movweq	r0, #9
    186c:	0002b0c7 	andeq	fp, r2, r7, asr #1
    1870:	01230200 	teqeq	r3, r0, lsl #4
    1874:	00099a09 	andeq	r9, r9, r9, lsl #20
    1878:	8bca0300 	blhi	ff282480 <uiXorRegsMaskBackup+0xbf2710b8>
    187c:	03000000 	movweq	r0, #0
    1880:	09018423 	stmdbeq	r1, {r0, r1, r5, sl, pc}
    1884:	00000a44 	andeq	r0, r0, r4, asr #20
    1888:	008bcb03 	addeq	ip, fp, r3, lsl #22
    188c:	23030000 	movwcs	r0, #12288	; 0x3000
    1890:	4e090188 	waddbmi	wr0, wr9, wr8
    1894:	0300000a 	movweq	r0, #10
    1898:	00008bcc 	andeq	r8, r0, ip, asr #23
    189c:	8c230300 	stchi	3, cr0, [r3]
    18a0:	0b680901 	bleq	1a03cac <MV_CPU_LE+0x1a03cab>
    18a4:	cd030000 	wstrbgt	wr0, [r3]
    18a8:	0000008b 	andeq	r0, r0, fp, lsl #1
    18ac:	01902303 	orrseq	r2, r0, r3, lsl #6
    18b0:	000c3d09 	andeq	r3, ip, r9, lsl #26
    18b4:	8bce0300 	blhi	ff3824bc <uiXorRegsMaskBackup+0xbf3710f4>
    18b8:	03000000 	movweq	r0, #0
    18bc:	09019423 	stmdbeq	r1, {r0, r1, r5, sl, ip, pc}
    18c0:	00000b10 	andeq	r0, r0, r0, lsl fp
    18c4:	008bd003 	addeq	sp, fp, r3
    18c8:	23030000 	movwcs	r0, #12288	; 0x3000
    18cc:	78090198 	stmdavc	r9, {r3, r4, r7, r8}
    18d0:	0300000a 	movweq	r0, #10
    18d4:	00008bd1 	ldrdeq	r8, [r0], -r1
    18d8:	9c230300 	stcls	3, cr0, [r3]
    18dc:	0c6b0901 	stcleq	9, cr0, [fp], #-4
    18e0:	d2030000 	andle	r0, r3, #0
    18e4:	0000008b 	andeq	r0, r0, fp, lsl #1
    18e8:	01a02303 	lsleq	r2, r3, #6
    18ec:	000bc409 	andeq	ip, fp, r9, lsl #8
    18f0:	8bd40300 	blhi	ff5024f8 <uiXorRegsMaskBackup+0xbf4f1130>
    18f4:	03000000 	movweq	r0, #0
    18f8:	0901a423 	stmdbeq	r1, {r0, r1, r5, sl, sp, pc}
    18fc:	00000a2a 	andeq	r0, r0, sl, lsr #20
    1900:	008bd503 	addeq	sp, fp, r3, lsl #10
    1904:	23030000 	movwcs	r0, #12288	; 0x3000
    1908:	dc0901a8 	wstrwle	wr0, [r9], #-672	; 0xfffffd60
    190c:	03000009 	movweq	r0, #9
    1910:	00008bd7 	ldrdeq	r8, [r0], -r7
    1914:	ac230300 	stcge	3, cr0, [r3]
    1918:	0ae00901 	beq	ff803d24 <uiXorRegsMaskBackup+0xbf7f295c>
    191c:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    1920:	0000008b 	andeq	r0, r0, fp, lsl #1
    1924:	01b02303 	lslseq	r2, r3, #6
    1928:	000b9a09 	andeq	r9, fp, r9, lsl #20
    192c:	8bda0300 	blhi	ff682534 <uiXorRegsMaskBackup+0xbf67116c>
    1930:	03000000 	movweq	r0, #0
    1934:	0901b423 	stmdbeq	r1, {r0, r1, r5, sl, ip, sp, pc}
    1938:	00000b71 	andeq	r0, r0, r1, ror fp
    193c:	008bdb03 	addeq	sp, fp, r3, lsl #22
    1940:	23030000 	movwcs	r0, #12288	; 0x3000
    1944:	0b0901b8 	bleq	24202c <MV_CPU_LE+0x24202b>
    1948:	03000009 	movweq	r0, #9
    194c:	00008bdf 	ldrdeq	r8, [r0], -pc	; <UNPREDICTABLE>
    1950:	bc230300 	stclt	3, cr0, [r3]
    1954:	09200901 	stmdbeq	r0!, {r0, r8, fp}
    1958:	e0030000 	and	r0, r3, r0
    195c:	0000008b 	andeq	r0, r0, fp, lsl #1
    1960:	01c02303 	biceq	r2, r0, r3, lsl #6
    1964:	00098d09 	andeq	r8, r9, r9, lsl #26
    1968:	8be10300 	blhi	ff842570 <uiXorRegsMaskBackup+0xbf8311a8>
    196c:	03000000 	movweq	r0, #0
    1970:	0901c423 	stmdbeq	r1, {r0, r1, r5, sl, lr, pc}
    1974:	00000c4d 	andeq	r0, r0, sp, asr #24
    1978:	008be203 	addeq	lr, fp, r3, lsl #4
    197c:	23030000 	movwcs	r0, #12288	; 0x3000
    1980:	b90901c8 	stmdblt	r9, {r3, r6, r7, r8}
    1984:	0300000a 	movweq	r0, #10
    1988:	00008be3 	andeq	r8, r0, r3, ror #23
    198c:	cc230300 	stcgt	3, cr0, [r3]
    1990:	09ed0901 	stmibeq	sp!, {r0, r8, fp}^
    1994:	e4030000 	str	r0, [r3]
    1998:	0000008b 	andeq	r0, r0, fp, lsl #1
    199c:	01d02303 	bicseq	r2, r0, r3, lsl #6
    19a0:	00097809 	andeq	r7, r9, r9, lsl #16
    19a4:	8be50300 	blhi	ff9425ac <uiXorRegsMaskBackup+0xbf9311e4>
    19a8:	03000000 	movweq	r0, #0
    19ac:	0901d423 	stmdbeq	r1, {r0, r1, r5, sl, ip, lr, pc}
    19b0:	00000ba7 	andeq	r0, r0, r7, lsr #23
    19b4:	008be603 	addeq	lr, fp, r3, lsl #12
    19b8:	23030000 	movwcs	r0, #12288	; 0x3000
    19bc:	e70901d8 			; <UNDEFINED> instruction: 0xe70901d8
    19c0:	0300000b 	movweq	r0, #11
    19c4:	00008be7 	andeq	r8, r0, r7, ror #23
    19c8:	dc230300 	stcle	3, cr0, [r3]
    19cc:	09bd0901 	ldmibeq	sp!, {r0, r8, fp}
    19d0:	e8030000 	stmda	r3, {}	; <UNPREDICTABLE>
    19d4:	0000008b 	andeq	r0, r0, fp, lsl #1
    19d8:	01e02303 	mvneq	r2, r3, lsl #6
    19dc:	000c0509 	andeq	r0, ip, r9, lsl #10
    19e0:	8be90300 	blhi	ffa425e8 <uiXorRegsMaskBackup+0xbfa31220>
    19e4:	03000000 	movweq	r0, #0
    19e8:	0901e423 	stmdbeq	r1, {r0, r1, r5, sl, sp, lr, pc}
    19ec:	00000c89 	andeq	r0, r0, r9, lsl #25
    19f0:	008bea03 	addeq	lr, fp, r3, lsl #20
    19f4:	23030000 	movwcs	r0, #12288	; 0x3000
    19f8:	480901e8 	stmdami	r9, {r3, r5, r6, r7, r8}
    19fc:	03000009 	movweq	r0, #9
    1a00:	00008beb 	andeq	r8, r0, fp, ror #23
    1a04:	ec230300 	stc	3, cr0, [r3]
    1a08:	0c610901 	stcleq	9, cr0, [r1], #-4
    1a0c:	ec030000 	wstrb	wr0, [r3]
    1a10:	000002c0 	andeq	r0, r0, r0, asr #5
    1a14:	01f02303 	mvnseq	r2, r3, lsl #6
    1a18:	00800a00 	addeq	r0, r0, r0, lsl #20
    1a1c:	02c00000 	sbceq	r0, r0, #0
    1a20:	410b0000 	mrsmi	r0, (UNDEF: 11)
    1a24:	7f000000 	svcvc	0x00000000
    1a28:	00800a00 	addeq	r0, r0, r0, lsl #20
    1a2c:	02d00000 	sbcseq	r0, r0, #0
    1a30:	410b0000 	mrsmi	r0, (UNDEF: 11)
    1a34:	0f000000 	svceq	0x00000000
    1a38:	0a0a0400 	beq	282a40 <MV_CPU_LE+0x282a3f>
    1a3c:	ee030000 	wor	wr0, wr3, wr0
    1a40:	000000e2 	andeq	r0, r0, r2, ror #1
    1a44:	00011506 	andeq	r1, r1, r6, lsl #10
    1a48:	4e040100 	wmululmi	wr0, wr4, wr0
    1a4c:	000002fa 	strdeq	r0, [r0], -sl
    1a50:	0004db07 	andeq	sp, r4, r7, lsl #22
    1a54:	55070000 	strpl	r0, [r7]
    1a58:	01000002 	tsteq	r0, r2
    1a5c:	0000f307 	andeq	pc, r0, r7, lsl #6
    1a60:	0c000200 	stceq	2, cr0, [r0], {0}
    1a64:	0fd20501 	svceq	0x00d20501
    1a68:	07000003 	streq	r0, [r0, -r3]
    1a6c:	00000237 	andeq	r0, r0, r7, lsr r2
    1a70:	05920700 	ldreq	r0, [r2, #1792]	; 0x700
    1a74:	00010000 	andeq	r0, r1, r0
    1a78:	0000ad04 	andeq	sl, r0, r4, lsl #26
    1a7c:	fad50500 	blx	ff542e84 <uiXorRegsMaskBackup+0xbf531abc>
    1a80:	0d000002 	wstrbeq	wr0, [r0, #-2]
    1a84:	0000013e 	andeq	r0, r0, lr, lsr r1
    1a88:	43d80508 	bicsmi	r0, r8, #33554432	; 0x2000000
    1a8c:	09000003 	stmdbeq	r0, {r0, r1}
    1a90:	000002a2 	andeq	r0, r0, r2, lsr #5
    1a94:	008bd905 	addeq	sp, fp, r5, lsl #18
    1a98:	23020000 	movwcs	r0, #8192	; 0x2000
    1a9c:	00270900 	eoreq	r0, r7, r0, lsl #18
    1aa0:	da050000 	ble	141aa8 <MV_CPU_LE+0x141aa7>
    1aa4:	0000030f 	andeq	r0, r0, pc, lsl #6
    1aa8:	00042302 	andeq	r2, r4, r2, lsl #6
    1aac:	0002e004 	andeq	lr, r2, r4
    1ab0:	1adb0500 	bne	ff6c2eb8 <uiXorRegsMaskBackup+0xbf6b1af0>
    1ab4:	0d000003 	wstrbeq	wr0, [r0, #-3]
    1ab8:	0000044c 	andeq	r0, r0, ip, asr #8
    1abc:	93de0514 	bicsls	r0, lr, #83886080	; 0x5000000
    1ac0:	09000003 	stmdbeq	r0, {r0, r1}
    1ac4:	0000014a 	andeq	r0, r0, sl, asr #2
    1ac8:	0343df05 	movteq	sp, #16133	; 0x3f05
    1acc:	23020000 	movwcs	r0, #8192	; 0x2000
    1ad0:	01c30900 	biceq	r0, r3, r0, lsl #18
    1ad4:	e0050000 	and	r0, r5, r0
    1ad8:	000000a1 	andeq	r0, r0, r1, lsr #1
    1adc:	09082302 	stmdbeq	r8, {r1, r8, r9, sp}
    1ae0:	0000046e 	andeq	r0, r0, lr, ror #8
    1ae4:	008be105 	addeq	lr, fp, r5, lsl #2
    1ae8:	23020000 	movwcs	r0, #8192	; 0x2000
    1aec:	03c7090c 	biceq	r0, r7, #196608	; 0x30000
    1af0:	e2050000 	and	r0, r5, #0
    1af4:	000000a1 	andeq	r0, r0, r1, lsr #1
    1af8:	00102302 	andseq	r2, r0, r2, lsl #6
    1afc:	0003fe04 	andeq	pc, r3, r4, lsl #28
    1b00:	4ee30500 	cdpmi	5, 14, cr0, cr3, cr0, {0}
    1b04:	0e000003 	woreq	wr0, wr0, wr3
    1b08:	00000265 	andeq	r0, r0, r5, ror #4
    1b0c:	01018101 	tsteq	r1, r1, lsl #2
    1b10:	0000008b 	andeq	r0, r0, fp, lsl #1
    1b14:	40005d20 	andmi	r5, r0, r0, lsr #26
    1b18:	40005d3c 	andmi	r5, r0, ip, lsr sp
    1b1c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b20:	000003da 	ldrdeq	r0, [r0], -sl
    1b24:	0000ee0f 	andeq	lr, r0, pc, lsl #28
    1b28:	01810100 	orreq	r0, r1, r0, lsl #2
    1b2c:	0000008b 	andeq	r0, r0, fp, lsl #1
    1b30:	106c9102 	rsbne	r9, ip, r2, lsl #2
    1b34:	00000609 	andeq	r0, r0, r9, lsl #12
    1b38:	8b018301 	blhi	62744 <MV_CPU_LE+0x62743>
    1b3c:	02000000 	andeq	r0, r0, #0
    1b40:	11007491 			; <UNDEFINED> instruction: 0x11007491
    1b44:	00000b1b 	andeq	r0, r0, fp, lsl fp
    1b48:	8b016702 	blhi	5b758 <MV_CPU_LE+0x5b757>
    1b4c:	3c000000 	wstrbcc	wr0, [r0]
    1b50:	5440005d 	strbpl	r0, [r0], #-93	; 0x5d
    1b54:	0840005d 	stmdaeq	r0, {r0, r2, r3, r4, r6}^
    1b58:	0500000a 	streq	r0, [r0, #-10]
    1b5c:	12000004 	andne	r0, r0, #4
    1b60:	000009fe 	strdeq	r0, [r0], -lr
    1b64:	00ac6702 	adceq	r6, ip, r2, lsl #14
    1b68:	91020000 	mrsls	r0, (UNDEF: 2)
    1b6c:	8e110074 	textrmubhi	r0, wr1, #4
    1b70:	0200000b 	andeq	r0, r0, #11
    1b74:	00960194 	umullseq	r0, r6, r4, r1
    1b78:	5d540000 	wldrhpl	wr0, [r4]
    1b7c:	60f44000 	rscsvs	r4, r4, r0
    1b80:	0a404000 	beq	1011b88 <MV_CPU_LE+0x1011b87>
    1b84:	04730000 	ldrbteq	r0, [r3]
    1b88:	d1120000 	tstle	r2, r0
    1b8c:	0200000b 	andeq	r0, r0, #11
    1b90:	00047394 	muleq	r4, r4, r3
    1b94:	4c910200 	ldcmi	2, cr0, [r1], {0}
    1b98:	0009ff12 	andeq	pc, r9, r2, lsl pc	; <UNPREDICTABLE>
    1b9c:	8b940200 	blhi	fe5023a4 <uiXorRegsMaskBackup+0xbe4f0fdc>
    1ba0:	02000000 	andeq	r0, r0, #0
    1ba4:	fb134891 	blx	4d3df2 <MV_CPU_LE+0x4d3df1>
    1ba8:	02000002 	andeq	r0, r0, #2
    1bac:	00008b96 	muleq	r0, r6, fp
    1bb0:	68910200 	ldmvs	r1, {r9}
    1bb4:	000ad114 	andeq	sp, sl, r4, lsl r1
    1bb8:	8b960200 	blhi	fe5823c0 <uiXorRegsMaskBackup+0xbe570ff8>
    1bbc:	13000000 	movwne	r0, #0
    1bc0:	00000c97 	muleq	r0, r7, ip
    1bc4:	008b9702 	addeq	r9, fp, r2, lsl #14
    1bc8:	91020000 	mrsls	r0, (UNDEF: 2)
    1bcc:	0539136c 	ldreq	r1, [r9, #-876]!	; 0x36c
    1bd0:	98020000 	stmdals	r2, {}	; <UNPREDICTABLE>
    1bd4:	00000393 	muleq	r0, r3, r3
    1bd8:	00549102 	subseq	r9, r4, r2, lsl #2
    1bdc:	02d00405 	sbcseq	r0, r0, #83886080	; 0x5000000
    1be0:	5e0e0000 	worpl	wr0, wr14, wr0
    1be4:	02000009 	andeq	r0, r0, #9
    1be8:	96010158 			; <UNDEFINED> instruction: 0x96010158
    1bec:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1bf0:	20400060 	subcs	r0, r0, r0, rrx
    1bf4:	78400063 	stmdavc	r0, {r0, r1, r5, r6}^
    1bf8:	c400000a 	strgt	r0, [r0], #-10
    1bfc:	0f000004 	svceq	0x00000004
    1c00:	00000bd1 	ldrdeq	r0, [r0], -r1
    1c04:	73015802 	movwvc	r5, #6146	; 0x1802
    1c08:	02000004 	andeq	r0, r0, #4
    1c0c:	5f0f7491 	svcpl	0x000f7491
    1c10:	0200000a 	andeq	r0, r0, #10
    1c14:	04730158 	ldrbteq	r0, [r3], #-344	; 0x158
    1c18:	91020000 	mrsls	r0, (UNDEF: 2)
    1c1c:	0bfe0f70 	bleq	fff859e4 <uiXorRegsMaskBackup+0xbff7461c>
    1c20:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    1c24:	00008b01 	andeq	r8, r0, r1, lsl #22
    1c28:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1c2c:	59011500 	stmdbpl	r1, {r8, sl, ip}
    1c30:	0200000b 	andeq	r0, r0, #11
    1c34:	96010190 			; <UNDEFINED> instruction: 0x96010190
    1c38:	20000000 	andcs	r0, r0, r0
    1c3c:	68400063 	stmdavs	r0, {r0, r1, r5, r6}^
    1c40:	b0400074 	sublt	r0, r0, r4, ror r0
    1c44:	1700000a 	strne	r0, [r0, -sl]
    1c48:	0f000006 	svceq	0x00000006
    1c4c:	00000930 	andeq	r0, r0, r0, lsr r9
    1c50:	8b019002 	blhi	65c60 <MV_CPU_LE+0x65c5f>
    1c54:	03000000 	movweq	r0, #0
    1c58:	0f79ac91 	svceq	0x0079ac91
    1c5c:	00000ca2 	andeq	r0, r0, r2, lsr #25
    1c60:	8b019002 	blhi	65c70 <MV_CPU_LE+0x65c6f>
    1c64:	03000000 	movweq	r0, #0
    1c68:	0f79a891 	svceq	0x0079a891
    1c6c:	00000a6c 	andeq	r0, r0, ip, ror #20
    1c70:	ac019002 	wstrbge	wr9, [r1], #-2
    1c74:	03000000 	movweq	r0, #0
    1c78:	1079a491 			; <UNDEFINED> instruction: 0x1079a491
    1c7c:	00000213 	andeq	r0, r0, r3, lsl r2
    1c80:	8b019202 	blhi	66490 <MV_CPU_LE+0x6648f>
    1c84:	02000000 	andeq	r0, r0, #0
    1c88:	fb106c91 	blx	41ced6 <MV_CPU_LE+0x41ced5>
    1c8c:	02000002 	andeq	r0, r0, #2
    1c90:	008b0192 	umulleq	r0, fp, r2, r1
    1c94:	91020000 	mrsls	r0, (UNDEF: 2)
    1c98:	0afb1068 	beq	ffec5e40 <uiXorRegsMaskBackup+0xbfeb4a78>
    1c9c:	92020000 	andls	r0, r2, #0
    1ca0:	00008b01 	andeq	r8, r0, r1, lsl #22
    1ca4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    1ca8:	000a3710 	andeq	r3, sl, r0, lsl r7
    1cac:	01930200 	orrseq	r0, r3, r0, lsl #4
    1cb0:	0000008b 	andeq	r0, r0, fp, lsl #1
    1cb4:	10609102 	rsbne	r9, r0, r2, lsl #2
    1cb8:	00000a17 	andeq	r0, r0, r7, lsl sl
    1cbc:	17019402 	strne	r9, [r1, -r2, lsl #8]
    1cc0:	03000006 	movweq	r0, #6
    1cc4:	107bb891 			; <UNDEFINED> instruction: 0x107bb891
    1cc8:	00000c28 	andeq	r0, r0, r8, lsr #24
    1ccc:	d0019502 	andle	r9, r1, r2, lsl #10
    1cd0:	03000002 	movweq	r0, #2
    1cd4:	1079b891 			; <UNDEFINED> instruction: 0x1079b891
    1cd8:	00000aef 	andeq	r0, r0, pc, ror #21
    1cdc:	8b019602 	blhi	674ec <MV_CPU_LE+0x674eb>
    1ce0:	03000000 	movweq	r0, #0
    1ce4:	107fbc91 			; <UNDEFINED> instruction: 0x107fbc91
    1ce8:	00000c34 	andeq	r0, r0, r4, lsr ip
    1cec:	8b019602 	blhi	674fc <MV_CPU_LE+0x674fb>
    1cf0:	03000000 	movweq	r0, #0
    1cf4:	107fb891 			; <UNDEFINED> instruction: 0x107fb891
    1cf8:	0000055d 	andeq	r0, r0, sp, asr r5
    1cfc:	8b019702 	blhi	6790c <MV_CPU_LE+0x6790b>
    1d00:	02000000 	andeq	r0, r0, #0
    1d04:	0d105c91 	ldceq	12, cr5, [r0, #-580]	; 0xfffffdbc
    1d08:	02000005 	andeq	r0, r0, #5
    1d0c:	008b0197 	umulleq	r0, fp, r7, r1
    1d10:	91020000 	mrsls	r0, (UNDEF: 2)
    1d14:	05121058 	ldreq	r1, [r2, #-88]	; 0x58
    1d18:	97020000 	strls	r0, [r2, -r0]
    1d1c:	00008b01 	andeq	r8, r0, r1, lsl #22
    1d20:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    1d24:	0002d810 	andeq	sp, r2, r0, lsl r8
    1d28:	01970200 	orrseq	r0, r7, r0, lsl #4
    1d2c:	0000008b 	andeq	r0, r0, fp, lsl #1
    1d30:	10509102 	subsne	r9, r0, r2, lsl #2
    1d34:	000009d2 	ldrdeq	r0, [r0], -r2
    1d38:	8b019802 	blhi	67d48 <MV_CPU_LE+0x67d47>
    1d3c:	02000000 	andeq	r0, r0, #0
    1d40:	db104091 	blle	411f8c <MV_CPU_LE+0x411f8b>
    1d44:	0200000b 	andeq	r0, r0, #11
    1d48:	008b019a 	umulleq	r0, fp, sl, r1
    1d4c:	91020000 	mrsls	r0, (UNDEF: 2)
    1d50:	02ce104c 	sbceq	r1, lr, #76	; 0x4c
    1d54:	9a020000 	bls	81d5c <MV_CPU_LE+0x81d5b>
    1d58:	00008b01 	andeq	r8, r0, r1, lsl #22
    1d5c:	48910200 	ldmmi	r1, {r9}
    1d60:	000bfe10 	andeq	pc, fp, r0, lsl lr	; <UNPREDICTABLE>
    1d64:	019a0200 	orrseq	r0, sl, r0, lsl #4
    1d68:	0000008b 	andeq	r0, r0, fp, lsl #1
    1d6c:	10449102 	subne	r9, r4, r2, lsl #2
    1d70:	000009fe 	strdeq	r0, [r0], -lr
    1d74:	27019b02 	strcs	r9, [r1, -r2, lsl #22]
    1d78:	03000006 	movweq	r0, #6
    1d7c:	0079b091 			; <UNDEFINED> instruction: 0x0079b091
    1d80:	0002d00a 	andeq	sp, r2, sl
    1d84:	00062700 	andeq	r2, r6, r0, lsl #14
    1d88:	00410b00 	subeq	r0, r1, r0, lsl #22
    1d8c:	00010000 	andeq	r0, r1, r0
    1d90:	00008b0a 	andeq	r8, r0, sl, lsl #22
    1d94:	00063700 	andeq	r3, r6, r0, lsl #14
    1d98:	00410b00 	subeq	r0, r1, r0, lsl #22
    1d9c:	00010000 	andeq	r0, r1, r0
    1da0:	000b360e 	andeq	r3, fp, lr, lsl #12
    1da4:	03fc0200 	mvnseq	r0, #0
    1da8:	00008b01 	andeq	r8, r0, r1, lsl #22
    1dac:	00746800 	rsbseq	r6, r4, r0, lsl #16
    1db0:	0074ae40 	rsbseq	sl, r4, r0, asr #28
    1db4:	000aea40 	andeq	lr, sl, r0, asr #20
    1db8:	00068200 	andeq	r8, r6, r0, lsl #4
    1dbc:	0b420f00 	bleq	10859c4 <MV_CPU_LE+0x10859c3>
    1dc0:	fc020000 	stc2	0, cr0, [r2], {0}
    1dc4:	00008b03 	andeq	r8, r0, r3, lsl #22
    1dc8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1dcc:	000ad60f 	andeq	sp, sl, pc, lsl #12
    1dd0:	03fc0200 	mvnseq	r0, #0
    1dd4:	0000008b 	andeq	r0, r0, fp, lsl #1
    1dd8:	0f689102 	svceq	0x00689102
    1ddc:	00000bbe 			; <UNDEFINED> instruction: 0x00000bbe
    1de0:	8b03fc02 	blhi	100df0 <MV_CPU_LE+0x100def>
    1de4:	02000000 	andeq	r0, r0, #0
    1de8:	0e006491 	mcreq	4, 0, r6, cr0, cr1, {4}
    1dec:	00000c79 	andeq	r0, r0, r9, ror ip
    1df0:	01040802 	tsteq	r4, r2, lsl #16
    1df4:	0000008b 	andeq	r0, r0, fp, lsl #1
    1df8:	400074b0 			; <UNDEFINED> instruction: 0x400074b0
    1dfc:	400074ca 	andmi	r7, r0, sl, asr #9
    1e00:	00000b22 	andeq	r0, r0, r2, lsr #22
    1e04:	000006cd 	andeq	r0, r0, sp, asr #13
    1e08:	0009ab0f 	andeq	sl, r9, pc, lsl #22
    1e0c:	04080200 	streq	r0, [r8], #-512	; 0x200
    1e10:	0000008b 	andeq	r0, r0, fp, lsl #1
    1e14:	0f749102 	svceq	0x00749102
    1e18:	000009d2 	ldrdeq	r0, [r0], -r2
    1e1c:	8b040802 	blhi	103e2c <MV_CPU_LE+0x103e2b>
    1e20:	02000000 	andeq	r0, r0, #0
    1e24:	200f7091 	mulcs	pc, r1, r0	; <UNPREDICTABLE>
    1e28:	0200000a 	andeq	r0, r0, #10
    1e2c:	008b0408 	addeq	r0, fp, r8, lsl #8
    1e30:	91020000 	mrsls	r0, (UNDEF: 2)
    1e34:	180e006c 	stmdane	lr, {r2, r3, r5, r6}
    1e38:	0200000c 	andeq	r0, r0, #12
    1e3c:	8b01041e 	blhi	42ebc <MV_CPU_LE+0x42ebb>
    1e40:	cc000000 	wstrbgt	wr0, [r0]
    1e44:	e6400074 			; <UNDEFINED> instruction: 0xe6400074
    1e48:	5a400074 	bpl	1002020 <MV_CPU_LE+0x100201f>
    1e4c:	1800000b 	stmdane	r0, {r0, r1, r3}
    1e50:	0f000007 	svceq	0x00000007
    1e54:	000009ab 	andeq	r0, r0, fp, lsr #19
    1e58:	8b041e02 	blhi	109668 <MV_CPU_LE+0x109667>
    1e5c:	02000000 	andeq	r0, r0, #0
    1e60:	d20f7491 	andle	r7, pc, #-1862270976	; 0x91000000
    1e64:	02000009 	andeq	r0, r0, #9
    1e68:	008b041e 	addeq	r0, fp, lr, lsl r4
    1e6c:	91020000 	mrsls	r0, (UNDEF: 2)
    1e70:	0a200f70 	beq	805c38 <MV_CPU_LE+0x805c37>
    1e74:	1e020000 	worne	wr0, wr2, wr0
    1e78:	00008b04 	andeq	r8, r0, r4, lsl #22
    1e7c:	6c910200 	ldcvs	2, cr0, [r1], {0}
    1e80:	01041600 	tsteq	r4, r0, lsl #12
    1e84:	5b020000 	blpl	81e8c <MV_CPU_LE+0x81e8b>
    1e88:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1e8c:	8b0a0101 	blhi	282298 <MV_CPU_LE+0x282297>
    1e90:	35000000 	strcc	r0, [r0]
    1e94:	0b000007 	bleq	1eb8 <MV_CPU_LE+0x1eb7>
    1e98:	00000041 	andeq	r0, r0, r1, asr #32
    1e9c:	6116000f 	tstvs	r6, pc
    1ea0:	02000003 	andeq	r0, r0, #3
    1ea4:	0007255c 	andeq	r2, r7, ip, asr r5
    1ea8:	16010100 	strne	r0, [r1], -r0, lsl #2
    1eac:	00000104 	andeq	r0, r0, r4, lsl #2
    1eb0:	02b05b02 	adcseq	r5, r0, #2048	; 0x800
    1eb4:	01010000 	mrseq	r0, (UNDEF: 1)
    1eb8:	00036116 	andeq	r6, r3, r6, lsl r1
    1ebc:	255c0200 	ldrbcs	r0, [ip, #-512]	; 0x200
    1ec0:	01000007 	tsteq	r0, r7
    1ec4:	06f00001 	ldrbteq	r0, [r0], r1
    1ec8:	00020000 	andeq	r0, r2, r0
    1ecc:	0000065c 	andeq	r0, r0, ip, asr r6
    1ed0:	04110104 	ldreq	r0, [r1], #-260	; 0x104
    1ed4:	36010000 	strcc	r0, [r1], -r0
    1ed8:	b200000d 	andlt	r0, r0, #13
    1edc:	3800000d 	stmdacc	r0, {r0, r2, r3}
    1ee0:	c4400079 	strbgt	r0, [r0], #-121	; 0x79
    1ee4:	44400085 	strbmi	r0, [r0], #-133	; 0x85
    1ee8:	02000009 	andeq	r0, r0, #9
    1eec:	005f0704 	subseq	r0, pc, r4, lsl #14
    1ef0:	04030000 	streq	r0, [r3]
    1ef4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    1ef8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    1efc:	000000a4 	andeq	r0, r0, r4, lsr #1
    1f00:	9f050802 	svcls	0x00050802
    1f04:	02000000 	andeq	r0, r0, #0
    1f08:	036e0801 	cmneq	lr, #65536	; 0x10000
    1f0c:	02020000 	andeq	r0, r2, #0
    1f10:	00020007 	andeq	r0, r2, r7
    1f14:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1f18:	0000005a 	andeq	r0, r0, sl, asr r0
    1f1c:	70060102 	andvc	r0, r6, r2, lsl #2
    1f20:	02000003 	andeq	r0, r0, #3
    1f24:	022d0502 	eoreq	r0, sp, #8388608	; 0x800000
    1f28:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1f2c:	00005507 	andeq	r5, r0, r7, lsl #10
    1f30:	08010200 	stmdaeq	r1, {r9}
    1f34:	00000377 	andeq	r0, r0, r7, ror r3
    1f38:	000d9904 	andeq	r9, sp, r4, lsl #18
    1f3c:	2caa0100 	wstrwcs	wr0, [sl]
    1f40:	04000000 	streq	r0, [r0]
    1f44:	00000445 	andeq	r0, r0, r5, asr #8
    1f48:	0025ab01 	eoreq	sl, r5, r1, lsl #22
    1f4c:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    1f50:	01000006 	tsteq	r0, r6
    1f54:	00002cbb 			; <UNDEFINED> instruction: 0x00002cbb
    1f58:	01910400 	orrseq	r0, r1, r0, lsl #8
    1f5c:	bc010000 	wstrblt	wr0, [r1]
    1f60:	0000002c 	andeq	r0, r0, ip, lsr #32
    1f64:	02040402 	andeq	r0, r4, #33554432	; 0x2000000
    1f68:	02000003 	andeq	r0, r0, #3
    1f6c:	03f70408 	mvnseq	r0, #134217728	; 0x8000000
    1f70:	63050000 	movwvs	r0, #20480	; 0x5000
    1f74:	2c00000d 	wstrbcs	wr0, [r0], #-13
    1f78:	f3f00308 	vsubw.u<illegal width 64>	q8, q0, d8
    1f7c:	06000001 	streq	r0, [r0], -r1
    1f80:	00000cfa 	strdeq	r0, [r0], -sl
    1f84:	007df103 	rsbseq	pc, sp, r3, lsl #2
    1f88:	23020000 	movwcs	r0, #8192	; 0x2000
    1f8c:	02d80600 	sbcseq	r0, r8, #0
    1f90:	f2030000 	vhadd.s8	d0, d3, d0
    1f94:	0000007d 	andeq	r0, r0, sp, ror r0
    1f98:	06042302 	streq	r2, [r4], -r2, lsl #6
    1f9c:	00000ece 	andeq	r0, r0, lr, asr #29
    1fa0:	007df303 	rsbseq	pc, sp, r3, lsl #6
    1fa4:	23020000 	movwcs	r0, #8192	; 0x2000
    1fa8:	0f6a0608 	svceq	0x006a0608
    1fac:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    1fb0:	0000007d 	andeq	r0, r0, sp, ror r0
    1fb4:	060c2302 	streq	r2, [ip], -r2, lsl #6
    1fb8:	00000fc8 	andeq	r0, r0, r8, asr #31
    1fbc:	007df503 	rsbseq	pc, sp, r3, lsl #10
    1fc0:	23020000 	movwcs	r0, #8192	; 0x2000
    1fc4:	00000610 	andeq	r0, r0, r0, lsl r6
    1fc8:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    1fcc:	0000007d 	andeq	r0, r0, sp, ror r0
    1fd0:	06142302 	ldreq	r2, [r4], -r2, lsl #6
    1fd4:	00000930 	andeq	r0, r0, r0, lsr r9
    1fd8:	007df703 	rsbseq	pc, sp, r3, lsl #14
    1fdc:	23020000 	movwcs	r0, #8192	; 0x2000
    1fe0:	0e7f0618 	mrceq	6, 3, r0, cr15, cr8, {0}
    1fe4:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    1fe8:	000001f3 	strdeq	r0, [r0], -r3
    1fec:	061c2302 	ldreq	r2, [ip], -r2, lsl #6
    1ff0:	00000f37 	andeq	r0, r0, r7, lsr pc
    1ff4:	01f3f903 	mvnseq	pc, r3, lsl #18
    1ff8:	23030000 	movwcs	r0, #12288	; 0x3000
    1ffc:	5606088c 	strpl	r0, [r6], -ip, lsl #17
    2000:	0300000d 	movweq	r0, #13
    2004:	00007dfa 	strdeq	r7, [r0], -sl
    2008:	fc230300 	stc2	3, cr0, [r3]
    200c:	0cbb060f 	ldceq	6, cr0, [fp], #60	; 0x3c
    2010:	fb030000 	blx	c201a <MV_CPU_LE+0xc2019>
    2014:	0000007d 	andeq	r0, r0, sp, ror r0
    2018:	10802303 	addne	r2, r0, r3, lsl #6
    201c:	000f2a06 	andeq	r2, pc, r6, lsl #20
    2020:	7dfc0300 	ldclvc	3, cr0, [ip]
    2024:	03000000 	movweq	r0, #0
    2028:	06108423 	ldreq	r8, [r0], -r3, lsr #8
    202c:	00000eae 	andeq	r0, r0, lr, lsr #29
    2030:	007dfd03 	rsbseq	pc, sp, r3, lsl #26
    2034:	23030000 	movwcs	r0, #12288	; 0x3000
    2038:	73061088 	movwvc	r1, #24712	; 0x6088
    203c:	0300000e 	movweq	r0, #14
    2040:	00007dfe 	strdeq	r7, [r0], -lr
    2044:	8c230300 	stchi	3, cr0, [r3]
    2048:	0e340610 	mrceq	6, 1, r0, cr4, cr0, {0}
    204c:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    2050:	0000007d 	andeq	r0, r0, sp, ror r0
    2054:	10902303 	addsne	r2, r0, r3, lsl #6
    2058:	00050d07 	andeq	r0, r5, r7, lsl #26
    205c:	01000300 	mrseq	r0, LR_irq
    2060:	0000007d 	andeq	r0, r0, sp, ror r0
    2064:	10942303 	addsne	r2, r4, r3, lsl #6
    2068:	000afb07 	andeq	pc, sl, r7, lsl #22
    206c:	01010300 	mrseq	r0, SP_irq
    2070:	0000007d 	andeq	r0, r0, sp, ror r0
    2074:	10982303 	addsne	r2, r8, r3, lsl #6
    2078:	000e0f07 	andeq	r0, lr, r7, lsl #30
    207c:	01020300 	mrseq	r0, LR_svc
    2080:	0000007d 	andeq	r0, r0, sp, ror r0
    2084:	109c2303 	addsne	r2, ip, r3, lsl #6
    2088:	000ec407 	andeq	ip, lr, r7, lsl #8
    208c:	01030300 	mrseq	r0, SP_svc
    2090:	00000093 	muleq	r0, r3, r0
    2094:	10a02303 	adcne	r2, r0, r3, lsl #6
    2098:	000d9f07 	andeq	r9, sp, r7, lsl #30
    209c:	01040300 	mrseq	r0, LR_abt
    20a0:	00000093 	muleq	r0, r3, r0
    20a4:	10a42303 	adcne	r2, r4, r3, lsl #6
    20a8:	000f7b07 	andeq	r7, pc, r7, lsl #22
    20ac:	01050300 	mrseq	r0, SP_abt
    20b0:	00000093 	muleq	r0, r3, r0
    20b4:	10a82303 	adcne	r2, r8, r3, lsl #6
    20b8:	007d0800 	rsbseq	r0, sp, r0, lsl #16
    20bc:	020f0000 	andeq	r0, pc, #0
    20c0:	25090000 	strcs	r0, [r9]
    20c4:	03000000 	movweq	r0, #0
    20c8:	00002509 	andeq	r2, r0, r9, lsl #10
    20cc:	25090800 	strcs	r0, [r9, #-2048]	; 0x800
    20d0:	06000000 	streq	r0, [r0], -r0
    20d4:	0fa00a00 	svceq	0x00a00a00
    20d8:	06030000 	streq	r0, [r3], -r0
    20dc:	0000ac01 	andeq	sl, r0, r1, lsl #24
    20e0:	0ebb0b00 	vmoveq.f64	d0, #176	; 0xb0
    20e4:	05010000 	streq	r0, [r1]
    20e8:	00024086 	andeq	r4, r2, r6, lsl #1
    20ec:	0d6f0c00 	stcleq	12, cr0, [pc]	; 20f4 <MV_CPU_LE+0x20f3>
    20f0:	0c000000 	wstrbeq	wr0, [r0]
    20f4:	00000f10 	andeq	r0, r0, r0, lsl pc
    20f8:	0ea40c01 	cdpeq	12, 10, cr0, cr4, cr1, {0}
    20fc:	0c020000 	wstrbeq	wr0, [r2]
    2100:	00000edd 	ldrdeq	r0, [r0], -sp
    2104:	650d0003 	strvs	r0, [sp, #-3]
    2108:	01000002 	tsteq	r0, r2
    210c:	7d010181 	wstrwvc	wr0, [r1, #-516]	; 0xfffffdfc
    2110:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2114:	54400079 	strbpl	r0, [r0], #-121	; 0x79
    2118:	92400079 	subls	r0, r0, #121	; 0x79
    211c:	7c00000b 	wstrbvc	wr0, [r0], #-11
    2120:	0e000002 	woreq	wr0, wr0, wr2
    2124:	000000ee 	andeq	r0, r0, lr, ror #1
    2128:	7d018101 	wstrwvc	wr8, [r1, #-4]
    212c:	02000000 	andeq	r0, r0, #0
    2130:	090f6c91 	stmdbeq	pc, {r0, r4, r7, sl, fp, sp, lr}	; <UNPREDICTABLE>
    2134:	01000006 	tsteq	r0, r6
    2138:	007d0183 	rsbseq	r0, sp, r3, lsl #3
    213c:	91020000 	mrsls	r0, (UNDEF: 2)
    2140:	01100074 	tsteq	r0, r4, ror r0
    2144:	00000eff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2148:	79546902 	ldmdbvc	r4, {r1, r8, fp, sp, lr}^
    214c:	79704000 	ldmdbvc	r0!, {lr}^
    2150:	0bca4000 	bleq	ff292158 <uiXorRegsMaskBackup+0xbf280d90>
    2154:	01110000 	tsteq	r1, r0
    2158:	00000fad 	andeq	r0, r0, sp, lsr #31
    215c:	88016e02 	stmdahi	r1, {r1, r9, sl, fp, sp, lr}
    2160:	70000000 	andvc	r0, r0, r0
    2164:	e8400079 	stmda	r0, {r0, r3, r4, r5, r6}^
    2168:	f640007f 			; <UNDEFINED> instruction: 0xf640007f
    216c:	e700000b 	str	r0, [r0, -fp]
    2170:	12000003 	andne	r0, r0, #3
    2174:	00000295 	muleq	r0, r5, r2
    2178:	007d6e02 	rsbseq	r6, sp, r2, lsl #28
    217c:	91030000 	mrsls	r0, (UNDEF: 3)
    2180:	00126fac 	andseq	r6, r2, ip, lsr #31
    2184:	02000000 	andeq	r0, r0, #0
    2188:	00007d6e 	andeq	r7, r0, lr, ror #26
    218c:	a8910300 	ldmge	r1, {r8, r9}
    2190:	0cd7126f 	ldcleq	2, cr1, [r7], {111}	; 0x6f
    2194:	6e020000 	worvs	wr0, wr2, wr0
    2198:	00000093 	muleq	r0, r3, r0
    219c:	6fa49103 	svcvs	0x00a49103
    21a0:	00039112 	andeq	r9, r3, r2, lsl r1
    21a4:	7d6e0200 	stclvc	2, cr0, [lr]
    21a8:	03000000 	movweq	r0, #0
    21ac:	126fa091 	rsbne	sl, pc, #145	; 0x91
    21b0:	00000185 	andeq	r0, r0, r5, lsl #3
    21b4:	007d6f02 	rsbseq	r6, sp, r2, lsl #30
    21b8:	91020000 	mrsls	r0, (UNDEF: 2)
    21bc:	00bf1200 	adcseq	r1, pc, r0, lsl #4
    21c0:	6f020000 	svcvs	0x00020000
    21c4:	00000093 	muleq	r0, r3, r0
    21c8:	12049102 	andne	r9, r4, #-2147483648	; 0x80000000
    21cc:	00000ffc 	strdeq	r0, [r0], -ip
    21d0:	00936f02 	addseq	r6, r3, r2, lsl #30
    21d4:	91020000 	mrsls	r0, (UNDEF: 2)
    21d8:	0d771208 	ldcleq	2, cr1, [r7, #-32]!	; 0xffffffe0
    21dc:	6f020000 	svcvs	0x00020000
    21e0:	00000093 	muleq	r0, r3, r0
    21e4:	130c9102 	movwne	r9, #49410	; 0xc102
    21e8:	00000e1e 	andeq	r0, r0, lr, lsl lr
    21ec:	007d7202 	rsbseq	r7, sp, r2, lsl #4
    21f0:	91020000 	mrsls	r0, (UNDEF: 2)
    21f4:	0213136c 	andseq	r1, r3, #-1342177279	; 0xb0000001
    21f8:	72020000 	andvc	r0, r2, #0
    21fc:	0000007d 	andeq	r0, r0, sp, ror r0
    2200:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    2204:	00000e3f 	andeq	r0, r0, pc, lsr lr
    2208:	007d7302 	rsbseq	r7, sp, r2, lsl #6
    220c:	91020000 	mrsls	r0, (UNDEF: 2)
    2210:	0e6a1368 	cdpeq	3, 6, cr1, cr10, cr8, {3}
    2214:	74020000 	strvc	r0, [r2]
    2218:	0000020f 	andeq	r0, r0, pc, lsl #4
    221c:	6fb09103 	svcvs	0x00b09103
    2220:	000e5f13 	andeq	r5, lr, r3, lsl pc
    2224:	93750200 	cmnls	r5, #0
    2228:	02000000 	andeq	r0, r0, #0
    222c:	86136491 			; <UNDEFINED> instruction: 0x86136491
    2230:	0200000d 	andeq	r0, r0, #13
    2234:	00009376 	andeq	r9, r0, r6, ror r3
    2238:	60910200 	addsvs	r0, r1, r0, lsl #4
    223c:	04f90114 	ldrbteq	r0, [r9], #276	; 0x114
    2240:	7c020000 	wstrbvc	wr0, [r2]
    2244:	0000002c 	andeq	r0, r0, ip, lsr #32
    2248:	00038901 	andeq	r8, r3, r1, lsl #18
    224c:	14001500 	strne	r1, [r0], #-1280	; 0x500
    2250:	00021901 	andeq	r1, r2, r1, lsl #18
    2254:	2c7d0200 	ldclcs	2, cr0, [sp]
    2258:	01000000 	mrseq	r0, (UNDEF: 0)
    225c:	0000039c 	muleq	r0, ip, r3
    2260:	01160015 	tsteq	r6, r5, lsl r0
    2264:	00000e8b 	andeq	r0, r0, fp, lsl #29
    2268:	2c017402 	stccs	4, cr7, [r1], {2}
    226c:	01000000 	mrseq	r0, (UNDEF: 0)
    2270:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
    2274:	ba170015 	blt	5c22d0 <MV_CPU_LE+0x5c22cf>
    2278:	f040007b 			; <UNDEFINED> instruction: 0xf040007b
    227c:	1440007e 	strbne	r0, [r0], #-126	; 0x7e
    2280:	000dfc01 	andeq	pc, sp, r1, lsl #24
    2284:	2cfc0200 	ldclcs	2, cr0, [ip]
    2288:	01000000 	mrseq	r0, (UNDEF: 0)
    228c:	000003cc 	andeq	r0, r0, ip, asr #7
    2290:	20170015 	andscs	r0, r7, r5, lsl r0
    2294:	3e40007c 	mcrcc	0, 2, r0, cr0, cr12, {3}
    2298:	1840007c 	stmdane	r0, {r2, r3, r4, r5, r6}^
    229c:	000fe101 	andeq	lr, pc, r1, lsl #2
    22a0:	2cd80200 	ldclcs	2, cr0, [r8], {0}
    22a4:	01000000 	mrseq	r0, (UNDEF: 0)
    22a8:	00000015 	andeq	r0, r0, r5, lsl r0
    22ac:	8b011900 	blhi	486b4 <MV_CPU_LE+0x486b3>
    22b0:	0200000e 	andeq	r0, r0, #14
    22b4:	e801018a 	stmda	r1, {r1, r3, r7, r8}
    22b8:	5440007f 	strbpl	r0, [r0], #-127	; 0x7f
    22bc:	30400081 	subcc	r0, r0, r1, lsl #1
    22c0:	6b00000c 	blvs	22f8 <MV_CPU_LE+0x22f7>
    22c4:	0e000004 	woreq	wr0, wr0, wr4
    22c8:	00000d2c 	andeq	r0, r0, ip, lsr #26
    22cc:	6b018a02 	blvs	64adc <MV_CPU_LE+0x64adb>
    22d0:	02000004 	andeq	r0, r0, #4
    22d4:	840f5c91 	strhi	r5, [pc], #-3217	; 22dc <MV_CPU_LE+0x22db>
    22d8:	0200000f 	andeq	r0, r0, #15
    22dc:	0072018c 	rsbseq	r0, r2, ip, lsl #3
    22e0:	91020000 	mrsls	r0, (UNDEF: 2)
    22e4:	0ce20f74 	stcleq	15, cr0, [r2], #464	; 0x1d0
    22e8:	8c020000 	wstrbhi	wr0, [r2]
    22ec:	00007201 	andeq	r7, r0, r1, lsl #4
    22f0:	70910200 	addsvc	r0, r1, r0, lsl #4
    22f4:	000ef00f 	andeq	pc, lr, pc
    22f8:	018c0200 	orreq	r0, ip, r0, lsl #4
    22fc:	00000072 	andeq	r0, r0, r2, ror r0
    2300:	0f649102 	svceq	0x00649102
    2304:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
    2308:	72018d02 	andvc	r8, r1, #128	; 0x80
    230c:	02000000 	andeq	r0, r0, #0
    2310:	c20f6c91 	andgt	r6, pc, #37120	; 0x9100
    2314:	0200000f 	andeq	r0, r0, #15
    2318:	0072018d 	rsbseq	r0, r2, sp, lsl #3
    231c:	91020000 	mrsls	r0, (UNDEF: 2)
    2320:	02130f68 	andseq	r0, r3, #416	; 0x1a0
    2324:	8d020000 	wstrbhi	wr0, [r2]
    2328:	00007201 	andeq	r7, r0, r1, lsl #4
    232c:	60910200 	addsvs	r0, r1, r0, lsl #4
    2330:	0f041a00 	svceq	0x00041a00
    2334:	19000002 	stmdbne	r0, {r1}
    2338:	000fda01 	andeq	sp, pc, r1, lsl #20
    233c:	01ba0200 			; <UNDEFINED> instruction: 0x01ba0200
    2340:	00815401 	addeq	r5, r1, r1, lsl #8
    2344:	0081ba40 	addeq	fp, r1, r0, asr #20
    2348:	000c6840 	andeq	r6, ip, r0, asr #16
    234c:	0004aa00 	andeq	sl, r4, r0, lsl #20
    2350:	07480e00 	strbeq	r0, [r8, -r0, lsl #28]
    2354:	ba020000 	blt	8235c <MV_CPU_LE+0x8235b>
    2358:	00007d01 	andeq	r7, r0, r1, lsl #26
    235c:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2360:	0007b60f 	andeq	fp, r7, pc, lsl #12
    2364:	01bc0200 			; <UNDEFINED> instruction: 0x01bc0200
    2368:	0000007d 	andeq	r0, r0, sp, ror r0
    236c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2370:	0f1a0119 	svceq	0x001a0119
    2374:	ce020000 	worgt	wr0, wr2, wr0
    2378:	81bc0101 			; <UNDEFINED> instruction: 0x81bc0101
    237c:	82ee4000 	rschi	r4, lr, #0
    2380:	0ca04000 	wstrbeq	wr4, [r0]
    2384:	051f0000 	ldreq	r0, [pc, #0]	; 238c <MV_CPU_LE+0x238b>
    2388:	130e0000 	movwne	r0, #57344	; 0xe000
    238c:	0200000d 	andeq	r0, r0, #13
    2390:	007d01ce 	rsbseq	r0, sp, lr, asr #3
    2394:	91020000 	mrsls	r0, (UNDEF: 2)
    2398:	055d0e6c 	ldrbeq	r0, [sp, #-3692]	; 0xe6c
    239c:	ce020000 	worgt	wr0, wr2, wr0
    23a0:	00007d01 	andeq	r7, r0, r1, lsl #26
    23a4:	68910200 	ldmvs	r1, {r9}
    23a8:	000e180e 	andeq	r1, lr, lr, lsl #16
    23ac:	01ce0200 	biceq	r0, lr, r0, lsl #4
    23b0:	0000007d 	andeq	r0, r0, sp, ror r0
    23b4:	0e649102 	wmacseq	wr9, wr4, wr2
    23b8:	00000d91 	muleq	r0, r1, sp
    23bc:	7d01ce02 	stcvc	14, cr12, [r1, #-8]
    23c0:	02000000 	andeq	r0, r0, #0
    23c4:	480e6091 	stmdami	lr, {r0, r4, r7, sp, lr}
    23c8:	02000007 	andeq	r0, r0, #7
    23cc:	007d01ce 	rsbseq	r0, sp, lr, asr #3
    23d0:	91020000 	mrsls	r0, (UNDEF: 2)
    23d4:	02130f00 	andseq	r0, r3, #0
    23d8:	d0020000 	andle	r0, r2, r0
    23dc:	00007d01 	andeq	r7, r0, r1, lsl #26
    23e0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    23e4:	25011b00 	strcs	r1, [r1, #-2816]	; 0xb00
    23e8:	0200000e 	andeq	r0, r0, #14
    23ec:	7d0101fe 	wstrwvc	wr0, [r1, #-1016]	; 0xfffffc08
    23f0:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    23f4:	6a400082 	bvs	1002604 <MV_CPU_LE+0x1002603>
    23f8:	d8400083 	stmdale	r0, {r0, r1, r7}^
    23fc:	7a00000c 	bvc	2434 <MV_CPU_LE+0x2433>
    2400:	0e000005 	woreq	wr0, wr0, wr5
    2404:	00000d13 	andeq	r0, r0, r3, lsl sp
    2408:	7d01fe02 	stcvc	14, cr15, [r1, #-8]
    240c:	02000000 	andeq	r0, r0, #0
    2410:	5d0e6c91 	stcpl	12, cr6, [lr, #-580]	; 0xfffffdbc
    2414:	02000005 	andeq	r0, r0, #5
    2418:	007d01fe 	ldrshteq	r0, [sp], #-30	; 0xffffffe2
    241c:	91020000 	mrsls	r0, (UNDEF: 2)
    2420:	0e180e68 	cdpeq	14, 1, cr0, cr8, cr8, {3}
    2424:	fe020000 	cdp2	0, 0, cr0, cr2, cr0, {0}
    2428:	00007d01 	andeq	r7, r0, r1, lsl #26
    242c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    2430:	0002130f 	andeq	r1, r2, pc, lsl #6
    2434:	02000200 	andeq	r0, r0, #0
    2438:	0000007d 	andeq	r0, r0, sp, ror r0
    243c:	00749102 	rsbseq	r9, r4, r2, lsl #2
    2440:	0dfc011b 	wldrdeq	wr0, [ip, #108]!	; 0x6c
    2444:	11020000 	mrsne	r0, (UNDEF: 2)
    2448:	00880102 	addeq	r0, r8, r2, lsl #2
    244c:	836c0000 	cmnhi	ip, #0
    2450:	83da4000 	bicshi	r4, sl, #0
    2454:	0d104000 	wldrbeq	wr4, [r0]
    2458:	05b70000 	ldreq	r0, [r7]!
    245c:	2c0e0000 	wstrbcs	wr0, [lr]
    2460:	0200000d 	andeq	r0, r0, #13
    2464:	046b0211 	strbteq	r0, [fp], #-529	; 0x211
    2468:	91020000 	mrsls	r0, (UNDEF: 2)
    246c:	02130f6c 	andseq	r0, r3, #432	; 0x1b0
    2470:	13020000 	movwne	r0, #8192	; 0x2000
    2474:	00007d02 	andeq	r7, r0, r2, lsl #26
    2478:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    247c:	04011c00 	streq	r1, [r1], #-3072	; 0xc00
    2480:	0200000d 	andeq	r0, r0, #13
    2484:	88010228 	stmdahi	r1, {r3, r5, r9}
    2488:	dc000000 	wstrble	wr0, [r0]
    248c:	16400083 	strbne	r0, [r0], -r3, lsl #1
    2490:	48400084 	stmdami	r0, {r2, r7}^
    2494:	1b00000d 	blne	24d0 <MV_CPU_LE+0x24cf>
    2498:	000cad01 	andeq	sl, ip, r1, lsl #26
    249c:	02310200 	eorseq	r0, r1, #0
    24a0:	00008801 	andeq	r8, r0, r1, lsl #16
    24a4:	00841800 	addeq	r1, r4, r0, lsl #16
    24a8:	00847440 	addeq	r7, r4, r0, asr #8
    24ac:	000d7440 	andeq	r7, sp, r0, asr #8
    24b0:	0005ff00 	andeq	pc, r5, r0, lsl #30
    24b4:	02130f00 	andseq	r0, r3, #0
    24b8:	33020000 	movwcc	r0, #8192	; 0x2000
    24bc:	00007d02 	andeq	r7, r0, r2, lsl #26
    24c0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    24c4:	8d011b00 	vstrhi	d1, [r1]
    24c8:	0200000f 	andeq	r0, r0, #15
    24cc:	88010241 	stmdahi	r1, {r0, r6, r9}
    24d0:	74000000 	strvc	r0, [r0]
    24d4:	c4400084 	strbgt	r0, [r0], #-132	; 0x84
    24d8:	ac400085 	wstrhge	wr0, [r0], #-133
    24dc:	4b00000d 	blmi	2518 <MV_CPU_LE+0x2517>
    24e0:	0f000006 	svceq	0x00000006
    24e4:	00000e18 	andeq	r0, r0, r8, lsl lr
    24e8:	7d024302 	stcvc	3, cr4, [r2, #-8]
    24ec:	02000000 	andeq	r0, r0, #0
    24f0:	130f7491 	movwne	r7, #62609	; 0xf491
    24f4:	02000002 	andeq	r0, r0, #2
    24f8:	007d0243 	rsbseq	r0, sp, r3, asr #4
    24fc:	91020000 	mrsls	r0, (UNDEF: 2)
    2500:	02fb0f70 	rscseq	r0, fp, #448	; 0x1c0
    2504:	43020000 	movwmi	r0, #8192	; 0x2000
    2508:	00007d02 	andeq	r7, r0, r2, lsl #26
    250c:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2510:	007d0800 	rsbseq	r0, sp, r0, lsl #16
    2514:	065b0000 	ldrbeq	r0, [fp], -r0
    2518:	25090000 	strcs	r0, [r9]
    251c:	03000000 	movweq	r0, #0
    2520:	0cc81d00 	stcleq	13, cr1, [r8], {0}
    2524:	47040000 	strmi	r0, [r4, -r0]
    2528:	0000064b 	andeq	r0, r0, fp, asr #12
    252c:	a0030501 	andge	r0, r3, r1, lsl #10
    2530:	1d4000ef 	wstrhne	wr0, [r0, #-239]
    2534:	00000ceb 	andeq	r0, r0, fp, ror #25
    2538:	064b4a04 	strbeq	r4, [fp], -r4, lsl #20
    253c:	05010000 	streq	r0, [r1]
    2540:	00efc003 	rsceq	ip, pc, r3
    2544:	0d1a1d40 	ldceq	13, cr1, [sl, #-256]	; 0xffffff00
    2548:	4d040000 	wstrbmi	wr0, [r4]
    254c:	0000064b 	andeq	r0, r0, fp, asr #12
    2550:	e0030501 	and	r0, r3, r1, lsl #10
    2554:	084000ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7}^
    2558:	0000007d 	andeq	r0, r0, sp, ror r0
    255c:	000006a7 	andeq	r0, r0, r7, lsr #13
    2560:	00002509 	andeq	r2, r0, r9, lsl #10
    2564:	25090100 	strcs	r0, [r9, #-256]	; 0x100
    2568:	03000000 	movweq	r0, #0
    256c:	0e4f1d00 	cdpeq	13, 4, cr1, cr15, cr0, {0}
    2570:	50040000 	andpl	r0, r4, r0
    2574:	00000691 	muleq	r0, r1, r6
    2578:	00030501 	andeq	r0, r3, r1, lsl #10
    257c:	084000f0 	stmdaeq	r0, {r4, r5, r6, r7}^
    2580:	0000007d 	andeq	r0, r0, sp, ror r0
    2584:	000006cf 	andeq	r0, r0, pc, asr #13
    2588:	00002509 	andeq	r2, r0, r9, lsl #10
    258c:	25090700 	strcs	r0, [r9, #-1792]	; 0x700
    2590:	7f000000 	svcvc	0x00000000
    2594:	0f431d00 	svceq	0x00431d00
    2598:	55040000 	strpl	r0, [r4]
    259c:	000006b9 			; <UNDEFINED> instruction: 0x000006b9
    25a0:	20030501 	andcs	r0, r3, r1, lsl #10
    25a4:	1d4000f0 	wstrhne	wr0, [r0, #-240]
    25a8:	00000f56 	andeq	r0, r0, r6, asr pc
    25ac:	06b9df04 	ldrteq	sp, [r9], r4, lsl #30
    25b0:	05010000 	streq	r0, [r1]
    25b4:	01002003 	tsteq	r0, r3
    25b8:	05370040 	ldreq	r0, [r7, #-64]!	; 0x40
    25bc:	00020000 	andeq	r0, r2, r0
    25c0:	0000081c 	andeq	r0, r0, ip, lsl r8
    25c4:	04110104 	ldreq	r0, [r1], #-260	; 0x104
    25c8:	2f010000 	svccs	0x00010000
    25cc:	b2000010 	andlt	r0, r0, #16
    25d0:	c400000d 	strgt	r0, [r0], #-13
    25d4:	fc400085 	mcrr2	0, 8, r0, r0, cr5
    25d8:	fb400093 	blx	100282e <MV_CPU_LE+0x100282d>
    25dc:	0200000b 	andeq	r0, r0, #11
    25e0:	03770801 	cmneq	r7, #65536	; 0x10000
    25e4:	01020000 	mrseq	r0, (UNDEF: 2)
    25e8:	00036e08 	andeq	r6, r3, r8, lsl #28
    25ec:	05040300 	streq	r0, [r4, #-768]	; 0x300
    25f0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    25f4:	00044504 	andeq	r4, r4, r4, lsl #10
    25f8:	45ab0100 	strmi	r0, [fp, #256]!	; 0x100
    25fc:	02000000 	andeq	r0, r0, #0
    2600:	005f0704 	subseq	r0, pc, r4, lsl #14
    2604:	02020000 	andeq	r0, r2, #0
    2608:	00022d05 	andeq	r2, r2, r5, lsl #26
    260c:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2610:	00000200 	andeq	r0, r0, r0, lsl #4
    2614:	9f050802 	svcls	0x00050802
    2618:	02000000 	andeq	r0, r0, #0
    261c:	00550708 	subseq	r0, r5, r8, lsl #14
    2620:	04020000 	streq	r0, [r2]
    2624:	0000a405 	andeq	sl, r0, r5, lsl #8
    2628:	07040200 	streq	r0, [r4, -r0, lsl #4]
    262c:	0000005a 	andeq	r0, r0, sl, asr r0
    2630:	0006b804 	andeq	fp, r6, r4, lsl #16
    2634:	33bb0100 			; <UNDEFINED> instruction: 0x33bb0100
    2638:	04000000 	streq	r0, [r0]
    263c:	00000191 	muleq	r0, r1, r1
    2640:	0033bc01 	eorseq	fp, r3, r1, lsl #24
    2644:	04020000 	streq	r0, [r2]
    2648:	00030204 	andeq	r0, r3, r4, lsl #4
    264c:	04080200 	streq	r0, [r8], #-512	; 0x200
    2650:	000003f7 	strdeq	r0, [r0], -r7
    2654:	000d6305 	andeq	r6, sp, r5, lsl #6
    2658:	03082c00 	movweq	r2, #35840	; 0x8c00
    265c:	0001e1f0 	strdeq	lr, [r1], -r0
    2660:	0cfa0600 	ldcleq	6, cr0, [sl]
    2664:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    2668:	0000003a 	andeq	r0, r0, sl, lsr r0
    266c:	06002302 	streq	r2, [r0], -r2, lsl #6
    2670:	000002d8 	ldrdeq	r0, [r0], -r8
    2674:	003af203 	eorseq	pc, sl, r3, lsl #4
    2678:	23020000 	movwcs	r0, #8192	; 0x2000
    267c:	0ece0604 	cdpeq	6, 12, cr0, cr14, cr4, {0}
    2680:	f3030000 	vhadd.u8	d0, d3, d0
    2684:	0000003a 	andeq	r0, r0, sl, lsr r0
    2688:	06082302 	streq	r2, [r8], -r2, lsl #6
    268c:	00000f6a 	andeq	r0, r0, sl, ror #30
    2690:	003af403 	eorseq	pc, sl, r3, lsl #8
    2694:	23020000 	movwcs	r0, #8192	; 0x2000
    2698:	0fc8060c 	svceq	0x00c8060c
    269c:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    26a0:	0000003a 	andeq	r0, r0, sl, lsr r0
    26a4:	06102302 	ldreq	r2, [r0], -r2, lsl #6
    26a8:	00000000 	andeq	r0, r0, r0
    26ac:	003af603 	eorseq	pc, sl, r3, lsl #12
    26b0:	23020000 	movwcs	r0, #8192	; 0x2000
    26b4:	09300614 	ldmdbeq	r0!, {r2, r4, r9, sl}
    26b8:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    26bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    26c0:	06182302 	ldreq	r2, [r8], -r2, lsl #6
    26c4:	00000e7f 	andeq	r0, r0, pc, ror lr
    26c8:	01e1f803 	mvneq	pc, r3, lsl #16
    26cc:	23020000 	movwcs	r0, #8192	; 0x2000
    26d0:	0f37061c 	svceq	0x0037061c
    26d4:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    26d8:	000001e1 	andeq	r0, r0, r1, ror #3
    26dc:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    26e0:	000d5606 	andeq	r5, sp, r6, lsl #12
    26e4:	3afa0300 	bcc	ffe832ec <uiXorRegsMaskBackup+0xbfe71f24>
    26e8:	03000000 	movweq	r0, #0
    26ec:	060ffc23 	streq	pc, [pc], -r3, lsr #24
    26f0:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    26f4:	003afb03 	eorseq	pc, sl, r3, lsl #22
    26f8:	23030000 	movwcs	r0, #12288	; 0x3000
    26fc:	2a061080 	bcs	186904 <MV_CPU_LE+0x186903>
    2700:	0300000f 	movweq	r0, #15
    2704:	00003afc 	strdeq	r3, [r0], -ip
    2708:	84230300 	strthi	r0, [r3], #-768	; 0x300
    270c:	0eae0610 	mcreq	6, 5, r0, cr14, cr0, {0}
    2710:	fd030000 	stc2	0, cr0, [r3]
    2714:	0000003a 	andeq	r0, r0, sl, lsr r0
    2718:	10882303 	addne	r2, r8, r3, lsl #6
    271c:	000e7306 	andeq	r7, lr, r6, lsl #6
    2720:	3afe0300 	bcc	fff83328 <uiXorRegsMaskBackup+0xbff71f60>
    2724:	03000000 	movweq	r0, #0
    2728:	06108c23 	ldreq	r8, [r0], -r3, lsr #24
    272c:	00000e34 	andeq	r0, r0, r4, lsr lr
    2730:	003aff03 	eorseq	pc, sl, r3, lsl #30
    2734:	23030000 	movwcs	r0, #12288	; 0x3000
    2738:	0d071090 	wstrbeq	wr1, [r7, #-144]
    273c:	03000005 	movweq	r0, #5
    2740:	003a0100 	eorseq	r0, sl, r0, lsl #2
    2744:	23030000 	movwcs	r0, #12288	; 0x3000
    2748:	fb071094 	blx	1c69a2 <MV_CPU_LE+0x1c69a1>
    274c:	0300000a 	movweq	r0, #10
    2750:	003a0101 	eorseq	r0, sl, r1, lsl #2
    2754:	23030000 	movwcs	r0, #12288	; 0x3000
    2758:	0f071098 	svceq	0x00071098
    275c:	0300000e 	movweq	r0, #14
    2760:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2764:	23030000 	movwcs	r0, #12288	; 0x3000
    2768:	c407109c 	strgt	r1, [r7], #-156	; 0x9c
    276c:	0300000e 	movweq	r0, #14
    2770:	00810103 	addeq	r0, r1, r3, lsl #2
    2774:	23030000 	movwcs	r0, #12288	; 0x3000
    2778:	9f0710a0 	svcls	0x000710a0
    277c:	0300000d 	movweq	r0, #13
    2780:	00810104 	addeq	r0, r1, r4, lsl #2
    2784:	23030000 	movwcs	r0, #12288	; 0x3000
    2788:	7b0710a4 	blvc	1c6a20 <MV_CPU_LE+0x1c6a1f>
    278c:	0300000f 	movweq	r0, #15
    2790:	00810105 	addeq	r0, r1, r5, lsl #2
    2794:	23030000 	movwcs	r0, #12288	; 0x3000
    2798:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
    279c:	0000003a 	andeq	r0, r0, sl, lsr r0
    27a0:	000001fd 	strdeq	r0, [r0], -sp
    27a4:	00004509 	andeq	r4, r0, r9, lsl #10
    27a8:	45090300 	strmi	r0, [r9, #-768]	; 0x300
    27ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    27b0:	00004509 	andeq	r4, r0, r9, lsl #10
    27b4:	0a000600 	beq	3fbc <MV_CPU_LE+0x3fbb>
    27b8:	00000fa0 	andeq	r0, r0, r0, lsr #31
    27bc:	9a010603 	bls	43fd0 <MV_CPU_LE+0x43fcf>
    27c0:	0b000000 	bleq	27c8 <MV_CPU_LE+0x27c7>
    27c4:	00000265 	andeq	r0, r0, r5, ror #4
    27c8:	01018101 	tsteq	r1, r1, lsl #2
    27cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    27d0:	400085c4 	andmi	r8, r0, r4, asr #11
    27d4:	400085e0 	andmi	r8, r0, r0, ror #11
    27d8:	00000de4 	andeq	r0, r0, r4, ror #27
    27dc:	00000245 	andeq	r0, r0, r5, asr #4
    27e0:	0000ee0c 	andeq	lr, r0, ip, lsl #28
    27e4:	01810100 	orreq	r0, r1, r0, lsl #2
    27e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    27ec:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    27f0:	00000609 	andeq	r0, r0, r9, lsl #12
    27f4:	3a018301 	bcc	63400 <MV_CPU_LE+0x633ff>
    27f8:	02000000 	andeq	r0, r0, #0
    27fc:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
    2800:	00108c01 	andseq	r8, r0, r1, lsl #24
    2804:	016b0200 	cmneq	fp, r0, lsl #4
    2808:	00000076 	andeq	r0, r0, r6, ror r0
    280c:	400085e0 	andmi	r8, r0, r0, ror #11
    2810:	40008830 	andmi	r8, r0, r0, lsr r8
    2814:	00000e1c 	andeq	r0, r0, ip, lsl lr
    2818:	000002cf 	andeq	r0, r0, pc, asr #5
    281c:	000e1e0f 	andeq	r1, lr, pc, lsl #28
    2820:	3a6b0200 	bcc	1ac3028 <MV_CPU_LE+0x1ac3027>
    2824:	02000000 	andeq	r0, r0, #0
    2828:	2c0f5491 	stccs	4, cr5, [pc], {145}	; 0x91
    282c:	0200000d 	andeq	r0, r0, #13
    2830:	0002cf6b 	andeq	ip, r2, fp, ror #30
    2834:	50910200 	addspl	r0, r1, r0, lsl #4
    2838:	00021310 	andeq	r1, r2, r0, lsl r3
    283c:	3a6d0200 	bcc	1b43044 <MV_CPU_LE+0x1b43043>
    2840:	02000000 	andeq	r0, r0, #0
    2844:	64116491 	ldrvs	r6, [r1], #-1169	; 0x491
    2848:	1e400086 	wmergene	wr0, wr0, wr6, #2
    284c:	10400088 	subne	r0, r0, r8, lsl #1
    2850:	00000748 	andeq	r0, r0, r8, asr #14
    2854:	003a8702 	eorseq	r8, sl, r2, lsl #14
    2858:	91020000 	mrsls	r0, (UNDEF: 2)
    285c:	0d91105c 	wldrbeq	wr1, [r1, #92]
    2860:	87020000 	strhi	r0, [r2, -r0]
    2864:	0000003a 	andeq	r0, r0, sl, lsr r0
    2868:	10609102 	rsbne	r9, r0, r2, lsl #2
    286c:	00000e18 	andeq	r0, r0, r8, lsl lr
    2870:	003a8702 	eorseq	r8, sl, r2, lsl #14
    2874:	91020000 	mrsls	r0, (UNDEF: 2)
    2878:	055d106c 	ldrbeq	r1, [sp, #-108]	; 0x6c
    287c:	87020000 	strhi	r0, [r2, -r0]
    2880:	0000003a 	andeq	r0, r0, sl, lsr r0
    2884:	00689102 	rsbeq	r9, r8, r2, lsl #2
    2888:	fd041200 	stc2	2, cr1, [r4]
    288c:	0e000001 	woreq	wr0, wr0, wr1
    2890:	00109f01 	andseq	r9, r0, r1, lsl #30
    2894:	01cc0200 	biceq	r0, ip, r0, lsl #4
    2898:	00000076 	andeq	r0, r0, r6, ror r0
    289c:	40008830 	andmi	r8, r0, r0, lsr r8
    28a0:	40008b30 	andmi	r8, r0, r0, lsr fp
    28a4:	00000e54 	andeq	r0, r0, r4, asr lr
    28a8:	0000038d 	andeq	r0, r0, sp, lsl #7
    28ac:	000e1e0f 	andeq	r1, lr, pc, lsl #28
    28b0:	3acc0200 	bcc	ff3030b8 <uiXorRegsMaskBackup+0xbf2f1cf0>
    28b4:	02000000 	andeq	r0, r0, #0
    28b8:	5f0f5491 	svcpl	0x000f5491
    28bc:	0200000e 	andeq	r0, r0, #14
    28c0:	000081cc 	andeq	r8, r0, ip, asr #3
    28c4:	50910200 	addspl	r0, r1, r0, lsl #4
    28c8:	000d2c0f 	andeq	r2, sp, pc, lsl #24
    28cc:	cfcc0200 	svcgt	0x00cc0200
    28d0:	02000002 	andeq	r0, r0, #2
    28d4:	13104c91 	tstne	r0, #37120	; 0x9100
    28d8:	02000002 	andeq	r0, r0, #2
    28dc:	00003ace 	andeq	r3, r0, lr, asr #21
    28e0:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    28e4:	00055d10 	andeq	r5, r5, r0, lsl sp
    28e8:	3ace0200 	bcc	ff3830f0 <uiXorRegsMaskBackup+0xbf371d28>
    28ec:	02000000 	andeq	r0, r0, #0
    28f0:	4f107091 	svcmi	0x00107091
    28f4:	02000002 	andeq	r0, r0, #2
    28f8:	00003ace 	andeq	r3, r0, lr, asr #21
    28fc:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2900:	0010d110 	andseq	sp, r0, r0, lsl r1
    2904:	3ace0200 	bcc	ff38310c <uiXorRegsMaskBackup+0xbf371d44>
    2908:	02000000 	andeq	r0, r0, #0
    290c:	91106091 			; <UNDEFINED> instruction: 0x91106091
    2910:	0200000d 	andeq	r0, r0, #13
    2914:	00003ace 	andeq	r3, r0, lr, asr #21
    2918:	5c910200 	ldcpl	2, cr0, [r1], {0}
    291c:	00074810 	andeq	r4, r7, r0, lsl r8
    2920:	3ace0200 	bcc	ff383128 <uiXorRegsMaskBackup+0xbf371d60>
    2924:	02000000 	andeq	r0, r0, #0
    2928:	61105891 			; <UNDEFINED> instruction: 0x61105891
    292c:	02000010 	andeq	r0, r0, #16
    2930:	00003ace 	andeq	r3, r0, lr, asr #21
    2934:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    2938:	000e1810 	andeq	r1, lr, r0, lsl r8
    293c:	3ace0200 	bcc	ff383144 <uiXorRegsMaskBackup+0xbf371d7c>
    2940:	02000000 	andeq	r0, r0, #0
    2944:	0b006891 	bleq	1cb90 <MV_CPU_LE+0x1cb8f>
    2948:	0000106d 	andeq	r1, r0, sp, rrx
    294c:	01015602 	tsteq	r1, r2, lsl #12
    2950:	00000076 	andeq	r0, r0, r6, ror r0
    2954:	40008b30 	andmi	r8, r0, r0, lsr fp
    2958:	400093fc 	strdmi	r9, [r0], -ip
    295c:	00000e8d 	andeq	r0, r0, sp, lsl #29
    2960:	00000510 	andeq	r0, r0, r0, lsl r5
    2964:	00055d0c 	andeq	r5, r5, ip, lsl #26
    2968:	01560200 	cmpeq	r6, r0, lsl #4
    296c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2970:	7f9c9103 	svcvc	0x009c9103
    2974:	000e1e0c 	andeq	r1, lr, ip, lsl #28
    2978:	01560200 	cmpeq	r6, r0, lsl #4
    297c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2980:	7f989103 	svcvc	0x00989103
    2984:	000e5f0c 	andeq	r5, lr, ip, lsl #30
    2988:	01560200 	cmpeq	r6, r0, lsl #4
    298c:	00000081 	andeq	r0, r0, r1, lsl #1
    2990:	7f949103 	svcvc	0x00949103
    2994:	00024f0c 	andeq	r4, r2, ip, lsl #30
    2998:	01560200 	cmpeq	r6, r0, lsl #4
    299c:	0000003a 	andeq	r0, r0, sl, lsr r0
    29a0:	7f909103 	svcvc	0x00909103
    29a4:	000d2c0c 	andeq	r2, sp, ip, lsl #24
    29a8:	01560200 	cmpeq	r6, r0, lsl #4
    29ac:	000002cf 	andeq	r0, r0, pc, asr #5
    29b0:	0d009102 	wstrweq	wr9, [r0, #-8]
    29b4:	00000213 	andeq	r0, r0, r3, lsl r2
    29b8:	3a015802 	bcc	589c8 <MV_CPU_LE+0x589c7>
    29bc:	03000000 	movweq	r0, #0
    29c0:	0d7fa891 	ldcleq	8, cr10, [pc, #-580]!	; 2784 <MV_CPU_LE+0x2783>
    29c4:	00000748 	andeq	r0, r0, r8, asr #14
    29c8:	3a015802 	bcc	589d8 <MV_CPU_LE+0x589d7>
    29cc:	02000000 	andeq	r0, r0, #0
    29d0:	910d6491 			; <UNDEFINED> instruction: 0x910d6491
    29d4:	0200000d 	andeq	r0, r0, #13
    29d8:	003a0158 	eorseq	r0, sl, r8, asr r1
    29dc:	91020000 	mrsls	r0, (UNDEF: 2)
    29e0:	11270d60 	teqne	r7, r0, ror #26
    29e4:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    29e8:	00003a01 	andeq	r3, r0, r1, lsl #20
    29ec:	b0910300 	addslt	r0, r1, r0, lsl #6
    29f0:	0e180d7f 	mrceq	13, 0, r0, cr8, cr15, {3}
    29f4:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    29f8:	00003a01 	andeq	r3, r0, r1, lsl #20
    29fc:	5c910200 	ldcpl	2, cr0, [r1], {0}
    2a00:	0010510d 	andseq	r5, r0, sp, lsl #2
    2a04:	01580200 	cmpeq	r8, r0, lsl #4
    2a08:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a0c:	0d589102 	wldrdeq	wr9, [r8, #-8]
    2a10:	0000112d 	andeq	r1, r0, sp, lsr #2
    2a14:	3a015802 	bcc	58a24 <MV_CPU_LE+0x58a23>
    2a18:	02000000 	andeq	r0, r0, #0
    2a1c:	ec0d5491 	stc	4, cr5, [sp], {145}	; 0x91
    2a20:	02000010 	andeq	r0, r0, #16
    2a24:	003a0158 	eorseq	r0, sl, r8, asr r1
    2a28:	91030000 	mrsls	r0, (UNDEF: 3)
    2a2c:	b20d7fa0 	andlt	r7, sp, #640	; 0x280
    2a30:	02000010 	andeq	r0, r0, #16
    2a34:	003a0158 	eorseq	r0, sl, r8, asr r1
    2a38:	91020000 	mrsls	r0, (UNDEF: 2)
    2a3c:	10c30d50 	sbcne	r0, r3, r0, asr sp
    2a40:	58020000 	stmdapl	r2, {}	; <UNPREDICTABLE>
    2a44:	00003a01 	andeq	r3, r0, r1, lsl #20
    2a48:	a4910300 	ldrge	r0, [r1], #768	; 0x300
    2a4c:	111c0d7f 	tstne	ip, pc, ror sp
    2a50:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    2a54:	00003a01 	andeq	r3, r0, r1, lsl #20
    2a58:	ac910300 	ldcge	3, cr0, [r1], {0}
    2a5c:	11050d7f 	tstne	r5, pc, ror sp
    2a60:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    2a64:	00003a01 	andeq	r3, r0, r1, lsl #20
    2a68:	4c910200 	ldcmi	2, cr0, [r1], {0}
    2a6c:	0011110d 	andseq	r1, r1, sp, lsl #2
    2a70:	015a0200 	cmpeq	sl, r0, lsl #4
    2a74:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a78:	0d489102 	wstrdeq	wr9, [r8, #-8]
    2a7c:	00001007 	andeq	r1, r0, r7
    2a80:	3a015a02 	bcc	59290 <MV_CPU_LE+0x5928f>
    2a84:	02000000 	andeq	r0, r0, #0
    2a88:	120d4491 	andne	r4, sp, #-1862270976	; 0x91000000
    2a8c:	02000010 	andeq	r0, r0, #16
    2a90:	0081015b 	addeq	r0, r1, fp, asr r1
    2a94:	91020000 	mrsls	r0, (UNDEF: 2)
    2a98:	10da0d40 	sbcsne	r0, sl, r0, asr #26
    2a9c:	5b020000 	blpl	82aa4 <MV_CPU_LE+0x82aa3>
    2aa0:	00008101 	andeq	r8, r0, r1, lsl #2
    2aa4:	bc910300 	ldclt	3, cr0, [r1], {0}
    2aa8:	101d0d7f 	andsne	r0, sp, pc, ror sp
    2aac:	5b020000 	blpl	82ab4 <MV_CPU_LE+0x82ab3>
    2ab0:	00008101 	andeq	r8, r0, r1, lsl #2
    2ab4:	b8910300 	ldmlt	r1, {r8, r9}
    2ab8:	10f90d7f 	rscsne	r0, r9, pc, ror sp
    2abc:	5c020000 	wstrbpl	wr0, [r2]
    2ac0:	00008101 	andeq	r8, r0, r1, lsl #2
    2ac4:	b4910300 	ldrlt	r0, [r1], #768	; 0x300
    2ac8:	3a08007f 	bcc	202ccc <MV_CPU_LE+0x202ccb>
    2acc:	20000000 	andcs	r0, r0, r0
    2ad0:	09000005 	stmdbeq	r0, {r0, r2}
    2ad4:	00000045 	andeq	r0, r0, r5, asr #32
    2ad8:	c8130003 	ldmdagt	r3, {r0, r1}
    2adc:	0200000c 	andeq	r0, r0, #12
    2ae0:	0005105b 	andeq	r1, r5, fp, asr r0
    2ae4:	13010100 	movwne	r0, #4352	; 0x1100
    2ae8:	00000cc8 	andeq	r0, r0, r8, asr #25
    2aec:	05105b02 	ldreq	r5, [r0, #-2818]	; 0xb02
    2af0:	01010000 	mrseq	r0, (UNDEF: 1)
    2af4:	00068200 	andeq	r8, r6, r0, lsl #4
    2af8:	2e000200 	cdpcs	2, 0, cr0, cr0, cr0, {0}
    2afc:	04000009 	streq	r0, [r0], #-9
    2b00:	00041101 	andeq	r1, r4, r1, lsl #2
    2b04:	11bf0100 			; <UNDEFINED> instruction: 0x11bf0100
    2b08:	0db20000 	wldrbeq	wr0, [r2]
    2b0c:	93fc0000 	mvnsls	r0, #0
    2b10:	98ec4000 	stmials	ip!, {lr}^
    2b14:	0e814000 	wavg2beq	wr4, wr1, wr0
    2b18:	01020000 	mrseq	r0, (UNDEF: 2)
    2b1c:	00037708 	andeq	r7, r3, r8, lsl #14
    2b20:	08010200 	stmdaeq	r1, {r9}
    2b24:	0000036e 	andeq	r0, r0, lr, ror #6
    2b28:	69050403 	stmdbvs	r5, {r0, r1, sl}
    2b2c:	0400746e 	streq	r7, [r0], #-1134	; 0x46e
    2b30:	00000445 	andeq	r0, r0, r5, asr #8
    2b34:	0045ab01 	subeq	sl, r5, r1, lsl #22
    2b38:	04020000 	streq	r0, [r2]
    2b3c:	00005f07 	andeq	r5, r0, r7, lsl #30
    2b40:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2b44:	0000022d 	andeq	r0, r0, sp, lsr #4
    2b48:	00070202 	andeq	r0, r7, r2, lsl #4
    2b4c:	02000002 	andeq	r0, r0, #2
    2b50:	009f0508 	addseq	r0, pc, r8, lsl #10
    2b54:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2b58:	00005507 	andeq	r5, r0, r7, lsl #10
    2b5c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    2b60:	000000a4 	andeq	r0, r0, r4, lsr #1
    2b64:	00116f04 	andseq	r6, r1, r4, lsl #30
    2b68:	7ab90100 	bvc	fee42f70 <uiXorRegsMaskBackup+0xbee31ba8>
    2b6c:	02000000 	andeq	r0, r0, #0
    2b70:	005a0704 	subseq	r0, sl, r4, lsl #14
    2b74:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    2b78:	01000006 	tsteq	r0, r6
    2b7c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    2b80:	01910400 	orrseq	r0, r1, r0, lsl #8
    2b84:	bc010000 	wstrblt	wr0, [r1]
    2b88:	00000033 	andeq	r0, r0, r3, lsr r0
    2b8c:	02040402 	andeq	r0, r4, #33554432	; 0x2000000
    2b90:	02000003 	andeq	r0, r0, #3
    2b94:	03f70408 	mvnseq	r0, #134217728	; 0x8000000
    2b98:	04050000 	streq	r0, [r5]
    2b9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ba0:	000d6306 	andeq	r6, sp, r6, lsl #6
    2ba4:	03082c00 	movweq	r2, #35840	; 0x8c00
    2ba8:	0001f2f0 	strdeq	pc, [r1], -r0
    2bac:	0cfa0700 	ldcleq	7, cr0, [sl]
    2bb0:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    2bb4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bb8:	07002302 	streq	r2, [r0, -r2, lsl #6]
    2bbc:	000002d8 	ldrdeq	r0, [r0], -r8
    2bc0:	003af203 	eorseq	pc, sl, r3, lsl #4
    2bc4:	23020000 	movwcs	r0, #8192	; 0x2000
    2bc8:	0ece0704 	cdpeq	7, 12, cr0, cr14, cr4, {0}
    2bcc:	f3030000 	vhadd.u8	d0, d3, d0
    2bd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bd4:	07082302 	streq	r2, [r8, -r2, lsl #6]
    2bd8:	00000f6a 	andeq	r0, r0, sl, ror #30
    2bdc:	003af403 	eorseq	pc, sl, r3, lsl #8
    2be0:	23020000 	movwcs	r0, #8192	; 0x2000
    2be4:	0fc8070c 	svceq	0x00c8070c
    2be8:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    2bec:	0000003a 	andeq	r0, r0, sl, lsr r0
    2bf0:	07102302 	ldreq	r2, [r0, -r2, lsl #6]
    2bf4:	00000000 	andeq	r0, r0, r0
    2bf8:	003af603 	eorseq	pc, sl, r3, lsl #12
    2bfc:	23020000 	movwcs	r0, #8192	; 0x2000
    2c00:	09300714 	ldmdbeq	r0!, {r2, r4, r8, r9, sl}
    2c04:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    2c08:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c0c:	07182302 	ldreq	r2, [r8, -r2, lsl #6]
    2c10:	00000e7f 	andeq	r0, r0, pc, ror lr
    2c14:	01f2f803 	mvnseq	pc, r3, lsl #16
    2c18:	23020000 	movwcs	r0, #8192	; 0x2000
    2c1c:	0f37071c 	svceq	0x0037071c
    2c20:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    2c24:	000001f2 	strdeq	r0, [r0], -r2
    2c28:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    2c2c:	000d5607 	andeq	r5, sp, r7, lsl #12
    2c30:	3afa0300 	bcc	ffe83838 <uiXorRegsMaskBackup+0xbfe72470>
    2c34:	03000000 	movweq	r0, #0
    2c38:	070ffc23 	streq	pc, [pc, -r3, lsr #24]
    2c3c:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    2c40:	003afb03 	eorseq	pc, sl, r3, lsl #22
    2c44:	23030000 	movwcs	r0, #12288	; 0x3000
    2c48:	2a071080 	bcs	1c6e50 <MV_CPU_LE+0x1c6e4f>
    2c4c:	0300000f 	movweq	r0, #15
    2c50:	00003afc 	strdeq	r3, [r0], -ip
    2c54:	84230300 	strthi	r0, [r3], #-768	; 0x300
    2c58:	0eae0710 	mcreq	7, 5, r0, cr14, cr0, {0}
    2c5c:	fd030000 	stc2	0, cr0, [r3]
    2c60:	0000003a 	andeq	r0, r0, sl, lsr r0
    2c64:	10882303 	addne	r2, r8, r3, lsl #6
    2c68:	000e7307 	andeq	r7, lr, r7, lsl #6
    2c6c:	3afe0300 	bcc	fff83874 <uiXorRegsMaskBackup+0xbff724ac>
    2c70:	03000000 	movweq	r0, #0
    2c74:	07108c23 	ldreq	r8, [r0, -r3, lsr #24]
    2c78:	00000e34 	andeq	r0, r0, r4, lsr lr
    2c7c:	003aff03 	eorseq	pc, sl, r3, lsl #30
    2c80:	23030000 	movwcs	r0, #12288	; 0x3000
    2c84:	0d081090 	wstrbeq	wr1, [r8, #-144]
    2c88:	03000005 	movweq	r0, #5
    2c8c:	003a0100 	eorseq	r0, sl, r0, lsl #2
    2c90:	23030000 	movwcs	r0, #12288	; 0x3000
    2c94:	fb081094 	blx	206eee <MV_CPU_LE+0x206eed>
    2c98:	0300000a 	movweq	r0, #10
    2c9c:	003a0101 	eorseq	r0, sl, r1, lsl #2
    2ca0:	23030000 	movwcs	r0, #12288	; 0x3000
    2ca4:	0f081098 	svceq	0x00081098
    2ca8:	0300000e 	movweq	r0, #14
    2cac:	003a0102 	eorseq	r0, sl, r2, lsl #2
    2cb0:	23030000 	movwcs	r0, #12288	; 0x3000
    2cb4:	c408109c 	strgt	r1, [r8], #-156	; 0x9c
    2cb8:	0300000e 	movweq	r0, #14
    2cbc:	008c0103 	addeq	r0, ip, r3, lsl #2
    2cc0:	23030000 	movwcs	r0, #12288	; 0x3000
    2cc4:	9f0810a0 	svcls	0x000810a0
    2cc8:	0300000d 	movweq	r0, #13
    2ccc:	008c0104 	addeq	r0, ip, r4, lsl #2
    2cd0:	23030000 	movwcs	r0, #12288	; 0x3000
    2cd4:	7b0810a4 	blvc	206f6c <MV_CPU_LE+0x206f6b>
    2cd8:	0300000f 	movweq	r0, #15
    2cdc:	008c0105 	addeq	r0, ip, r5, lsl #2
    2ce0:	23030000 	movwcs	r0, #12288	; 0x3000
    2ce4:	090010a8 	stmdbeq	r0, {r3, r5, r7, ip}
    2ce8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cec:	0000020e 	andeq	r0, r0, lr, lsl #4
    2cf0:	0000450a 	andeq	r4, r0, sl, lsl #10
    2cf4:	450a0300 	strmi	r0, [sl, #-768]	; 0x300
    2cf8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2cfc:	0000450a 	andeq	r4, r0, sl, lsl #10
    2d00:	0b000600 	bleq	4508 <MV_CPU_LE+0x4507>
    2d04:	00000fa0 	andeq	r0, r0, r0, lsr #31
    2d08:	ab010603 	blge	4451c <MV_CPU_LE+0x4451b>
    2d0c:	0c000000 	wstrbeq	wr0, [r0]
    2d10:	00001273 	andeq	r1, r0, r3, ror r2
    2d14:	396e0401 	stmdbcc	lr!, {r0, sl}^
    2d18:	0d000002 	wstrbeq	wr0, [r0, #-2]
    2d1c:	00001317 	andeq	r1, r0, r7, lsl r3
    2d20:	11fb0d00 	mvnsne	r0, r0, lsl #26
    2d24:	0d010000 	wstrbeq	wr0, [r1]
    2d28:	000012a0 	andeq	r1, r0, r0, lsr #5
    2d2c:	bb0c0002 	bllt	302d3c <MV_CPU_LE+0x302d3b>
    2d30:	0100000e 	tsteq	r0, lr
    2d34:	025e8604 	subseq	r8, lr, #4194304	; 0x400000
    2d38:	6f0d0000 	svcvs	0x000d0000
    2d3c:	0000000d 	andeq	r0, r0, sp
    2d40:	000f100d 	andeq	r1, pc, sp
    2d44:	a40d0100 	strge	r0, [sp], #-256	; 0x100
    2d48:	0200000e 	andeq	r0, r0, #14
    2d4c:	000edd0d 	andeq	sp, lr, sp, lsl #26
    2d50:	0e000300 	cdpeq	3, 0, cr0, cr0, cr0, {0}
    2d54:	00001211 	andeq	r1, r0, r1, lsl r2
    2d58:	dbaf0420 	blle	febc3de0 <uiXorRegsMaskBackup+0xbebb2a18>
    2d5c:	07000002 	streq	r0, [r0, -r2]
    2d60:	00001180 	andeq	r1, r0, r0, lsl #3
    2d64:	003ab004 	eorseq	fp, sl, r4
    2d68:	23020000 	movwcs	r0, #8192	; 0x2000
    2d6c:	11ab0700 			; <UNDEFINED> instruction: 0x11ab0700
    2d70:	b1040000 	mrslt	r0, (UNDEF: 4)
    2d74:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d78:	07042302 	streq	r2, [r4, -r2, lsl #6]
    2d7c:	000012fc 	strdeq	r1, [r0], -ip
    2d80:	003ab204 	eorseq	fp, sl, r4, lsl #4
    2d84:	23020000 	movwcs	r0, #8192	; 0x2000
    2d88:	118f0708 	orrne	r0, pc, r8, lsl #14
    2d8c:	b3040000 	movwlt	r0, #16384	; 0x4000
    2d90:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d94:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    2d98:	00001298 	muleq	r0, r8, r2
    2d9c:	003ab404 	eorseq	fp, sl, r4, lsl #8
    2da0:	23020000 	movwcs	r0, #8192	; 0x2000
    2da4:	11b70710 			; <UNDEFINED> instruction: 0x11b70710
    2da8:	b5040000 	strlt	r0, [r4]
    2dac:	0000003a 	andeq	r0, r0, sl, lsr r0
    2db0:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    2db4:	00001178 	andeq	r1, r0, r8, ror r1
    2db8:	003ab604 	eorseq	fp, sl, r4, lsl #12
    2dbc:	23020000 	movwcs	r0, #8192	; 0x2000
    2dc0:	11870718 	orrne	r0, r7, r8, lsl r7
    2dc4:	b7040000 	strlt	r0, [r4, -r0]
    2dc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    2dcc:	001c2302 	andseq	r2, ip, r2, lsl #6
    2dd0:	00124004 	andseq	r4, r2, r4
    2dd4:	5eb80400 	cdppl	4, 11, cr0, cr8, cr0, {0}
    2dd8:	0e000002 	woreq	wr0, wr0, wr2
    2ddc:	00001225 	andeq	r1, r0, r5, lsr #4
    2de0:	0f5a0208 	svceq	0x005a0208
    2de4:	07000003 	streq	r0, [r0, -r3]
    2de8:	00001163 	andeq	r1, r0, r3, ror #2
    2dec:	030f5b02 	movweq	r5, #64258	; 0xfb02
    2df0:	23020000 	movwcs	r0, #8192	; 0x2000
    2df4:	12670700 	rsbne	r0, r7, #0
    2df8:	5c020000 	wstrbpl	wr0, [r2]
    2dfc:	0000006f 	andeq	r0, r0, pc, rrx
    2e00:	00042302 	andeq	r2, r4, r2, lsl #6
    2e04:	02db0405 	sbcseq	r0, fp, #83886080	; 0x5000000
    2e08:	650f0000 	strvs	r0, [pc, #0]	; 2e10 <MV_CPU_LE+0x2e0f>
    2e0c:	01000002 	tsteq	r0, r2
    2e10:	3a010181 	bcc	4341c <MV_CPU_LE+0x4341b>
    2e14:	fc000000 	stc2	0, cr0, [r0], {0}
    2e18:	18400093 	stmdane	r0, {r0, r1, r4, r7}^
    2e1c:	c7400094 			; <UNDEFINED> instruction: 0xc7400094
    2e20:	5100000e 	tstpl	r0, lr
    2e24:	10000003 	andne	r0, r0, r3
    2e28:	000000ee 	andeq	r0, r0, lr, ror #1
    2e2c:	3a018101 	bcc	63238 <MV_CPU_LE+0x63237>
    2e30:	02000000 	andeq	r0, r0, #0
    2e34:	09116c91 	ldmdbeq	r1, {r0, r4, r7, sl, fp, sp, lr}
    2e38:	01000006 	tsteq	r0, r6
    2e3c:	003a0183 	eorseq	r0, sl, r3, lsl #3
    2e40:	91020000 	mrsls	r0, (UNDEF: 2)
    2e44:	01120074 	tsteq	r2, r4, ror r0
    2e48:	00001308 	andeq	r1, r0, r8, lsl #6
    2e4c:	18016002 	stmdane	r1, {r1, sp, lr}
    2e50:	b8400094 	stmdalt	r0, {r2, r4, r7}^
    2e54:	ff400094 			; <UNDEFINED> instruction: 0xff400094
    2e58:	9200000e 	andls	r0, r0, #14
    2e5c:	13000003 	movwne	r0, #3
    2e60:	000012d9 	ldrdeq	r1, [r0], -r9
    2e64:	00336002 	eorseq	r6, r3, r2
    2e68:	91020000 	mrsls	r0, (UNDEF: 2)
    2e6c:	08e6146c 	stmiaeq	r6!, {r2, r3, r5, r6, sl, ip}^
    2e70:	62020000 	andvs	r0, r2, #0
    2e74:	00000033 	andeq	r0, r0, r3, lsr r0
    2e78:	15749102 	ldrbne	r9, [r4, #-258]!	; 0x102
    2e7c:	000008e6 	andeq	r0, r0, r6, ror #17
    2e80:	94a47302 	strtls	r7, [r4], #770	; 0x302
    2e84:	16004000 	strne	r4, [r0], -r0
    2e88:	0012bb01 	andseq	fp, r2, r1, lsl #22
    2e8c:	018a0200 	orreq	r0, sl, r0, lsl #4
    2e90:	00000081 	andeq	r0, r0, r1, lsl #1
    2e94:	400094b8 			; <UNDEFINED> instruction: 0x400094b8
    2e98:	400095f8 	strdmi	r9, [r0], -r8
    2e9c:	00000f37 	andeq	r0, r0, r7, lsr pc
    2ea0:	00000480 	andeq	r0, r0, r0, lsl #9
    2ea4:	000d2c13 	andeq	r2, sp, r3, lsl ip
    2ea8:	808a0200 	addhi	r0, sl, r0, lsl #4
    2eac:	02000004 	andeq	r0, r0, #4
    2eb0:	33135c91 	tstcc	r3, #37120	; 0x9100
    2eb4:	02000011 	andeq	r0, r0, #17
    2eb8:	00003a8a 	andeq	r3, r0, sl, lsl #21
    2ebc:	58910200 	ldmpl	r1, {r9}
    2ec0:	0012de13 	andseq	sp, r2, r3, lsl lr
    2ec4:	a58a0200 	strge	r0, [sl, #512]	; 0x200
    2ec8:	02000000 	andeq	r0, r0, #0
    2ecc:	f0135491 			; <UNDEFINED> instruction: 0xf0135491
    2ed0:	02000011 	andeq	r0, r0, #17
    2ed4:	0000a58a 	andeq	sl, r0, sl, lsl #11
    2ed8:	50910200 	addspl	r0, r1, r0, lsl #4
    2edc:	00123313 	andseq	r3, r2, r3, lsl r3
    2ee0:	3a8b0200 	bcc	fe2c36e8 <uiXorRegsMaskBackup+0xbe2b2320>
    2ee4:	02000000 	andeq	r0, r0, #0
    2ee8:	c3130091 	tstgt	r3, #145	; 0x91
    2eec:	02000010 	andeq	r0, r0, #16
    2ef0:	00003a8b 	andeq	r3, r0, fp, lsl #21
    2ef4:	04910200 	ldreq	r0, [r1], #512	; 0x200
    2ef8:	00114c13 	andseq	r4, r1, r3, lsl ip
    2efc:	8c8b0200 	stchi	2, cr0, [fp], {0}
    2f00:	02000000 	andeq	r0, r0, #0
    2f04:	1f130891 	svcne	0x00130891
    2f08:	02000012 	andeq	r0, r0, #18
    2f0c:	00008c8b 	andeq	r8, r0, fp, lsl #25
    2f10:	0c910200 	ldceq	2, cr0, [r1], {0}
    2f14:	00120213 	andseq	r0, r2, r3, lsl r2
    2f18:	a58b0200 	strge	r0, [fp, #512]	; 0x200
    2f1c:	02000000 	andeq	r0, r0, #0
    2f20:	9b131091 	blls	4c716c <MV_CPU_LE+0x4c716b>
    2f24:	02000011 	andeq	r0, r0, #17
    2f28:	00008c8b 	andeq	r8, r0, fp, lsl #25
    2f2c:	14910200 	ldrne	r0, [r1], #512	; 0x200
    2f30:	006a7517 	rsbeq	r7, sl, r7, lsl r5
    2f34:	003a8d02 	eorseq	r8, sl, r2, lsl #26
    2f38:	91020000 	mrsls	r0, (UNDEF: 2)
    2f3c:	6b751774 	blvs	1d48d14 <MV_CPU_LE+0x1d48d13>
    2f40:	3a8d0200 	bcc	fe343748 <uiXorRegsMaskBackup+0xbe332380>
    2f44:	02000000 	andeq	r0, r0, #0
    2f48:	7e147091 	mrcvc	0, 0, r7, cr4, cr1, {4}
    2f4c:	02000012 	andeq	r0, r0, #18
    2f50:	00003a8d 	andeq	r3, r0, sp, lsl #21
    2f54:	68910200 	ldmvs	r1, {r9}
    2f58:	00128514 	andseq	r8, r2, r4, lsl r5
    2f5c:	3a8d0200 	bcc	fe343764 <uiXorRegsMaskBackup+0xbe33239c>
    2f60:	02000000 	andeq	r0, r0, #0
    2f64:	8c146491 	ldchi	4, cr6, [r4], {145}	; 0x91
    2f68:	02000012 	andeq	r0, r0, #18
    2f6c:	00003a8d 	andeq	r3, r0, sp, lsl #21
    2f70:	6c910200 	ldcvs	2, cr0, [r1], {0}
    2f74:	0e040500 	cdpeq	5, 0, cr0, cr4, cr0, {0}
    2f78:	18000002 	stmdane	r0, {r1}
    2f7c:	00125001 	andseq	r5, r2, r1
    2f80:	01730200 	cmneq	r3, r0, lsl #4
    2f84:	00008101 	andeq	r8, r0, r1, lsl #2
    2f88:	0095f800 	addseq	pc, r5, r0, lsl #16
    2f8c:	00974840 	addseq	r4, r7, r0, asr #16
    2f90:	000f6f40 	andeq	r6, pc, r0, asr #30
    2f94:	00058400 	andeq	r8, r5, r0, lsl #8
    2f98:	0d2c1000 	wstrbeq	wr1, [ip]
    2f9c:	73020000 	movwvc	r0, #8192	; 0x2000
    2fa0:	00048001 	andeq	r8, r4, r1
    2fa4:	5c910200 	ldcpl	2, cr0, [r1], {0}
    2fa8:	00113310 	andseq	r3, r1, r0, lsl r3
    2fac:	01730200 	cmneq	r3, r0, lsl #4
    2fb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    2fb4:	10589102 	subsne	r9, r8, r2, lsl #2
    2fb8:	000012de 	ldrdeq	r1, [r0], -lr
    2fbc:	a5017302 	strge	r7, [r1, #-770]	; 0x302
    2fc0:	02000000 	andeq	r0, r0, #0
    2fc4:	f0105491 			; <UNDEFINED> instruction: 0xf0105491
    2fc8:	02000011 	andeq	r0, r0, #17
    2fcc:	00a50174 	adceq	r0, r5, r4, ror r1
    2fd0:	91020000 	mrsls	r0, (UNDEF: 2)
    2fd4:	12331050 	eorsne	r1, r3, #80	; 0x50
    2fd8:	74020000 	strvc	r0, [r2]
    2fdc:	00003a01 	andeq	r3, r0, r1, lsl #20
    2fe0:	00910200 	addseq	r0, r1, r0, lsl #4
    2fe4:	0010c310 	andseq	ip, r0, r0, lsl r3
    2fe8:	01740200 	cmneq	r4, r0, lsl #4
    2fec:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ff0:	10049102 	andne	r9, r4, r2, lsl #2
    2ff4:	0000114c 	andeq	r1, r0, ip, asr #2
    2ff8:	8c017402 	stchi	4, cr7, [r1], {2}
    2ffc:	02000000 	andeq	r0, r0, #0
    3000:	1f100891 	svcne	0x00100891
    3004:	02000012 	andeq	r0, r0, #18
    3008:	008c0175 	addeq	r0, ip, r5, ror r1
    300c:	91020000 	mrsls	r0, (UNDEF: 2)
    3010:	1202100c 	andne	r1, r2, #12
    3014:	75020000 	strvc	r0, [r2]
    3018:	0000a501 	andeq	sl, r0, r1, lsl #10
    301c:	10910200 	addsne	r0, r1, r0, lsl #4
    3020:	006a7519 	rsbeq	r7, sl, r9, lsl r5
    3024:	3a017702 	bcc	60c34 <MV_CPU_LE+0x60c33>
    3028:	02000000 	andeq	r0, r0, #0
    302c:	75197491 	ldrvc	r7, [r9, #-1169]	; 0x491
    3030:	7702006b 	strvc	r0, [r2, -fp, rrx]
    3034:	00003a01 	andeq	r3, r0, r1, lsl #20
    3038:	70910200 	addsvc	r0, r1, r0, lsl #4
    303c:	00127e11 	andseq	r7, r2, r1, lsl lr
    3040:	01770200 	cmneq	r7, r0, lsl #4
    3044:	0000003a 	andeq	r0, r0, sl, lsr r0
    3048:	11649102 	cmnne	r4, r2, lsl #2
    304c:	00001285 	andeq	r1, r0, r5, lsl #5
    3050:	3a017702 	bcc	60c60 <MV_CPU_LE+0x60c5f>
    3054:	02000000 	andeq	r0, r0, #0
    3058:	8c116091 	wldrbhi	wr6, [r1], #-145
    305c:	02000012 	andeq	r0, r0, #18
    3060:	003a0177 	eorseq	r0, sl, r7, ror r1
    3064:	91020000 	mrsls	r0, (UNDEF: 2)
    3068:	12cc1168 	sbcne	r1, ip, #26
    306c:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    3070:	0000a501 	andeq	sl, r0, r1, lsl #10
    3074:	6c910200 	ldcvs	2, cr0, [r1], {0}
    3078:	de011800 	cdple	8, 0, cr1, cr1, cr0, {0}
    307c:	02000011 	andeq	r0, r0, #17
    3080:	810101b4 			; <UNDEFINED> instruction: 0x810101b4
    3084:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3088:	8c400097 	wstrhhi	wr0, [r0], #-151
    308c:	a7400098 			; <UNDEFINED> instruction: 0xa7400098
    3090:	1b00000f 	blne	30d4 <MV_CPU_LE+0x30d3>
    3094:	1a000006 	bne	30b4 <MV_CPU_LE+0x30b3>
    3098:	00637273 	rsbeq	r7, r3, r3, ror r2
    309c:	3a01b402 	bcc	700ac <MV_CPU_LE+0x700ab>
    30a0:	02000000 	andeq	r0, r0, #0
    30a4:	641a5c91 	ldrvs	r5, [sl], #-3217	; 0xc91
    30a8:	02007473 	andeq	r7, r0, #1929379840	; 0x73000000
    30ac:	003a01b4 	ldrhteq	r0, [sl], -r4
    30b0:	91020000 	mrsls	r0, (UNDEF: 2)
    30b4:	656c1a58 	strbvs	r1, [ip, #-2648]!	; 0xa58
    30b8:	b402006e 	strlt	r0, [r2], #-110	; 0x6e
    30bc:	00003a01 	andeq	r3, r0, r1, lsl #20
    30c0:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    30c4:	0012d911 	andseq	sp, r2, r1, lsl r9
    30c8:	01b60200 			; <UNDEFINED> instruction: 0x01b60200
    30cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    30d0:	11709102 	cmnne	r0, r2, lsl #2
    30d4:	000012a9 	andeq	r1, r0, r9, lsr #5
    30d8:	3a01b602 	bcc	708e8 <MV_CPU_LE+0x708e7>
    30dc:	02000000 	andeq	r0, r0, #0
    30e0:	12116c91 	andsne	r6, r1, #37120	; 0x9100
    30e4:	02000005 	andeq	r0, r0, #5
    30e8:	003a01b6 	ldrhteq	r0, [sl], -r6
    30ec:	91020000 	mrsls	r0, (UNDEF: 2)
    30f0:	12ee1168 	rscne	r1, lr, #26
    30f4:	b6020000 	strlt	r0, [r2], -r0
    30f8:	00003a01 	andeq	r3, r0, r1, lsl #20
    30fc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3100:	0012b311 	andseq	fp, r2, r1, lsl r3
    3104:	01b70200 			; <UNDEFINED> instruction: 0x01b70200
    3108:	000002e6 	andeq	r0, r0, r6, ror #5
    310c:	00609102 	rsbeq	r9, r0, r2, lsl #2
    3110:	0011531b 	andseq	r5, r1, fp, lsl r3
    3114:	01f20200 	mvnseq	r0, r0, lsl #4
    3118:	00988c01 	addseq	r8, r8, r1, lsl #24
    311c:	0098ec40 	addseq	lr, r8, r0, asr #24
    3120:	000fdf40 	andeq	sp, pc, r0, asr #30
    3124:	00065300 	andeq	r5, r6, r0, lsl #6
    3128:	12f51000 	rscsne	r1, r5, #0
    312c:	f2020000 	vhadd.s8	d0, d2, d0
    3130:	00003a01 	andeq	r3, r0, r1, lsl #20
    3134:	6c910200 	ldcvs	2, cr0, [r1], {0}
    3138:	00021311 	andeq	r1, r2, r1, lsl r3
    313c:	01f40200 	mvnseq	r0, r0, lsl #4
    3140:	0000003a 	andeq	r0, r0, sl, lsr r0
    3144:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3148:	00003a09 	andeq	r3, r0, r9, lsl #20
    314c:	00066300 	andeq	r6, r6, r0, lsl #6
    3150:	00450a00 	subeq	r0, r5, r0, lsl #20
    3154:	007f0000 	rsbseq	r0, pc, r0
    3158:	00113f14 	andseq	r3, r1, r4, lsl pc
    315c:	53550200 	cmppl	r5, #0
    3160:	05000006 	streq	r0, [r0, #-6]
    3164:	01102003 	tsteq	r0, r3
    3168:	11d91440 	bicsne	r1, r9, r0, asr #8
    316c:	56020000 	strpl	r0, [r2], -r0
    3170:	000002db 	ldrdeq	r0, [r0], -fp
    3174:	12200305 	eorne	r0, r0, #335544320	; 0x14000000
    3178:	8c004001 	wstrbhi	wr4, [r0], #-1
    317c:	02000006 	andeq	r0, r0, #6
    3180:	000acc00 	andeq	ip, sl, r0, lsl #24
    3184:	11010400 	tstne	r1, r0, lsl #8
    3188:	01000004 	tsteq	r0, r4
    318c:	0000138e 	andeq	r1, r0, lr, lsl #7
    3190:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
    3194:	400098ec 	andmi	r9, r0, ip, ror #17
    3198:	4000ad06 	andmi	sl, r0, r6, lsl #26
    319c:	0000100d 	andeq	r1, r0, sp
    31a0:	77080102 	strvc	r0, [r8, -r2, lsl #2]
    31a4:	02000003 	andeq	r0, r0, #3
    31a8:	036e0801 	cmneq	lr, #65536	; 0x10000
    31ac:	04030000 	streq	r0, [r3]
    31b0:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    31b4:	04450400 	strbeq	r0, [r5], #-1024	; 0x400
    31b8:	ab010000 	blge	431c0 <MV_CPU_LE+0x431bf>
    31bc:	00000045 	andeq	r0, r0, r5, asr #32
    31c0:	5f070402 	svcpl	0x00070402
    31c4:	02000000 	andeq	r0, r0, #0
    31c8:	022d0502 	eoreq	r0, sp, #8388608	; 0x800000
    31cc:	4b040000 	blmi	1031d4 <MV_CPU_LE+0x1031d3>
    31d0:	01000003 	tsteq	r0, r3
    31d4:	00005eae 	andeq	r5, r0, lr, lsr #29
    31d8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    31dc:	00000200 	andeq	r0, r0, r0, lsl #4
    31e0:	9f050802 	svcls	0x00050802
    31e4:	02000000 	andeq	r0, r0, #0
    31e8:	00550708 	subseq	r0, r5, r8, lsl #14
    31ec:	04020000 	streq	r0, [r2]
    31f0:	0000a405 	andeq	sl, r0, r5, lsl #8
    31f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    31f8:	0000005a 	andeq	r0, r0, sl, asr r0
    31fc:	0006b804 	andeq	fp, r6, r4, lsl #16
    3200:	33bb0100 			; <UNDEFINED> instruction: 0x33bb0100
    3204:	04000000 	streq	r0, [r0]
    3208:	00000191 	muleq	r0, r1, r1
    320c:	0033bc01 	eorseq	fp, r3, r1, lsl #24
    3210:	04020000 	streq	r0, [r2]
    3214:	00030204 	andeq	r0, r3, r4, lsl #4
    3218:	04080200 	streq	r0, [r8], #-512	; 0x200
    321c:	000003f7 	strdeq	r0, [r0], -r7
    3220:	003a0405 	eorseq	r0, sl, r5, lsl #8
    3224:	63060000 	movwvs	r0, #24576	; 0x6000
    3228:	2c00000d 	wstrbcs	wr0, [r0], #-13
    322c:	f2f00308 	vext.8	d16, d0, d8, #3
    3230:	07000001 	streq	r0, [r0, -r1]
    3234:	00000cfa 	strdeq	r0, [r0], -sl
    3238:	003af103 	eorseq	pc, sl, r3, lsl #2
    323c:	23020000 	movwcs	r0, #8192	; 0x2000
    3240:	02d80700 	sbcseq	r0, r8, #0
    3244:	f2030000 	vhadd.s8	d0, d3, d0
    3248:	0000003a 	andeq	r0, r0, sl, lsr r0
    324c:	07042302 	streq	r2, [r4, -r2, lsl #6]
    3250:	00000ece 	andeq	r0, r0, lr, asr #29
    3254:	003af303 	eorseq	pc, sl, r3, lsl #6
    3258:	23020000 	movwcs	r0, #8192	; 0x2000
    325c:	0f6a0708 	svceq	0x006a0708
    3260:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    3264:	0000003a 	andeq	r0, r0, sl, lsr r0
    3268:	070c2302 	streq	r2, [ip, -r2, lsl #6]
    326c:	00000fc8 	andeq	r0, r0, r8, asr #31
    3270:	003af503 	eorseq	pc, sl, r3, lsl #10
    3274:	23020000 	movwcs	r0, #8192	; 0x2000
    3278:	00000710 	andeq	r0, r0, r0, lsl r7
    327c:	f6030000 			; <UNDEFINED> instruction: 0xf6030000
    3280:	0000003a 	andeq	r0, r0, sl, lsr r0
    3284:	07142302 	ldreq	r2, [r4, -r2, lsl #6]
    3288:	00000930 	andeq	r0, r0, r0, lsr r9
    328c:	003af703 	eorseq	pc, sl, r3, lsl #14
    3290:	23020000 	movwcs	r0, #8192	; 0x2000
    3294:	0e7f0718 	mrceq	7, 3, r0, cr15, cr8, {0}
    3298:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    329c:	000001f2 	strdeq	r0, [r0], -r2
    32a0:	071c2302 	ldreq	r2, [ip, -r2, lsl #6]
    32a4:	00000f37 	andeq	r0, r0, r7, lsr pc
    32a8:	01f2f903 	mvnseq	pc, r3, lsl #18
    32ac:	23030000 	movwcs	r0, #12288	; 0x3000
    32b0:	5607088c 	strpl	r0, [r7], -ip, lsl #17
    32b4:	0300000d 	movweq	r0, #13
    32b8:	00003afa 	strdeq	r3, [r0], -sl
    32bc:	fc230300 	stc2	3, cr0, [r3]
    32c0:	0cbb070f 	ldceq	7, cr0, [fp], #60	; 0x3c
    32c4:	fb030000 	blx	c32ce <MV_CPU_LE+0xc32cd>
    32c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    32cc:	10802303 	addne	r2, r0, r3, lsl #6
    32d0:	000f2a07 	andeq	r2, pc, r7, lsl #20
    32d4:	3afc0300 	bcc	fff03edc <uiXorRegsMaskBackup+0xbfef2b14>
    32d8:	03000000 	movweq	r0, #0
    32dc:	07108423 	ldreq	r8, [r0, -r3, lsr #8]
    32e0:	00000eae 	andeq	r0, r0, lr, lsr #29
    32e4:	003afd03 	eorseq	pc, sl, r3, lsl #26
    32e8:	23030000 	movwcs	r0, #12288	; 0x3000
    32ec:	73071088 	movwvc	r1, #28808	; 0x7088
    32f0:	0300000e 	movweq	r0, #14
    32f4:	00003afe 	strdeq	r3, [r0], -lr
    32f8:	8c230300 	stchi	3, cr0, [r3]
    32fc:	0e340710 	mrceq	7, 1, r0, cr4, cr0, {0}
    3300:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    3304:	0000003a 	andeq	r0, r0, sl, lsr r0
    3308:	10902303 	addsne	r2, r0, r3, lsl #6
    330c:	00050d08 	andeq	r0, r5, r8, lsl #26
    3310:	01000300 	mrseq	r0, LR_irq
    3314:	0000003a 	andeq	r0, r0, sl, lsr r0
    3318:	10942303 	addsne	r2, r4, r3, lsl #6
    331c:	000afb08 	andeq	pc, sl, r8, lsl #22
    3320:	01010300 	mrseq	r0, SP_irq
    3324:	0000003a 	andeq	r0, r0, sl, lsr r0
    3328:	10982303 	addsne	r2, r8, r3, lsl #6
    332c:	000e0f08 	andeq	r0, lr, r8, lsl #30
    3330:	01020300 	mrseq	r0, LR_svc
    3334:	0000003a 	andeq	r0, r0, sl, lsr r0
    3338:	109c2303 	addsne	r2, ip, r3, lsl #6
    333c:	000ec408 	andeq	ip, lr, r8, lsl #8
    3340:	01030300 	mrseq	r0, SP_svc
    3344:	0000008c 	andeq	r0, r0, ip, lsl #1
    3348:	10a02303 	adcne	r2, r0, r3, lsl #6
    334c:	000d9f08 	andeq	r9, sp, r8, lsl #30
    3350:	01040300 	mrseq	r0, LR_abt
    3354:	0000008c 	andeq	r0, r0, ip, lsl #1
    3358:	10a42303 	adcne	r2, r4, r3, lsl #6
    335c:	000f7b08 	andeq	r7, pc, r8, lsl #22
    3360:	01050300 	mrseq	r0, SP_abt
    3364:	0000008c 	andeq	r0, r0, ip, lsl #1
    3368:	10a82303 	adcne	r2, r8, r3, lsl #6
    336c:	003a0900 	eorseq	r0, sl, r0, lsl #18
    3370:	020e0000 	andeq	r0, lr, #0
    3374:	450a0000 	strmi	r0, [sl]
    3378:	03000000 	movweq	r0, #0
    337c:	0000450a 	andeq	r4, r0, sl, lsl #10
    3380:	450a0800 	strmi	r0, [sl, #-2048]	; 0x800
    3384:	06000000 	streq	r0, [r0], -r0
    3388:	0fa00b00 	svceq	0x00a00b00
    338c:	06030000 	streq	r0, [r3], -r0
    3390:	0000ab01 	andeq	sl, r0, r1, lsl #22
    3394:	02650c00 	rsbeq	r0, r5, #0
    3398:	81010000 	mrshi	r0, (UNDEF: 1)
    339c:	003a0101 	eorseq	r0, sl, r1, lsl #2
    33a0:	98ec0000 	stmials	ip!, {}^	; <UNPREDICTABLE>
    33a4:	99084000 	stmdbls	r8, {lr}
    33a8:	10174000 	andsne	r4, r7, r0
    33ac:	02560000 	subseq	r0, r6, #0
    33b0:	ee0d0000 	wor	wr0, wr13, wr0
    33b4:	01000000 	mrseq	r0, (UNDEF: 0)
    33b8:	003a0181 	eorseq	r0, sl, r1, lsl #3
    33bc:	91020000 	mrsls	r0, (UNDEF: 2)
    33c0:	06090e6c 	streq	r0, [r9], -ip, ror #28
    33c4:	83010000 	movwhi	r0, #4096	; 0x1000
    33c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    33cc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    33d0:	39010f00 	stmdbcc	r1, {r8, r9, sl, fp}
    33d4:	02000013 	andeq	r0, r0, #19
    33d8:	0081016e 	addeq	r0, r1, lr, ror #2
    33dc:	99080000 	stmdbls	r8, {}	; <UNPREDICTABLE>
    33e0:	9b484000 	blls	12133e8 <MV_CPU_LE+0x12133e7>
    33e4:	104f4000 	subne	r4, pc, r0
    33e8:	02e40000 	rsceq	r0, r4, #0
    33ec:	1e100000 	wxorne	wr0, wr0, wr0
    33f0:	0200000e 	andeq	r0, r0, #14
    33f4:	00003a6e 	andeq	r3, r0, lr, ror #20
    33f8:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    33fc:	000d2c10 	andeq	r2, sp, r0, lsl ip
    3400:	e46e0200 	strbt	r0, [lr], #-512	; 0x200
    3404:	02000002 	andeq	r0, r0, #2
    3408:	13115091 	tstne	r1, #145	; 0x91
    340c:	02000002 	andeq	r0, r0, #2
    3410:	00003a70 	andeq	r3, r0, r0, ror sl
    3414:	60910200 	addsvs	r0, r1, r0, lsl #4
    3418:	000d9111 	andeq	r9, sp, r1, lsl r1
    341c:	3a700200 	bcc	1c03c24 <MV_CPU_LE+0x1c03c23>
    3420:	02000000 	andeq	r0, r0, #0
    3424:	48115c91 	ldmdami	r1, {r0, r4, r7, sl, fp, ip, lr}
    3428:	02000007 	andeq	r0, r0, #7
    342c:	00003a70 	andeq	r3, r0, r0, ror sl
    3430:	58910200 	ldmpl	r1, {r9}
    3434:	00055d11 	andeq	r5, r5, r1, lsl sp
    3438:	3a700200 	bcc	1c03c40 <MV_CPU_LE+0x1c03c3f>
    343c:	02000000 	andeq	r0, r0, #0
    3440:	18116c91 	ldmdane	r1, {r0, r4, r7, sl, fp, sp, lr}
    3444:	0200000e 	andeq	r0, r0, #14
    3448:	00003a70 	andeq	r3, r0, r0, ror sl
    344c:	68910200 	ldmvs	r1, {r9}
    3450:	0013b911 	andseq	fp, r3, r1, lsl r9
    3454:	8c710200 	ldclhi	2, cr0, [r1]
    3458:	02000000 	andeq	r0, r0, #0
    345c:	05006491 	streq	r6, [r0, #-1169]	; 0x491
    3460:	00020e04 	andeq	r0, r2, r4, lsl #28
    3464:	4d010f00 	stcmi	15, cr0, [r1]
    3468:	02000013 	andeq	r0, r0, #19
    346c:	008101cf 	addeq	r0, r1, pc, asr #3
    3470:	9b480000 	blls	1203478 <MV_CPU_LE+0x1203477>
    3474:	a0ac4000 	adcge	r4, ip, r0
    3478:	10874000 	addne	r4, r7, r0
    347c:	03ce0000 	biceq	r0, lr, #0
    3480:	2c100000 	wldrbcs	wr0, [r0]
    3484:	0200000d 	andeq	r0, r0, #13
    3488:	0002e4cf 	andeq	lr, r2, pc, asr #9
    348c:	b4910300 	ldrlt	r0, [r1], #768	; 0x300
    3490:	055d117f 	ldrbeq	r1, [sp, #-383]	; 0x17f
    3494:	d1020000 	mrsle	r0, (UNDEF: 2)
    3498:	0000003a 	andeq	r0, r0, sl, lsr r0
    349c:	116c9102 	cmnne	ip, r2, lsl #2
    34a0:	000013b1 			; <UNDEFINED> instruction: 0x000013b1
    34a4:	003ad102 	eorseq	sp, sl, r2, lsl #2
    34a8:	91020000 	mrsls	r0, (UNDEF: 2)
    34ac:	10d11168 	sbcsne	r1, r1, r8, ror #2
    34b0:	d1020000 	mrsle	r0, (UNDEF: 2)
    34b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    34b8:	11489102 	cmpne	r8, r2, lsl #2
    34bc:	000010ec 	andeq	r1, r0, ip, ror #1
    34c0:	003ad102 	eorseq	sp, sl, r2, lsl #2
    34c4:	91030000 	mrsls	r0, (UNDEF: 3)
    34c8:	27117fbc 			; <UNDEFINED> instruction: 0x27117fbc
    34cc:	02000011 	andeq	r0, r0, #17
    34d0:	00003ad1 	ldrdeq	r3, [r0], -r1
    34d4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    34d8:	000d9111 	andeq	r9, sp, r1, lsl r1
    34dc:	3ad10200 	bcc	ff443ce4 <uiXorRegsMaskBackup+0xbf43291c>
    34e0:	02000000 	andeq	r0, r0, #0
    34e4:	48114491 	ldmdami	r1, {r0, r4, r7, sl, lr}
    34e8:	02000007 	andeq	r0, r0, #7
    34ec:	00003ad1 	ldrdeq	r3, [r0], -r1
    34f0:	40910200 	addsmi	r0, r1, r0, lsl #4
    34f4:	00106111 	andseq	r6, r0, r1, lsl r1
    34f8:	3ad10200 	bcc	ff443d00 <uiXorRegsMaskBackup+0xbf432938>
    34fc:	02000000 	andeq	r0, r0, #0
    3500:	18115091 	ldmdane	r1, {r0, r4, r7, ip, lr}
    3504:	0200000e 	andeq	r0, r0, #14
    3508:	00003ad1 	ldrdeq	r3, [r0], -r1
    350c:	60910200 	addsvs	r0, r1, r0, lsl #4
    3510:	0010c311 	andseq	ip, r0, r1, lsl r3
    3514:	3ad10200 	bcc	ff443d1c <uiXorRegsMaskBackup+0xbf432954>
    3518:	02000000 	andeq	r0, r0, #0
    351c:	cf114c91 	svcgt	0x00114c91
    3520:	02000001 	andeq	r0, r0, #1
    3524:	00003ad2 	ldrdeq	r3, [r0], -r2
    3528:	5c910200 	ldcpl	2, cr0, [r1], {0}
    352c:	00024f11 	andeq	r4, r2, r1, lsl pc
    3530:	3ad20200 	bcc	ff483d38 <uiXorRegsMaskBackup+0xbf472970>
    3534:	02000000 	andeq	r0, r0, #0
    3538:	13115891 	tstne	r1, #9502720	; 0x910000
    353c:	02000002 	andeq	r0, r0, #2
    3540:	00003ad2 	ldrdeq	r3, [r0], -r2
    3544:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    3548:	e1011200 	mrs	r1, R9_usr
    354c:	0200000f 	andeq	r0, r0, #15
    3550:	81010157 	tsthi	r1, r7, asr r1
    3554:	ac000000 	wstrbge	wr0, [r0]
    3558:	624000a0 	subvs	r0, r0, #160	; 0xa0
    355c:	c14000a3 	smlaltbgt	r0, r0, r3, r0	; <UNPREDICTABLE>
    3560:	65000010 	strvs	r0, [r0, #-16]
    3564:	0d000004 	wstrbeq	wr0, [r0, #-4]
    3568:	00000e1e 	andeq	r0, r0, lr, lsl lr
    356c:	3a015702 	bcc	5917c <MV_CPU_LE+0x5917b>
    3570:	02000000 	andeq	r0, r0, #0
    3574:	2c0d5491 	stccs	4, cr5, [sp], {145}	; 0x91
    3578:	0200000d 	andeq	r0, r0, #13
    357c:	02e40157 	rsceq	r0, r4, #-1073741803	; 0xc0000015
    3580:	91020000 	mrsls	r0, (UNDEF: 2)
    3584:	02130e50 	andseq	r0, r3, #1280	; 0x500
    3588:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    358c:	00003a01 	andeq	r3, r0, r1, lsl #20
    3590:	60910200 	addsvs	r0, r1, r0, lsl #4
    3594:	000d910e 	andeq	r9, sp, lr, lsl #2
    3598:	01590200 	cmpeq	r9, r0, lsl #4
    359c:	0000003a 	andeq	r0, r0, sl, lsr r0
    35a0:	0e5c9102 	wmacuzeq	wr9, wr12, wr2
    35a4:	00000748 	andeq	r0, r0, r8, asr #14
    35a8:	3a015902 	bcc	599b8 <MV_CPU_LE+0x599b7>
    35ac:	02000000 	andeq	r0, r0, #0
    35b0:	5d0e5891 	stcpl	8, cr5, [lr, #-580]	; 0xfffffdbc
    35b4:	02000005 	andeq	r0, r0, #5
    35b8:	003a0159 	eorseq	r0, sl, r9, asr r1
    35bc:	91020000 	mrsls	r0, (UNDEF: 2)
    35c0:	0e180e6c 	cdpeq	14, 1, cr0, cr8, cr12, {3}
    35c4:	59020000 	stmdbpl	r2, {}	; <UNPREDICTABLE>
    35c8:	00003a01 	andeq	r3, r0, r1, lsl #20
    35cc:	68910200 	ldmvs	r1, {r9}
    35d0:	0013b90e 	andseq	fp, r3, lr, lsl #18
    35d4:	015a0200 	cmpeq	sl, r0, lsl #4
    35d8:	0000008c 	andeq	r0, r0, ip, lsl #1
    35dc:	00649102 	rsbeq	r9, r4, r2, lsl #2
    35e0:	13250112 	teqne	r5, #-2147483644	; 0x80000004
    35e4:	c5020000 	strgt	r0, [r2]
    35e8:	00810101 	addeq	r0, r1, r1, lsl #2
    35ec:	a3640000 	cmnge	r4, #0
    35f0:	a7484000 	strbge	r4, [r8, -r0]
    35f4:	10f94000 	rscsne	r4, r9, r0
    35f8:	050c0000 	streq	r0, [ip]
    35fc:	1e0d0000 	worne	wr0, wr13, wr0
    3600:	0200000e 	andeq	r0, r0, #14
    3604:	003a01c5 	eorseq	r0, sl, r5, asr #3
    3608:	91020000 	mrsls	r0, (UNDEF: 2)
    360c:	0e5f0d44 	cdpeq	13, 5, cr0, cr15, cr4, {2}
    3610:	c5020000 	strgt	r0, [r2]
    3614:	00008c01 	andeq	r8, r0, r1, lsl #24
    3618:	40910200 	addsmi	r0, r1, r0, lsl #4
    361c:	000d2c0d 	andeq	r2, sp, sp, lsl #24
    3620:	01c50200 	biceq	r0, r5, r0, lsl #4
    3624:	000002e4 	andeq	r0, r0, r4, ror #5
    3628:	7fbc9103 	svcvc	0x00bc9103
    362c:	0002130e 	andeq	r1, r2, lr, lsl #6
    3630:	01c70200 	biceq	r0, r7, r0, lsl #4
    3634:	0000003a 	andeq	r0, r0, sl, lsr r0
    3638:	0e5c9102 	wmacuzeq	wr9, wr12, wr2
    363c:	0000055d 	andeq	r0, r0, sp, asr r5
    3640:	3a01c702 	bcc	75250 <MV_CPU_LE+0x7524f>
    3644:	02000000 	andeq	r0, r0, #0
    3648:	b10e6c91 			; <UNDEFINED> instruction: 0xb10e6c91
    364c:	02000013 	andeq	r0, r0, #19
    3650:	003a01c7 	eorseq	r0, sl, r7, asr #3
    3654:	91020000 	mrsls	r0, (UNDEF: 2)
    3658:	10610e68 	rsbne	r0, r1, r8, ror #28
    365c:	c7020000 	strgt	r0, [r2, -r0]
    3660:	00003a01 	andeq	r3, r0, r1, lsl #20
    3664:	60910200 	addsvs	r0, r1, r0, lsl #4
    3668:	0013600e 	andseq	r6, r3, lr
    366c:	01c80200 	biceq	r0, r8, r0, lsl #4
    3670:	0000050c 	andeq	r0, r0, ip, lsl #10
    3674:	0e4c9102 	wmacueq	wr9, wr12, wr2
    3678:	000013b9 			; <UNDEFINED> instruction: 0x000013b9
    367c:	8c01c902 	stchi	9, cr12, [r1], {2}
    3680:	02000000 	andeq	r0, r0, #0
    3684:	09006491 	stmdbeq	r0, {r0, r4, r7, sl, sp, lr}
    3688:	0000003a 	andeq	r0, r0, sl, lsr r0
    368c:	0000051c 	andeq	r0, r0, ip, lsl r5
    3690:	0000450a 	andeq	r4, r0, sl, lsl #10
    3694:	0c000300 	stceq	3, cr0, [r0], {0}
    3698:	00001374 	andeq	r1, r0, r4, ror r3
    369c:	01026702 	tsteq	r2, r2, lsl #14
    36a0:	00000081 	andeq	r0, r0, r1, lsl #1
    36a4:	4000a748 	andmi	sl, r0, r8, asr #14
    36a8:	4000ad06 	andmi	sl, r0, r6, lsl #26
    36ac:	00001133 	andeq	r1, r0, r3, lsr r1
    36b0:	000005fb 	strdeq	r0, [r0], -fp
    36b4:	00055d0d 	andeq	r5, r5, sp, lsl #26
    36b8:	02670200 	rsbeq	r0, r7, #0
    36bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    36c0:	0d4c9102 	wstrdeq	wr9, [ip, #-8]
    36c4:	00000e1e 	andeq	r0, r0, lr, lsl lr
    36c8:	3a026702 	bcc	9d2d8 <MV_CPU_LE+0x9d2d7>
    36cc:	02000000 	andeq	r0, r0, #0
    36d0:	5f0d4891 	svcpl	0x000d4891
    36d4:	0200000e 	andeq	r0, r0, #14
    36d8:	008c0267 	addeq	r0, ip, r7, ror #4
    36dc:	91020000 	mrsls	r0, (UNDEF: 2)
    36e0:	131e0d44 	tstne	lr, #4352	; 0x1100
    36e4:	67020000 	strvs	r0, [r2, -r0]
    36e8:	0000a502 	andeq	sl, r0, r2, lsl #10
    36ec:	40910200 	addsmi	r0, r1, r0, lsl #4
    36f0:	000d2c0d 	andeq	r2, sp, sp, lsl #24
    36f4:	02670200 	rsbeq	r0, r7, #0
    36f8:	000002e4 	andeq	r0, r0, r4, ror #5
    36fc:	0e009102 	wmululeq	wr9, wr0, wr2
    3700:	00000213 	andeq	r0, r0, r3, lsl r2
    3704:	3a026902 	bcc	9db14 <MV_CPU_LE+0x9db13>
    3708:	02000000 	andeq	r0, r0, #0
    370c:	69136c91 	ldmdbvs	r3, {r0, r4, r7, sl, fp, sp, lr}
    3710:	02690200 	rsbeq	r0, r9, #0
    3714:	0000003a 	andeq	r0, r0, sl, lsr r0
    3718:	0e689102 	wmacseq	wr9, wr8, wr2
    371c:	000010d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    3720:	3a026902 	bcc	9db30 <MV_CPU_LE+0x9db2f>
    3724:	02000000 	andeq	r0, r0, #0
    3728:	480e5091 	stmdami	lr, {r0, r4, r7, ip, lr}
    372c:	02000007 	andeq	r0, r0, #7
    3730:	003a0269 	eorseq	r0, sl, r9, ror #4
    3734:	91020000 	mrsls	r0, (UNDEF: 2)
    3738:	0d910e64 	ldceq	14, cr0, [r1, #400]	; 0x190
    373c:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    3740:	00003a02 	andeq	r3, r0, r2, lsl #20
    3744:	60910200 	addsvs	r0, r1, r0, lsl #4
    3748:	00136b0e 	andseq	r6, r3, lr, lsl #22
    374c:	02690200 	rsbeq	r0, r9, #0
    3750:	0000003a 	andeq	r0, r0, sl, lsr r0
    3754:	0e5c9102 	wmacuzeq	wr9, wr12, wr2
    3758:	00001061 	andeq	r1, r0, r1, rrx
    375c:	3a026902 	bcc	9db6c <MV_CPU_LE+0x9db6b>
    3760:	02000000 	andeq	r0, r0, #0
    3764:	180e5491 	stmdane	lr, {r0, r4, r7, sl, ip, lr}
    3768:	0200000e 	andeq	r0, r0, #14
    376c:	003a0269 	eorseq	r0, sl, r9, ror #4
    3770:	91020000 	mrsls	r0, (UNDEF: 2)
    3774:	53090058 	movwpl	r0, #36952	; 0x9058
    3778:	11000000 	mrsne	r0, (UNDEF: 0)
    377c:	0a000006 	beq	379c <MV_CPU_LE+0x379b>
    3780:	00000045 	andeq	r0, r0, r5, asr #32
    3784:	00450a0f 	subeq	r0, r5, pc, lsl #20
    3788:	00030000 	andeq	r0, r3, r0
    378c:	00015414 	andeq	r5, r1, r4, lsl r4
    3790:	fb5d0200 	blx	1743f9a <MV_CPU_LE+0x1743f99>
    3794:	01000005 	tsteq	r0, r5
    3798:	0d1a1401 	ldceq	4, cr1, [sl, #-4]
    379c:	61020000 	mrsvs	r0, (UNDEF: 2)
    37a0:	0000050c 	andeq	r0, r0, ip, lsl #10
    37a4:	eb140101 	bl	503bb0 <MV_CPU_LE+0x503baf>
    37a8:	0200000c 	andeq	r0, r0, #12
    37ac:	00050c62 	andeq	r0, r5, r2, ror #24
    37b0:	09010100 	stmdbeq	r1, {r8}
    37b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    37b8:	0000064e 	andeq	r0, r0, lr, asr #12
    37bc:	0000450a 	andeq	r4, r0, sl, lsl #10
    37c0:	450a0100 	strmi	r0, [sl, #-256]	; 0x100
    37c4:	03000000 	movweq	r0, #0
    37c8:	0e4f1400 	cdpeq	4, 4, cr1, cr15, cr0, {0}
    37cc:	64020000 	strvs	r0, [r2]
    37d0:	00000638 	andeq	r0, r0, r8, lsr r6
    37d4:	54140101 	ldrpl	r0, [r4], #-257	; 0x101
    37d8:	02000001 	andeq	r0, r0, #1
    37dc:	0005fb5d 	andeq	pc, r5, sp, asr fp	; <UNPREDICTABLE>
    37e0:	14010100 	strne	r0, [r1], #-256	; 0x100
    37e4:	00000d1a 	andeq	r0, r0, sl, lsl sp
    37e8:	050c6102 	streq	r6, [ip, #-258]	; 0x102
    37ec:	01010000 	mrseq	r0, (UNDEF: 1)
    37f0:	000ceb14 	andeq	lr, ip, r4, lsl fp
    37f4:	0c620200 	stcleq	2, cr0, [r2]
    37f8:	01000005 	tsteq	r0, r5
    37fc:	0e4f1401 	cdpeq	4, 4, cr1, cr15, cr1, {0}
    3800:	64020000 	strvs	r0, [r2]
    3804:	00000638 	andeq	r0, r0, r8, lsr r6
    3808:	29000101 	stmdbcs	r0, {r0, r8}
    380c:	02000007 	andeq	r0, r0, #7
    3810:	000bfd00 	andeq	pc, fp, r0, lsl #26
    3814:	11010400 	tstne	r1, r0, lsl #8
    3818:	01000004 	tsteq	r0, r4
    381c:	000015ce 	andeq	r1, r0, lr, asr #11
    3820:	00000db2 			; <UNDEFINED> instruction: 0x00000db2
    3824:	4000ad08 	andmi	sl, r0, r8, lsl #26
    3828:	4000b7b4 			; <UNDEFINED> instruction: 0x4000b7b4
    382c:	000013ad 	andeq	r1, r0, sp, lsr #7
    3830:	77080102 	strvc	r0, [r8, -r2, lsl #2]
    3834:	02000003 	andeq	r0, r0, #3
    3838:	036e0801 	cmneq	lr, #65536	; 0x10000
    383c:	04030000 	streq	r0, [r3]
    3840:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    3844:	04450400 	strbeq	r0, [r5], #-1024	; 0x400
    3848:	ab010000 	blge	43850 <MV_CPU_LE+0x4384f>
    384c:	00000045 	andeq	r0, r0, r5, asr #32
    3850:	5f070402 	svcpl	0x00070402
    3854:	02000000 	andeq	r0, r0, #0
    3858:	022d0502 	eoreq	r0, sp, #8388608	; 0x800000
    385c:	02020000 	andeq	r0, r2, #0
    3860:	00020007 	andeq	r0, r2, r7
    3864:	05080200 	streq	r0, [r8, #-512]	; 0x200
    3868:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    386c:	55070802 	strpl	r0, [r7, #-2050]	; 0x802
    3870:	02000000 	andeq	r0, r0, #0
    3874:	00a40504 	adceq	r0, r4, r4, lsl #10
    3878:	04020000 	streq	r0, [r2]
    387c:	00005a07 	andeq	r5, r0, r7, lsl #20
    3880:	06b80400 	ldrteq	r0, [r8], r0, lsl #8
    3884:	bb010000 	bllt	4388c <MV_CPU_LE+0x4388b>
    3888:	00000033 	andeq	r0, r0, r3, lsr r0
    388c:	00019104 	andeq	r9, r1, r4, lsl #2
    3890:	33bc0100 			; <UNDEFINED> instruction: 0x33bc0100
    3894:	02000000 	andeq	r0, r0, #0
    3898:	03020404 	movweq	r0, #9220	; 0x2404
    389c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    38a0:	0003f704 	andeq	pc, r3, r4, lsl #14
    38a4:	0d630500 	stcleq	5, cr0, [r3]
    38a8:	082c0000 	stmdaeq	ip!, {}	; <UNPREDICTABLE>
    38ac:	01e1f003 	mvneq	pc, r3
    38b0:	fa060000 	blx	1838b8 <MV_CPU_LE+0x1838b7>
    38b4:	0300000c 	movweq	r0, #12
    38b8:	00003af1 	strdeq	r3, [r0], -r1
    38bc:	00230200 	eoreq	r0, r3, r0, lsl #4
    38c0:	0002d806 	andeq	sp, r2, r6, lsl #16
    38c4:	3af20300 	bcc	ffc844cc <uiXorRegsMaskBackup+0xbfc73104>
    38c8:	02000000 	andeq	r0, r0, #0
    38cc:	ce060423 	cdpgt	4, 0, cr0, cr6, cr3, {1}
    38d0:	0300000e 	movweq	r0, #14
    38d4:	00003af3 	strdeq	r3, [r0], -r3	; <UNPREDICTABLE>
    38d8:	08230200 	stmdaeq	r3!, {r9}
    38dc:	000f6a06 	andeq	r6, pc, r6, lsl #20
    38e0:	3af40300 	bcc	ffd044e8 <uiXorRegsMaskBackup+0xbfcf3120>
    38e4:	02000000 	andeq	r0, r0, #0
    38e8:	c8060c23 	stmdagt	r6, {r0, r1, r5, sl, fp}
    38ec:	0300000f 	movweq	r0, #15
    38f0:	00003af5 	strdeq	r3, [r0], -r5
    38f4:	10230200 	eorne	r0, r3, r0, lsl #4
    38f8:	00000006 	andeq	r0, r0, r6
    38fc:	3af60300 	bcc	ffd84504 <uiXorRegsMaskBackup+0xbfd7313c>
    3900:	02000000 	andeq	r0, r0, #0
    3904:	30061423 	andcc	r1, r6, r3, lsr #8
    3908:	03000009 	movweq	r0, #9
    390c:	00003af7 	strdeq	r3, [r0], -r7
    3910:	18230200 	stmdane	r3!, {r9}
    3914:	000e7f06 	andeq	r7, lr, r6, lsl #30
    3918:	e1f80300 	mvns	r0, r0, lsl #6
    391c:	02000001 	andeq	r0, r0, #1
    3920:	37061c23 	strcc	r1, [r6, -r3, lsr #24]
    3924:	0300000f 	movweq	r0, #15
    3928:	0001e1f9 	strdeq	lr, [r1], -r9
    392c:	8c230300 	stchi	3, cr0, [r3]
    3930:	0d560608 	ldcleq	6, cr0, [r6, #-32]	; 0xffffffe0
    3934:	fa030000 	blx	c393c <MV_CPU_LE+0xc393b>
    3938:	0000003a 	andeq	r0, r0, sl, lsr r0
    393c:	0ffc2303 	svceq	0x00fc2303
    3940:	000cbb06 	andeq	fp, ip, r6, lsl #22
    3944:	3afb0300 	bcc	ffec454c <uiXorRegsMaskBackup+0xbfeb3184>
    3948:	03000000 	movweq	r0, #0
    394c:	06108023 	ldreq	r8, [r0], -r3, lsr #32
    3950:	00000f2a 	andeq	r0, r0, sl, lsr #30
    3954:	003afc03 	eorseq	pc, sl, r3, lsl #24
    3958:	23030000 	movwcs	r0, #12288	; 0x3000
    395c:	ae061084 	wmergege	wr1, wr6, wr4, #0
    3960:	0300000e 	movweq	r0, #14
    3964:	00003afd 	strdeq	r3, [r0], -sp
    3968:	88230300 	stmdahi	r3!, {r8, r9}
    396c:	0e730610 	mrceq	6, 3, r0, cr3, cr0, {0}
    3970:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    3974:	0000003a 	andeq	r0, r0, sl, lsr r0
    3978:	108c2303 	addne	r2, ip, r3, lsl #6
    397c:	000e3406 	andeq	r3, lr, r6, lsl #8
    3980:	3aff0300 	bcc	fffc4588 <uiXorRegsMaskBackup+0xbffb31c0>
    3984:	03000000 	movweq	r0, #0
    3988:	07109023 	ldreq	r9, [r0, -r3, lsr #32]
    398c:	0000050d 	andeq	r0, r0, sp, lsl #10
    3990:	3a010003 	bcc	439a4 <MV_CPU_LE+0x439a3>
    3994:	03000000 	movweq	r0, #0
    3998:	07109423 	ldreq	r9, [r0, -r3, lsr #8]
    399c:	00000afb 	strdeq	r0, [r0], -fp
    39a0:	3a010103 	bcc	43db4 <MV_CPU_LE+0x43db3>
    39a4:	03000000 	movweq	r0, #0
    39a8:	07109823 	ldreq	r9, [r0, -r3, lsr #16]
    39ac:	00000e0f 	andeq	r0, r0, pc, lsl #28
    39b0:	3a010203 	bcc	441c4 <MV_CPU_LE+0x441c3>
    39b4:	03000000 	movweq	r0, #0
    39b8:	07109c23 	ldreq	r9, [r0, -r3, lsr #24]
    39bc:	00000ec4 	andeq	r0, r0, r4, asr #29
    39c0:	81010303 	tsthi	r1, r3, lsl #6
    39c4:	03000000 	movweq	r0, #0
    39c8:	0710a023 	ldreq	sl, [r0, -r3, lsr #32]
    39cc:	00000d9f 	muleq	r0, pc, sp	; <UNPREDICTABLE>
    39d0:	81010403 	tsthi	r1, r3, lsl #8
    39d4:	03000000 	movweq	r0, #0
    39d8:	0710a423 	ldreq	sl, [r0, -r3, lsr #8]
    39dc:	00000f7b 	andeq	r0, r0, fp, ror pc
    39e0:	81010503 	tsthi	r1, r3, lsl #10
    39e4:	03000000 	movweq	r0, #0
    39e8:	0010a823 	andseq	sl, r0, r3, lsr #16
    39ec:	00003a08 	andeq	r3, r0, r8, lsl #20
    39f0:	0001fd00 	andeq	pc, r1, r0, lsl #26
    39f4:	00450900 	subeq	r0, r5, r0, lsl #18
    39f8:	09030000 	stmdbeq	r3, {}	; <UNPREDICTABLE>
    39fc:	00000045 	andeq	r0, r0, r5, asr #32
    3a00:	00450908 	subeq	r0, r5, r8, lsl #18
    3a04:	00060000 	andeq	r0, r6, r0
    3a08:	000fa00a 	andeq	sl, pc, sl
    3a0c:	01060300 	mrseq	r0, LR_und
    3a10:	0000009a 	muleq	r0, sl, r0
    3a14:	0012730b 	andseq	r7, r2, fp, lsl #6
    3a18:	6e040100 	wmululvs	wr0, wr4, wr0
    3a1c:	00000228 	andeq	r0, r0, r8, lsr #4
    3a20:	0013170c 	andseq	r1, r3, ip, lsl #14
    3a24:	fb0c0000 	blx	303a2e <MV_CPU_LE+0x303a2d>
    3a28:	01000011 	tsteq	r0, r1, lsl r0
    3a2c:	0012a00c 	andseq	sl, r2, ip
    3a30:	04000200 	streq	r0, [r0], #-512	; 0x200
    3a34:	0000161d 	andeq	r1, r0, sp, lsl r6
    3a38:	02097204 	andeq	r7, r9, #1073741824	; 0x40000000
    3a3c:	4c0b0000 	wstrbmi	wr0, [fp]
    3a40:	01000015 	tsteq	r0, r5, lsl r0
    3a44:	02587c04 	subseq	r7, r8, #1024	; 0x400
    3a48:	d80c0000 	stmdale	ip, {}	; <UNPREDICTABLE>
    3a4c:	00000013 	andeq	r0, r0, r3, lsl r0
    3a50:	0015060c 	andseq	r0, r5, ip, lsl #12
    3a54:	660c0100 	strvs	r0, [ip], -r0, lsl #2
    3a58:	02000015 	andeq	r0, r0, #21
    3a5c:	0014850c 	andseq	r8, r4, ip, lsl #10
    3a60:	04000300 	streq	r0, [r0], #-768	; 0x300
    3a64:	000015e3 	andeq	r1, r0, r3, ror #11
    3a68:	02338104 	eorseq	r8, r3, #1
    3a6c:	bb0b0000 	bllt	2c3a74 <MV_CPU_LE+0x2c3a73>
    3a70:	0100000e 	tsteq	r0, lr
    3a74:	02888604 	addeq	r8, r8, #4194304	; 0x400000
    3a78:	6f0c0000 	svcvs	0x000c0000
    3a7c:	0000000d 	andeq	r0, r0, sp
    3a80:	000f100c 	andeq	r1, pc, ip
    3a84:	a40c0100 	strge	r0, [ip], #-256	; 0x100
    3a88:	0200000e 	andeq	r0, r0, #14
    3a8c:	000edd0c 	andeq	sp, lr, ip, lsl #26
    3a90:	04000300 	streq	r0, [r0], #-768	; 0x300
    3a94:	00001468 	andeq	r1, r0, r8, ror #8
    3a98:	02638b04 	rsbeq	r8, r3, #4096	; 0x1000
    3a9c:	e10d0000 	mrs	r0, (UNDEF: 13)
    3aa0:	14000013 	strne	r0, [r0], #-19
    3aa4:	02e6dd04 	rsceq	sp, r6, #256	; 0x100
    3aa8:	29060000 	stmdbcs	r6, {}	; <UNPREDICTABLE>
    3aac:	04000016 	streq	r0, [r0], #-22
    3ab0:	00003ade 	ldrdeq	r3, [r0], -lr
    3ab4:	00230200 	eoreq	r0, r3, r0, lsl #4
    3ab8:	00073306 	andeq	r3, r7, r6, lsl #6
    3abc:	3adf0400 	bcc	ff7c4ac4 <uiXorRegsMaskBackup+0xbf7b36fc>
    3ac0:	02000000 	andeq	r0, r0, #0
    3ac4:	bf060423 	svclt	0x00060423
    3ac8:	04000015 	streq	r0, [r0], #-21
    3acc:	000081e0 	andeq	r8, r0, r0, ror #3
    3ad0:	08230200 	stmdaeq	r3!, {r9}
    3ad4:	0013ce06 	andseq	ip, r3, r6, lsl #28
    3ad8:	3ae10400 	bcc	ff844ae0 <uiXorRegsMaskBackup+0xbf833718>
    3adc:	02000000 	andeq	r0, r0, #0
    3ae0:	f2060c23 			; <UNDEFINED> instruction: 0xf2060c23
    3ae4:	04000013 	streq	r0, [r0], #-19
    3ae8:	00003ae2 	andeq	r3, r0, r2, ror #21
    3aec:	10230200 	eorne	r0, r3, r0, lsl #4
    3af0:	163f0400 	ldrtne	r0, [pc], -r0, lsl #8
    3af4:	e3040000 	movw	r0, #16384	; 0x4000
    3af8:	00000293 	muleq	r0, r3, r2
    3afc:	00165a0b 	andseq	r5, r6, fp, lsl #20
    3b00:	e5040100 	str	r0, [r4, #-256]	; 0x100
    3b04:	0000033a 	andeq	r0, r0, sl, lsr r3
    3b08:	00156f0c 	andseq	r6, r5, ip, lsl #30
    3b0c:	790c0000 	stmdbvc	ip, {}	; <UNPREDICTABLE>
    3b10:	01000015 	tsteq	r0, r5, lsl r0
    3b14:	0015830c 	andseq	r8, r5, ip, lsl #6
    3b18:	8d0c0200 	stchi	2, cr0, [ip]
    3b1c:	03000015 	movweq	r0, #21
    3b20:	0015970c 	andseq	r9, r5, ip, lsl #14
    3b24:	a10c0400 	tstge	ip, r0, lsl #8
    3b28:	05000015 	streq	r0, [r0, #-21]
    3b2c:	0015ab0c 	andseq	sl, r5, ip, lsl #22
    3b30:	b50c0600 	strlt	r0, [ip, #-1536]	; 0x600
    3b34:	07000015 	smladeq	r0, r5, r0, r0
    3b38:	0014f90c 	andseq	pc, r4, ip, lsl #18
    3b3c:	c90c0800 	stmdbgt	ip, {fp}
    3b40:	09000014 	stmdbeq	r0, {r2, r4}
    3b44:	14900400 	ldrne	r0, [r0], #1024	; 0x400
    3b48:	f0040000 			; <UNDEFINED> instruction: 0xf0040000
    3b4c:	000002f1 	strdeq	r0, [r0], -r1
    3b50:	0002650e 	andeq	r6, r2, lr, lsl #10
    3b54:	01810100 	orreq	r0, r1, r0, lsl #2
    3b58:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b5c:	00ad0800 	adceq	r0, sp, r0, lsl #16
    3b60:	00ad2440 	adceq	r2, sp, r0, asr #8
    3b64:	00116d40 	andseq	r6, r1, r0, asr #26
    3b68:	00038100 	andeq	r8, r3, r0, lsl #2
    3b6c:	00ee0f00 	rsceq	r0, lr, r0, lsl #30
    3b70:	81010000 	mrshi	r0, (UNDEF: 1)
    3b74:	00003a01 	andeq	r3, r0, r1, lsl #20
    3b78:	6c910200 	ldcvs	2, cr0, [r1], {0}
    3b7c:	00060910 	andeq	r0, r6, r0, lsl r9
    3b80:	01830100 	orreq	r0, r3, r0, lsl #2
    3b84:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b88:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3b8c:	145b0111 	ldrbne	r0, [fp], #-273	; 0x111
    3b90:	4e020000 	wormi	wr0, wr2, wr0
    3b94:	00ad2401 	adceq	r2, sp, r1, lsl #8
    3b98:	00af2c40 	adceq	r2, pc, r0, asr #24
    3b9c:	0011a540 	andseq	sl, r1, r0, asr #10
    3ba0:	0003e000 	andeq	lr, r3, r0
    3ba4:	0d2c1200 	stceq	2, cr1, [ip]
    3ba8:	4e020000 	wormi	wr0, wr2, wr0
    3bac:	000003e0 	andeq	r0, r0, r0, ror #7
    3bb0:	13649102 	cmnne	r4, #-2147483648	; 0x80000000
    3bb4:	00000213 	andeq	r0, r0, r3, lsl r2
    3bb8:	003a5002 	eorseq	r5, sl, r2
    3bbc:	91020000 	mrsls	r0, (UNDEF: 2)
    3bc0:	69751474 	ldmdbvs	r5!, {r2, r4, r5, r6, sl, ip}^
    3bc4:	3a500200 	bcc	14043cc <MV_CPU_LE+0x14043cb>
    3bc8:	02000000 	andeq	r0, r0, #0
    3bcc:	eb137091 	bl	4dfe18 <MV_CPU_LE+0x4dfe17>
    3bd0:	02000013 	andeq	r0, r0, #19
    3bd4:	00003a50 	andeq	r3, r0, r0, asr sl
    3bd8:	6c910200 	ldcvs	2, cr0, [r1], {0}
    3bdc:	0002ce13 	andeq	ip, r2, r3, lsl lr
    3be0:	3a500200 	bcc	14043e8 <MV_CPU_LE+0x14043e7>
    3be4:	02000000 	andeq	r0, r0, #0
    3be8:	15006891 	strne	r6, [r0, #-2193]	; 0x891
    3bec:	0001fd04 	andeq	pc, r1, r4, lsl #26
    3bf0:	57011100 	strpl	r1, [r1, -r0, lsl #2]
    3bf4:	02000015 	andeq	r0, r0, #21
    3bf8:	af2c0187 	svcge	0x002c0187
    3bfc:	afd44000 	svcge	0x00d44000
    3c00:	11dd4000 	bicsne	r4, sp, r0
    3c04:	040d0000 	streq	r0, [sp]
    3c08:	75140000 	ldrvc	r0, [r4]
    3c0c:	89020069 	stmdbhi	r2, {r0, r3, r5, r6}
    3c10:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c14:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3c18:	16100111 			; <UNDEFINED> instruction: 0x16100111
    3c1c:	a3020000 	movwge	r0, #8192	; 0x2000
    3c20:	00afd401 	adceq	sp, pc, r1, lsl #8
    3c24:	00b01440 	adcseq	r1, r0, r0, asr #8
    3c28:	00121540 	andseq	r1, r2, r0, asr #10
    3c2c:	00044100 	andeq	r4, r4, r0, lsl #2
    3c30:	15281200 	strne	r1, [r8, #-512]!	; 0x200
    3c34:	a3020000 	movwge	r0, #8192	; 0x2000
    3c38:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c3c:	146c9102 	strbtne	r9, [ip], #-258	; 0x102
    3c40:	a5020069 	strge	r0, [r2, #-105]	; 0x69
    3c44:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c48:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3c4c:	144e0116 	strbne	r0, [lr], #-278	; 0x116
    3c50:	c6020000 	strgt	r0, [r2], -r0
    3c54:	00007601 	andeq	r7, r0, r1, lsl #12
    3c58:	00b01400 	adcseq	r1, r0, r0, lsl #8
    3c5c:	00b07e40 	adcseq	r7, r0, r0, asr #28
    3c60:	00124d40 	andseq	r4, r2, r0, asr #26
    3c64:	00048900 	andeq	r8, r4, r0, lsl #18
    3c68:	12d91200 	sbcsne	r1, r9, #0
    3c6c:	c6020000 	strgt	r0, [r2], -r0
    3c70:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c74:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    3c78:	00001533 	andeq	r1, r0, r3, lsr r5
    3c7c:	003ac602 	eorseq	ip, sl, r2, lsl #12
    3c80:	91020000 	mrsls	r0, (UNDEF: 2)
    3c84:	13fd1368 	mvnsne	r1, #-1610612735	; 0xa0000001
    3c88:	c8020000 	stmdagt	r2, {}	; <UNPREDICTABLE>
    3c8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c90:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3c94:	14d70116 	ldrbne	r0, [r7], #278	; 0x116
    3c98:	e2020000 	and	r0, r2, #0
    3c9c:	00007601 	andeq	r7, r0, r1, lsl #12
    3ca0:	00b08000 	adcseq	r8, r0, r0
    3ca4:	00b22a40 	adcseq	r2, r2, r0, asr #20
    3ca8:	00128540 	andseq	r8, r2, r0, asr #10
    3cac:	0004df00 	andeq	sp, r4, r0, lsl #30
    3cb0:	12d91200 	sbcsne	r1, r9, #0
    3cb4:	e2020000 	and	r0, r2, #0
    3cb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cbc:	126c9102 	rsbne	r9, ip, #-2147483648	; 0x80000000
    3cc0:	0000151a 	andeq	r1, r0, sl, lsl r5
    3cc4:	04dfe202 	ldrbeq	lr, [pc], #514	; 3ccc <MV_CPU_LE+0x3ccb>
    3cc8:	91020000 	mrsls	r0, (UNDEF: 2)
    3ccc:	13c31368 	bicne	r1, r3, #-1610612735	; 0xa0000001
    3cd0:	e4020000 	str	r0, [r2]
    3cd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3cd8:	13709102 	cmnne	r0, #-2147483648	; 0x80000000
    3cdc:	000006f6 	strdeq	r0, [r0], -r6
    3ce0:	003ae502 	eorseq	lr, sl, r2, lsl #10
    3ce4:	91020000 	mrsls	r0, (UNDEF: 2)
    3ce8:	04150074 	ldreq	r0, [r5], #-116	; 0x74
    3cec:	000002e6 	andeq	r0, r0, r6, ror #5
    3cf0:	15ee0117 	strbne	r0, [lr, #279]!	; 0x117
    3cf4:	3b020000 	blcc	83cfc <MV_CPU_LE+0x83cfb>
    3cf8:	003a0101 	eorseq	r0, sl, r1, lsl #2
    3cfc:	b22c0000 	eorlt	r0, ip, #0
    3d00:	b2524000 	subslt	r4, r2, #0
    3d04:	12bd4000 	adcsne	r4, sp, #0
    3d08:	05220000 	streq	r0, [r2]!
    3d0c:	d90f0000 	stmdble	pc, {}	; <UNPREDICTABLE>
    3d10:	02000012 	andeq	r0, r0, #18
    3d14:	003a013b 	eorseq	r0, sl, fp, lsr r1
    3d18:	91020000 	mrsls	r0, (UNDEF: 2)
    3d1c:	14a70f74 	strtne	r0, [r7], #3956	; 0xf74
    3d20:	3b020000 	blcc	83d28 <MV_CPU_LE+0x83d27>
    3d24:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d28:	70910200 	addsvc	r0, r1, r0, lsl #4
    3d2c:	03011700 	movweq	r1, #5888	; 0x1700
    3d30:	02000016 	andeq	r0, r0, #22
    3d34:	76010151 			; <UNDEFINED> instruction: 0x76010151
    3d38:	54000000 	strpl	r0, [r0]
    3d3c:	684000b2 	stmdavs	r0, {r1, r4, r5, r7}^
    3d40:	f54000b3 			; <UNDEFINED> instruction: 0xf54000b3
    3d44:	9b000012 	blls	3d94 <MV_CPU_LE+0x3d93>
    3d48:	0f000005 	svceq	0x00000005
    3d4c:	000012d9 	ldrdeq	r1, [r0], -r9
    3d50:	3a015102 	bcc	58160 <MV_CPU_LE+0x5815f>
    3d54:	02000000 	andeq	r0, r0, #0
    3d58:	060f6c91 			; <UNDEFINED> instruction: 0x060f6c91
    3d5c:	02000014 	andeq	r0, r0, #20
    3d60:	003a0151 	eorseq	r0, sl, r1, asr r1
    3d64:	91020000 	mrsls	r0, (UNDEF: 2)
    3d68:	07330f68 	ldreq	r0, [r3, -r8, ror #30]!
    3d6c:	51020000 	mrspl	r0, (UNDEF: 2)
    3d70:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d74:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    3d78:	00143b0f 	andseq	r3, r4, pc, lsl #22
    3d7c:	01510200 	cmpeq	r1, r0, lsl #4
    3d80:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d84:	0f609102 	svceq	0x00609102
    3d88:	0000140f 	andeq	r1, r0, pc, lsl #8
    3d8c:	3a015102 	bcc	5819c <MV_CPU_LE+0x5819b>
    3d90:	02000000 	andeq	r0, r0, #0
    3d94:	f6100091 			; <UNDEFINED> instruction: 0xf6100091
    3d98:	02000006 	andeq	r0, r0, #6
    3d9c:	003a0153 	eorseq	r0, sl, r3, asr r1
    3da0:	91020000 	mrsls	r0, (UNDEF: 2)
    3da4:	01170074 	tsteq	r7, r4, ror r0
    3da8:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    3dac:	0101a602 	tsteq	r1, r2, lsl #12
    3db0:	00000076 	andeq	r0, r0, r6, ror r0
    3db4:	4000b368 	andmi	fp, r0, r8, ror #6
    3db8:	4000b49c 	mulmi	r0, ip, r4
    3dbc:	0000132d 	andeq	r1, r0, sp, lsr #6
    3dc0:	000005f6 	strdeq	r0, [r0], -r6
    3dc4:	0012d90f 	andseq	sp, r2, pc, lsl #18
    3dc8:	01a60200 			; <UNDEFINED> instruction: 0x01a60200
    3dcc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3dd0:	0f6c9102 	svceq	0x006c9102
    3dd4:	000014ac 	andeq	r1, r0, ip, lsr #9
    3dd8:	2801a602 	stmdacs	r1, {r1, r9, sl, sp, pc}
    3ddc:	02000002 	andeq	r0, r0, #2
    3de0:	0e0f6b91 	vmoveq.32	d31[0], r6
    3de4:	02000015 	andeq	r0, r0, #21
    3de8:	003a01a6 	eorseq	r0, sl, r6, lsr #3
    3dec:	91020000 	mrsls	r0, (UNDEF: 2)
    3df0:	06f61064 	ldrbteq	r1, [r6], r4, rrx
    3df4:	a8020000 	stmdage	r2, {}	; <UNPREDICTABLE>
    3df8:	00003a01 	andeq	r3, r0, r1, lsl #20
    3dfc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    3e00:	31011700 	tstcc	r1, r0, lsl #14
    3e04:	02000016 	andeq	r0, r0, #22
    3e08:	88010200 	stmdahi	r1, {r9}
    3e0c:	9c000002 	wstrbls	wr0, [r0], #-2
    3e10:	084000b4 	stmdaeq	r0, {r2, r4, r5, r7}^
    3e14:	654000b5 	strbvs	r0, [r0, #-181]	; 0xb5
    3e18:	33000013 	movwcc	r0, #19
    3e1c:	0f000006 	svceq	0x00000006
    3e20:	000012d9 	ldrdeq	r1, [r0], -r9
    3e24:	3a020002 	bcc	83e34 <MV_CPU_LE+0x83e33>
    3e28:	02000000 	andeq	r0, r0, #0
    3e2c:	21106c91 			; <UNDEFINED> instruction: 0x21106c91
    3e30:	02000014 	andeq	r0, r0, #20
    3e34:	003a0202 	eorseq	r0, sl, r2, lsl #4
    3e38:	91020000 	mrsls	r0, (UNDEF: 2)
    3e3c:	01170074 	tsteq	r7, r4, ror r0
    3e40:	0000164a 	andeq	r1, r0, sl, asr #12
    3e44:	01023002 	tsteq	r2, r2
    3e48:	00000076 	andeq	r0, r0, r6, ror r0
    3e4c:	4000b508 	andmi	fp, r0, r8, lsl #10
    3e50:	4000b66e 	andmi	fp, r0, lr, ror #12
    3e54:	0000139d 	muleq	r0, sp, r3
    3e58:	0000067f 	andeq	r0, r0, pc, ror r6
    3e5c:	0012d90f 	andseq	sp, r2, pc, lsl #18
    3e60:	02300200 	eorseq	r0, r0, #0
    3e64:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e68:	0f6c9102 	svceq	0x006c9102
    3e6c:	000008de 	ldrdeq	r0, [r0], -lr
    3e70:	58023002 	stmdapl	r2, {r1, ip, sp}
    3e74:	02000002 	andeq	r0, r0, #2
    3e78:	21106b91 			; <UNDEFINED> instruction: 0x21106b91
    3e7c:	02000014 	andeq	r0, r0, #20
    3e80:	02880232 	addeq	r0, r8, #536870915	; 0x20000003
    3e84:	91020000 	mrsls	r0, (UNDEF: 2)
    3e88:	01170077 	tsteq	r7, r7, ror r0
    3e8c:	0000153b 	andeq	r1, r0, fp, lsr r5
    3e90:	01027802 	tsteq	r2, r2, lsl #16
    3e94:	00000076 	andeq	r0, r0, r6, ror r0
    3e98:	4000b670 	andmi	fp, r0, r0, ror r6
    3e9c:	4000b7b4 			; <UNDEFINED> instruction: 0x4000b7b4
    3ea0:	000013d5 	ldrdeq	r1, [r0], -r5
    3ea4:	000006e9 	andeq	r0, r0, r9, ror #13
    3ea8:	0012d90f 	andseq	sp, r2, pc, lsl #18
    3eac:	02780200 	rsbseq	r0, r8, #0
    3eb0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3eb4:	0f6c9102 	svceq	0x006c9102
    3eb8:	000014c2 	andeq	r1, r0, r2, asr #9
    3ebc:	3a027802 	bcc	a1ecc <MV_CPU_LE+0xa1ecb>
    3ec0:	02000003 	andeq	r0, r0, #3
    3ec4:	1a0f6b91 	bne	3ded10 <MV_CPU_LE+0x3ded0f>
    3ec8:	02000014 	andeq	r0, r0, #20
    3ecc:	003a0278 	eorseq	r0, sl, r8, ror r2
    3ed0:	91020000 	mrsls	r0, (UNDEF: 2)
    3ed4:	14470f64 	strbne	r0, [r7], #-3940	; 0xf64
    3ed8:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    3edc:	00008102 	andeq	r8, r0, r2, lsl #2
    3ee0:	60910200 	addsvs	r0, r1, r0, lsl #4
    3ee4:	0006f610 	andeq	pc, r6, r0, lsl r6	; <UNPREDICTABLE>
    3ee8:	027a0200 	rsbseq	r0, sl, #0
    3eec:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ef0:	00749102 	rsbseq	r9, r4, r2, lsl #2
    3ef4:	00142713 	andseq	r2, r4, r3, lsl r7
    3ef8:	3a4a0200 	bcc	1284700 <MV_CPU_LE+0x12846ff>
    3efc:	05000000 	streq	r0, [r0]
    3f00:	0113b403 	tsteq	r3, r3, lsl #8
    3f04:	003a0840 	eorseq	r0, sl, r0, asr #16
    3f08:	070a0000 	streq	r0, [sl, -r0]
    3f0c:	45090000 	strmi	r0, [r9]
    3f10:	03000000 	movweq	r0, #0
    3f14:	14e51300 	strbtne	r1, [r5], #768	; 0x300
    3f18:	4b020000 	blmi	83f20 <MV_CPU_LE+0x83f1f>
    3f1c:	000006fa 	strdeq	r0, [r0], -sl
    3f20:	13b80305 			; <UNDEFINED> instruction: 0x13b80305
    3f24:	71134001 	tstvc	r3, r1
    3f28:	02000014 	andeq	r0, r0, #20
    3f2c:	0006fa4c 	andeq	pc, r6, ip, asr #20
    3f30:	c8030500 	stmdagt	r3, {r8, sl}
    3f34:	00400113 	subeq	r0, r0, r3, lsl r1
    3f38:	00000446 	andeq	r0, r0, r6, asr #8
    3f3c:	0d5b0002 	wldrheq	wr0, [fp, #-2]
    3f40:	01040000 	mrseq	r0, (UNDEF: 4)
    3f44:	00000411 	andeq	r0, r0, r1, lsl r4
    3f48:	00167f01 	andseq	r7, r6, r1, lsl #30
    3f4c:	000db200 	andeq	fp, sp, r0, lsl #4
    3f50:	00b7b400 	adcseq	fp, r7, r0, lsl #8
    3f54:	00c50840 	sbceq	r0, r5, r0, asr #16
    3f58:	0015b540 	andseq	fp, r5, r0, asr #10
    3f5c:	08010200 	stmdaeq	r1, {r9}
    3f60:	00000377 	andeq	r0, r0, r7, ror r3
    3f64:	00028003 	andeq	r8, r2, r3
    3f68:	37a80100 	strcc	r0, [r8, r0, lsl #2]!
    3f6c:	02000000 	andeq	r0, r0, #0
    3f70:	036e0801 	cmneq	lr, #65536	; 0x10000
    3f74:	04040000 	streq	r0, [r4]
    3f78:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    3f7c:	04450300 	strbeq	r0, [r5], #-768	; 0x300
    3f80:	ab010000 	blge	43f88 <MV_CPU_LE+0x43f87>
    3f84:	00000050 	andeq	r0, r0, r0, asr r0
    3f88:	5f070402 	svcpl	0x00070402
    3f8c:	02000000 	andeq	r0, r0, #0
    3f90:	022d0502 	eoreq	r0, sp, #8388608	; 0x800000
    3f94:	4b030000 	blmi	c3f9c <MV_CPU_LE+0xc3f9b>
    3f98:	01000003 	tsteq	r0, r3
    3f9c:	000069ae 	andeq	r6, r0, lr, lsr #19
    3fa0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3fa4:	00000200 	andeq	r0, r0, r0, lsl #4
    3fa8:	9f050802 	svcls	0x00050802
    3fac:	02000000 	andeq	r0, r0, #0
    3fb0:	00550708 	subseq	r0, r5, r8, lsl #14
    3fb4:	04020000 	streq	r0, [r2]
    3fb8:	0000a405 	andeq	sl, r0, r5, lsl #8
    3fbc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3fc0:	0000005a 	andeq	r0, r0, sl, asr r0
    3fc4:	0006b803 	andeq	fp, r6, r3, lsl #16
    3fc8:	3ebb0100 	wmaddsxcc	wr0, wr11, wr0
    3fcc:	03000000 	movweq	r0, #0
    3fd0:	00000191 	muleq	r0, r1, r1
    3fd4:	003ebc01 	eorseq	fp, lr, r1, lsl #24
    3fd8:	04020000 	streq	r0, [r2]
    3fdc:	00030204 	andeq	r0, r3, r4, lsl #4
    3fe0:	04080200 	streq	r0, [r8], #-512	; 0x200
    3fe4:	000003f7 	strdeq	r0, [r0], -r7
    3fe8:	000d6305 	andeq	r6, sp, r5, lsl #6
    3fec:	03082c00 	movweq	r2, #35840	; 0x8c00
    3ff0:	0001f7f0 	strdeq	pc, [r1], -r0
    3ff4:	0cfa0600 	ldcleq	6, cr0, [sl]
    3ff8:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    3ffc:	00000045 	andeq	r0, r0, r5, asr #32
    4000:	06002302 	streq	r2, [r0], -r2, lsl #6
    4004:	000002d8 	ldrdeq	r0, [r0], -r8
    4008:	0045f203 	subeq	pc, r5, r3, lsl #4
    400c:	23020000 	movwcs	r0, #8192	; 0x2000
    4010:	0ece0604 	cdpeq	6, 12, cr0, cr14, cr4, {0}
    4014:	f3030000 	vhadd.u8	d0, d3, d0
    4018:	00000045 	andeq	r0, r0, r5, asr #32
    401c:	06082302 	streq	r2, [r8], -r2, lsl #6
    4020:	00000f6a 	andeq	r0, r0, sl, ror #30
    4024:	0045f403 	subeq	pc, r5, r3, lsl #8
    4028:	23020000 	movwcs	r0, #8192	; 0x2000
    402c:	0fc8060c 	svceq	0x00c8060c
    4030:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    4034:	00000045 	andeq	r0, r0, r5, asr #32
    4038:	06102302 	ldreq	r2, [r0], -r2, lsl #6
    403c:	00000000 	andeq	r0, r0, r0
    4040:	0045f603 	subeq	pc, r5, r3, lsl #12
    4044:	23020000 	movwcs	r0, #8192	; 0x2000
    4048:	09300614 	ldmdbeq	r0!, {r2, r4, r9, sl}
    404c:	f7030000 			; <UNDEFINED> instruction: 0xf7030000
    4050:	00000045 	andeq	r0, r0, r5, asr #32
    4054:	06182302 	ldreq	r2, [r8], -r2, lsl #6
    4058:	00000e7f 	andeq	r0, r0, pc, ror lr
    405c:	01f7f803 	mvnseq	pc, r3, lsl #16
    4060:	23020000 	movwcs	r0, #8192	; 0x2000
    4064:	0f37061c 	svceq	0x0037061c
    4068:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    406c:	000001f7 	strdeq	r0, [r0], -r7
    4070:	088c2303 	stmeq	ip, {r0, r1, r8, r9, sp}
    4074:	000d5606 	andeq	r5, sp, r6, lsl #12
    4078:	45fa0300 	ldrbmi	r0, [sl, #768]!	; 0x300
    407c:	03000000 	movweq	r0, #0
    4080:	060ffc23 	streq	pc, [pc], -r3, lsr #24
    4084:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    4088:	0045fb03 	subeq	pc, r5, r3, lsl #22
    408c:	23030000 	movwcs	r0, #12288	; 0x3000
    4090:	2a061080 	bcs	188298 <MV_CPU_LE+0x188297>
    4094:	0300000f 	movweq	r0, #15
    4098:	000045fc 	strdeq	r4, [r0], -ip
    409c:	84230300 	strthi	r0, [r3], #-768	; 0x300
    40a0:	0eae0610 	mcreq	6, 5, r0, cr14, cr0, {0}
    40a4:	fd030000 	stc2	0, cr0, [r3]
    40a8:	00000045 	andeq	r0, r0, r5, asr #32
    40ac:	10882303 	addne	r2, r8, r3, lsl #6
    40b0:	000e7306 	andeq	r7, lr, r6, lsl #6
    40b4:	45fe0300 	ldrbmi	r0, [lr, #768]!	; 0x300
    40b8:	03000000 	movweq	r0, #0
    40bc:	06108c23 	ldreq	r8, [r0], -r3, lsr #24
    40c0:	00000e34 	andeq	r0, r0, r4, lsr lr
    40c4:	0045ff03 	subeq	pc, r5, r3, lsl #30
    40c8:	23030000 	movwcs	r0, #12288	; 0x3000
    40cc:	0d071090 	wstrbeq	wr1, [r7, #-144]
    40d0:	03000005 	movweq	r0, #5
    40d4:	00450100 	subeq	r0, r5, r0, lsl #2
    40d8:	23030000 	movwcs	r0, #12288	; 0x3000
    40dc:	fb071094 	blx	1c8336 <MV_CPU_LE+0x1c8335>
    40e0:	0300000a 	movweq	r0, #10
    40e4:	00450101 	subeq	r0, r5, r1, lsl #2
    40e8:	23030000 	movwcs	r0, #12288	; 0x3000
    40ec:	0f071098 	svceq	0x00071098
    40f0:	0300000e 	movweq	r0, #14
    40f4:	00450102 	subeq	r0, r5, r2, lsl #2
    40f8:	23030000 	movwcs	r0, #12288	; 0x3000
    40fc:	c407109c 	strgt	r1, [r7], #-156	; 0x9c
    4100:	0300000e 	movweq	r0, #14
    4104:	00970103 	addseq	r0, r7, r3, lsl #2
    4108:	23030000 	movwcs	r0, #12288	; 0x3000
    410c:	9f0710a0 	svcls	0x000710a0
    4110:	0300000d 	movweq	r0, #13
    4114:	00970104 	addseq	r0, r7, r4, lsl #2
    4118:	23030000 	movwcs	r0, #12288	; 0x3000
    411c:	7b0710a4 	blvc	1c83b4 <MV_CPU_LE+0x1c83b3>
    4120:	0300000f 	movweq	r0, #15
    4124:	00970105 	addseq	r0, r7, r5, lsl #2
    4128:	23030000 	movwcs	r0, #12288	; 0x3000
    412c:	080010a8 	stmdaeq	r0, {r3, r5, r7, ip}
    4130:	00000045 	andeq	r0, r0, r5, asr #32
    4134:	00000213 	andeq	r0, r0, r3, lsl r2
    4138:	00005009 	andeq	r5, r0, r9
    413c:	50090300 	andpl	r0, r9, r0, lsl #6
    4140:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4144:	00005009 	andeq	r5, r0, r9
    4148:	0a000600 	beq	5950 <MV_CPU_LE+0x594f>
    414c:	00000fa0 	andeq	r0, r0, r0, lsr #31
    4150:	b0010603 	andlt	r0, r1, r3, lsl #12
    4154:	0b000000 	bleq	415c <MV_CPU_LE+0x415b>
    4158:	00000265 	andeq	r0, r0, r5, ror #4
    415c:	01018101 	tsteq	r1, r1, lsl #2
    4160:	00000045 	andeq	r0, r0, r5, asr #32
    4164:	4000b7b4 			; <UNDEFINED> instruction: 0x4000b7b4
    4168:	4000b7d0 	ldrdmi	fp, [r0], -r0
    416c:	0000140d 	andeq	r1, r0, sp, lsl #8
    4170:	0000025b 	andeq	r0, r0, fp, asr r2
    4174:	0000ee0c 	andeq	lr, r0, ip, lsl #28
    4178:	01810100 	orreq	r0, r1, r0, lsl #2
    417c:	00000045 	andeq	r0, r0, r5, asr #32
    4180:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    4184:	00000609 	andeq	r0, r0, r9, lsl #12
    4188:	45018301 	strmi	r8, [r1, #-769]	; 0x301
    418c:	02000000 	andeq	r0, r0, #0
    4190:	0e007491 	mcreq	4, 0, r7, cr0, cr1, {4}
    4194:	0016b101 	andseq	fp, r6, r1, lsl #2
    4198:	016a0200 	cmneq	sl, r0, lsl #4
    419c:	00000045 	andeq	r0, r0, r5, asr #32
    41a0:	4000b7d0 	ldrdmi	fp, [r0], -r0
    41a4:	4000b848 	andmi	fp, r0, r8, asr #16
    41a8:	00001445 	andeq	r1, r0, r5, asr #8
    41ac:	000002c0 	andeq	r0, r0, r0, asr #5
    41b0:	0002950f 	andeq	r9, r2, pc, lsl #10
    41b4:	456a0200 	strbmi	r0, [sl, #-512]!	; 0x200
    41b8:	02000000 	andeq	r0, r0, #0
    41bc:	5f0f6491 	svcpl	0x000f6491
    41c0:	0200000e 	andeq	r0, r0, #14
    41c4:	0000976a 	andeq	r9, r0, sl, ror #14
    41c8:	60910200 	addsvs	r0, r1, r0, lsl #4
    41cc:	00002c10 	andeq	r2, r0, r0, lsl ip
    41d0:	456c0200 	strbmi	r0, [ip, #-512]!	; 0x200
    41d4:	02000000 	andeq	r0, r0, #0
    41d8:	a7106891 			; <UNDEFINED> instruction: 0xa7106891
    41dc:	02000016 	andeq	r0, r0, #22
    41e0:	0000456c 	andeq	r4, r0, ip, ror #10
    41e4:	6c910200 	ldcvs	2, cr0, [r1], {0}
    41e8:	01990111 	orrseq	r0, r9, r1, lsl r1
    41ec:	6e020000 	worvs	wr0, wr2, wr0
    41f0:	0000003e 	andeq	r0, r0, lr, lsr r0
    41f4:	00001201 	andeq	r1, r0, r1, lsl #4
    41f8:	1697010e 	ldrne	r0, [r7], lr, lsl #2
    41fc:	82020000 	andhi	r0, r2, #0
    4200:	00008c01 	andeq	r8, r0, r1, lsl #24
    4204:	00b84800 	adcseq	r4, r8, r0, lsl #16
    4208:	00be1440 	adcseq	r1, lr, r0, asr #8
    420c:	00147d40 	andseq	r7, r4, r0, asr #26
    4210:	00032700 	andeq	r2, r3, r0, lsl #14
    4214:	0e1e0f00 	cdpeq	15, 1, cr0, cr14, cr0, {0}
    4218:	82020000 	andhi	r0, r2, #0
    421c:	00000045 	andeq	r0, r0, r5, asr #32
    4220:	0f5c9102 	svceq	0x005c9102
    4224:	00000d2c 	andeq	r0, r0, ip, lsr #26
    4228:	03278202 	teqeq	r7, #536870912	; 0x20000000
    422c:	91020000 	mrsls	r0, (UNDEF: 2)
    4230:	02130d58 	andseq	r0, r3, #5632	; 0x1600
    4234:	74020000 	strvc	r0, [r2]
    4238:	00004501 	andeq	r4, r0, r1, lsl #10
    423c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4240:	0016a70d 	andseq	sl, r6, sp, lsl #14
    4244:	01740200 	cmneq	r4, r0, lsl #4
    4248:	00000045 	andeq	r0, r0, r5, asr #32
    424c:	0d689102 	wstrdeq	wr9, [r8, #-8]!
    4250:	0000055d 	andeq	r0, r0, sp, asr r5
    4254:	45017502 	strmi	r7, [r1, #-1282]	; 0x502
    4258:	02000000 	andeq	r0, r0, #0
    425c:	13006c91 	movwne	r6, #3217	; 0xc91
    4260:	00021304 	andeq	r1, r2, r4, lsl #6
    4264:	6f011400 	svcvs	0x00011400
    4268:	02000016 	andeq	r0, r0, #22
    426c:	8c01024e 	stchi	2, cr0, [r1], {78}	; 0x4e
    4270:	14000000 	strne	r0, [r0]
    4274:	084000be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7}^
    4278:	b54000c5 	strblt	r0, [r0, #-197]	; 0xc5
    427c:	b5000014 	strlt	r0, [r0, #-20]
    4280:	0c000003 	wstrbeq	wr0, [r0], #-3
    4284:	00000e1e 	andeq	r0, r0, lr, lsl lr
    4288:	45024e02 	strmi	r4, [r2, #-3586]	; 0xe02
    428c:	02000000 	andeq	r0, r0, #0
    4290:	5f0c5c91 	svcpl	0x000c5c91
    4294:	0200000e 	andeq	r0, r0, #14
    4298:	0097024e 	addseq	r0, r7, lr, asr #4
    429c:	91020000 	mrsls	r0, (UNDEF: 2)
    42a0:	0d2c0c58 	stceq	12, cr0, [ip, #-352]!	; 0xfffffea0
    42a4:	4e020000 	wormi	wr0, wr2, wr0
    42a8:	00032702 	andeq	r2, r3, r2, lsl #14
    42ac:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    42b0:	0002130d 	andeq	r1, r2, sp, lsl #6
    42b4:	035e0200 	cmpeq	lr, #0
    42b8:	00000045 	andeq	r0, r0, r5, asr #32
    42bc:	0d6c9102 	wstrdeq	wr9, [ip, #-8]!
    42c0:	000016a7 	andeq	r1, r0, r7, lsr #13
    42c4:	45035e02 	strmi	r5, [r3, #-3586]	; 0xe02
    42c8:	02000000 	andeq	r0, r0, #0
    42cc:	fb0d6491 	blx	35d51a <MV_CPU_LE+0x35d519>
    42d0:	02000002 	andeq	r0, r0, #2
    42d4:	0045035e 	subeq	r0, r5, lr, asr r3
    42d8:	91020000 	mrsls	r0, (UNDEF: 2)
    42dc:	055d0d60 	ldrbeq	r0, [sp, #-3424]	; 0xd60
    42e0:	5f020000 	svcpl	0x00020000
    42e4:	00004503 	andeq	r4, r0, r3, lsl #10
    42e8:	68910200 	ldmvs	r1, {r9}
    42ec:	005e0800 	subseq	r0, lr, r0, lsl #16
    42f0:	03cb0000 	biceq	r0, fp, #0
    42f4:	50090000 	andpl	r0, r9, r0
    42f8:	0f000000 	svceq	0x00000000
    42fc:	00005009 	andeq	r5, r0, r9
    4300:	15000300 	strne	r0, [r0, #-768]	; 0x300
    4304:	00000154 	andeq	r0, r0, r4, asr r1
    4308:	03b55a02 			; <UNDEFINED> instruction: 0x03b55a02
    430c:	01010000 	mrseq	r0, (UNDEF: 1)
    4310:	00009115 	andeq	r9, r0, r5, lsl r1
    4314:	b55b0200 	ldrblt	r0, [fp, #-512]	; 0x200
    4318:	01000003 	tsteq	r0, r3
    431c:	002c0801 	eoreq	r0, ip, r1, lsl #16
    4320:	03fb0000 	mvnseq	r0, #0
    4324:	50090000 	andpl	r0, r9, r0
    4328:	07000000 	streq	r0, [r0, -r0]
    432c:	00005009 	andeq	r5, r0, r9
    4330:	15000500 	strne	r0, [r0, #-1280]	; 0x500
    4334:	00000043 	andeq	r0, r0, r3, asr #32
    4338:	03e55d02 	mvneq	r5, #128	; 0x80
    433c:	01010000 	mrseq	r0, (UNDEF: 1)
    4340:	00058015 	andeq	r8, r5, r5, lsl r0
    4344:	e55e0200 	ldrb	r0, [lr, #-512]	; 0x200
    4348:	01000003 	tsteq	r0, r3
    434c:	01541501 	cmpeq	r4, r1, lsl #10
    4350:	5a020000 	bpl	84358 <MV_CPU_LE+0x84357>
    4354:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    4358:	91150101 	tstls	r5, r1, lsl #2
    435c:	02000000 	andeq	r0, r0, #0
    4360:	0003b55b 	andeq	fp, r3, fp, asr r5
    4364:	15010100 	strne	r0, [r1, #-256]	; 0x100
    4368:	00000043 	andeq	r0, r0, r3, asr #32
    436c:	03e55d02 	mvneq	r5, #128	; 0x80
    4370:	01010000 	mrseq	r0, (UNDEF: 1)
    4374:	00058015 	andeq	r8, r5, r5, lsl r0
    4378:	e55e0200 	ldrb	r0, [lr, #-512]	; 0x200
    437c:	01000003 	tsteq	r0, r3
    4380:	09d50001 	ldmibeq	r5, {r0}^
    4384:	00020000 	andeq	r0, r2, r0
    4388:	00000e93 	muleq	r0, r3, lr
    438c:	04110104 	ldreq	r0, [r1], #-260	; 0x104
    4390:	4c010000 	wstrbmi	wr0, [r1]
    4394:	b2000019 	andlt	r0, r0, #25
    4398:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    439c:	9c4000c5 	wstrhls	wr0, [r0], #-197
    43a0:	9e4000d5 	mcrls	0, 2, r0, cr0, cr5, {6}
    43a4:	02000017 	andeq	r0, r0, #23
    43a8:	03770801 	cmneq	r7, #65536	; 0x10000
    43ac:	01020000 	mrseq	r0, (UNDEF: 2)
    43b0:	00036e08 	andeq	r6, r3, r8, lsl #28
    43b4:	0d990300 	ldceq	3, cr0, [r9]
    43b8:	aa010000 	bge	443c0 <MV_CPU_LE+0x443bf>
    43bc:	0000003e 	andeq	r0, r0, lr, lsr r0
    43c0:	69050404 	stmdbvs	r5, {r2, sl}
    43c4:	0300746e 	movweq	r7, #1134	; 0x46e
    43c8:	00000445 	andeq	r0, r0, r5, asr #8
    43cc:	0050ab01 	subseq	sl, r0, r1, lsl #22
    43d0:	04020000 	streq	r0, [r2]
    43d4:	00005f07 	andeq	r5, r0, r7, lsl #30
    43d8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    43dc:	0000022d 	andeq	r0, r0, sp, lsr #4
    43e0:	00070202 	andeq	r0, r7, r2, lsl #4
    43e4:	02000002 	andeq	r0, r0, #2
    43e8:	009f0508 	addseq	r0, pc, r8, lsl #10
    43ec:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    43f0:	00005507 	andeq	r5, r0, r7, lsl #10
    43f4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    43f8:	000000a4 	andeq	r0, r0, r4, lsr #1
    43fc:	5a070402 	bpl	1c540c <MV_CPU_LE+0x1c540b>
    4400:	03000000 	movweq	r0, #0
    4404:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    4408:	003ebb01 	eorseq	fp, lr, r1, lsl #22
    440c:	91030000 	mrsls	r0, (UNDEF: 3)
    4410:	01000001 	tsteq	r0, r1
    4414:	00003ebc 			; <UNDEFINED> instruction: 0x00003ebc
    4418:	04040200 	streq	r0, [r4], #-512	; 0x200
    441c:	00000302 	andeq	r0, r0, r2, lsl #6
    4420:	f7040802 			; <UNDEFINED> instruction: 0xf7040802
    4424:	05000003 	streq	r0, [r0, #-3]
    4428:	00000d63 	andeq	r0, r0, r3, ror #26
    442c:	f003082c 			; <UNDEFINED> instruction: 0xf003082c
    4430:	000001ec 	andeq	r0, r0, ip, ror #3
    4434:	000cfa06 	andeq	pc, ip, r6, lsl #20
    4438:	45f10300 	ldrbmi	r0, [r1, #768]!	; 0x300
    443c:	02000000 	andeq	r0, r0, #0
    4440:	d8060023 	stmdale	r6, {r0, r1, r5}
    4444:	03000002 	movweq	r0, #2
    4448:	000045f2 	strdeq	r4, [r0], -r2
    444c:	04230200 	strteq	r0, [r3], #-512	; 0x200
    4450:	000ece06 	andeq	ip, lr, r6, lsl #28
    4454:	45f30300 	ldrbmi	r0, [r3, #768]!	; 0x300
    4458:	02000000 	andeq	r0, r0, #0
    445c:	6a060823 	bvs	1864f0 <MV_CPU_LE+0x1864ef>
    4460:	0300000f 	movweq	r0, #15
    4464:	000045f4 	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    4468:	0c230200 	stceq	2, cr0, [r3]
    446c:	000fc806 	andeq	ip, pc, r6, lsl #16
    4470:	45f50300 	ldrbmi	r0, [r5, #768]!	; 0x300
    4474:	02000000 	andeq	r0, r0, #0
    4478:	00061023 	andeq	r1, r6, r3, lsr #32
    447c:	03000000 	movweq	r0, #0
    4480:	000045f6 	strdeq	r4, [r0], -r6
    4484:	14230200 	strtne	r0, [r3], #-512	; 0x200
    4488:	00093006 	andeq	r3, r9, r6
    448c:	45f70300 	ldrbmi	r0, [r7, #768]!	; 0x300
    4490:	02000000 	andeq	r0, r0, #0
    4494:	7f061823 	svcvc	0x00061823
    4498:	0300000e 	movweq	r0, #14
    449c:	0001ecf8 	strdeq	lr, [r1], -r8
    44a0:	1c230200 	stcne	2, cr0, [r3]
    44a4:	000f3706 	andeq	r3, pc, r6, lsl #14
    44a8:	ecf90300 	ldcl	3, cr0, [r9]
    44ac:	03000001 	movweq	r0, #1
    44b0:	06088c23 	streq	r8, [r8], -r3, lsr #24
    44b4:	00000d56 	andeq	r0, r0, r6, asr sp
    44b8:	0045fa03 	subeq	pc, r5, r3, lsl #20
    44bc:	23030000 	movwcs	r0, #12288	; 0x3000
    44c0:	bb060ffc 	bllt	1884b8 <MV_CPU_LE+0x1884b7>
    44c4:	0300000c 	movweq	r0, #12
    44c8:	000045fb 	strdeq	r4, [r0], -fp
    44cc:	80230300 	eorhi	r0, r3, r0, lsl #6
    44d0:	0f2a0610 	svceq	0x002a0610
    44d4:	fc030000 	stc2	0, cr0, [r3], {0}
    44d8:	00000045 	andeq	r0, r0, r5, asr #32
    44dc:	10842303 	addne	r2, r4, r3, lsl #6
    44e0:	000eae06 	andeq	sl, lr, r6, lsl #28
    44e4:	45fd0300 	ldrbmi	r0, [sp, #768]!	; 0x300
    44e8:	03000000 	movweq	r0, #0
    44ec:	06108823 	ldreq	r8, [r0], -r3, lsr #16
    44f0:	00000e73 	andeq	r0, r0, r3, ror lr
    44f4:	0045fe03 	subeq	pc, r5, r3, lsl #28
    44f8:	23030000 	movwcs	r0, #12288	; 0x3000
    44fc:	3406108c 	strcc	r1, [r6], #-140	; 0x8c
    4500:	0300000e 	movweq	r0, #14
    4504:	000045ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    4508:	90230300 	eorls	r0, r3, r0, lsl #6
    450c:	050d0710 	streq	r0, [sp, #-1808]	; 0x710
    4510:	00030000 	andeq	r0, r3, r0
    4514:	00004501 	andeq	r4, r0, r1, lsl #10
    4518:	94230300 	strtls	r0, [r3], #-768	; 0x300
    451c:	0afb0710 	beq	ffec6164 <uiXorRegsMaskBackup+0xbfeb4d9c>
    4520:	01030000 	mrseq	r0, (UNDEF: 3)
    4524:	00004501 	andeq	r4, r0, r1, lsl #10
    4528:	98230300 	stmdals	r3!, {r8, r9}
    452c:	0e0f0710 	mcreq	7, 0, r0, cr15, cr0, {0}
    4530:	02030000 	andeq	r0, r3, #0
    4534:	00004501 	andeq	r4, r0, r1, lsl #10
    4538:	9c230300 	stcls	3, cr0, [r3]
    453c:	0ec40710 	mcreq	7, 6, r0, cr4, cr0, {0}
    4540:	03030000 	movweq	r0, #12288	; 0x3000
    4544:	00008c01 	andeq	r8, r0, r1, lsl #24
    4548:	a0230300 	eorge	r0, r3, r0, lsl #6
    454c:	0d9f0710 	ldceq	7, cr0, [pc, #64]	; 4594 <MV_CPU_LE+0x4593>
    4550:	04030000 	streq	r0, [r3]
    4554:	00008c01 	andeq	r8, r0, r1, lsl #24
    4558:	a4230300 	strtge	r0, [r3], #-768	; 0x300
    455c:	0f7b0710 	svceq	0x007b0710
    4560:	05030000 	streq	r0, [r3]
    4564:	00008c01 	andeq	r8, r0, r1, lsl #24
    4568:	a8230300 	stmdage	r3!, {r8, r9}
    456c:	45080010 	strmi	r0, [r8, #-16]
    4570:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4574:	09000002 	stmdbeq	r0, {r1}
    4578:	00000050 	andeq	r0, r0, r0, asr r0
    457c:	00500903 	subseq	r0, r0, r3, lsl #18
    4580:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    4584:	00000050 	andeq	r0, r0, r0, asr r0
    4588:	a00a0006 	andge	r0, sl, r6
    458c:	0300000f 	movweq	r0, #15
    4590:	00a50106 	adceq	r0, r5, r6, lsl #2
    4594:	010b0000 	mrseq	r0, (UNDEF: 11)
    4598:	022f6502 	eoreq	r6, pc, #8388608	; 0x800000
    459c:	db0c0000 	blle	3045a4 <MV_CPU_LE+0x3045a3>
    45a0:	00000017 	andeq	r0, r0, r7, lsl r0
    45a4:	0018780c 	andseq	r7, r8, ip, lsl #16
    45a8:	d20c0100 	andle	r0, ip, #0
    45ac:	02000018 	andeq	r0, r0, #24
    45b0:	190d0300 	stmdbne	sp, {r8, r9}
    45b4:	69020000 	stmdbvs	r2, {}	; <UNPREDICTABLE>
    45b8:	00000214 	andeq	r0, r0, r4, lsl r2
    45bc:	0002650d 	andeq	r6, r2, sp, lsl #10
    45c0:	01810100 	orreq	r0, r1, r0, lsl #2
    45c4:	00004501 	andeq	r4, r0, r1, lsl #10
    45c8:	00c50800 	sbceq	r0, r5, r0, lsl #16
    45cc:	00c52440 	sbceq	r2, r5, r0, asr #8
    45d0:	0014ed40 	andseq	lr, r4, r0, asr #26
    45d4:	00027600 	andeq	r7, r2, r0, lsl #12
    45d8:	00ee0e00 	rsceq	r0, lr, r0, lsl #28
    45dc:	81010000 	mrshi	r0, (UNDEF: 1)
    45e0:	00004501 	andeq	r4, r0, r1, lsl #10
    45e4:	6c910200 	ldcvs	2, cr0, [r1], {0}
    45e8:	0006090f 	andeq	r0, r6, pc, lsl #18
    45ec:	01830100 	orreq	r0, r3, r0, lsl #2
    45f0:	00000045 	andeq	r0, r0, r5, asr #32
    45f4:	00749102 	rsbseq	r9, r4, r2, lsl #2
    45f8:	184b0110 	stmdane	fp, {r4, r8}^
    45fc:	86020000 	strhi	r0, [r2], -r0
    4600:	00008101 	andeq	r8, r0, r1, lsl #2
    4604:	00c52400 	sbceq	r2, r5, r0, lsl #8
    4608:	00c68840 	sbceq	r8, r6, r0, asr #16
    460c:	00152540 	andseq	r2, r5, r0, asr #10
    4610:	0002cc00 	andeq	ip, r2, r0, lsl #24
    4614:	0d2c1100 	wstrweq	wr1, [ip]
    4618:	86020000 	strhi	r0, [r2], -r0
    461c:	000002cc 	andeq	r0, r0, ip, asr #5
    4620:	12649102 	rsbne	r9, r4, #-2147483648	; 0x80000000
    4624:	0000055d 	andeq	r0, r0, sp, asr r5
    4628:	00458802 	subeq	r8, r5, r2, lsl #16
    462c:	91020000 	mrsls	r0, (UNDEF: 2)
    4630:	024f1274 	subeq	r1, pc, #1073741831	; 0x40000007
    4634:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    4638:	00000045 	andeq	r0, r0, r5, asr #32
    463c:	12709102 	rsbsne	r9, r0, #-2147483648	; 0x80000000
    4640:	00000213 	andeq	r0, r0, r3, lsl r2
    4644:	00458802 	subeq	r8, r5, r2, lsl #16
    4648:	91020000 	mrsls	r0, (UNDEF: 2)
    464c:	0413006c 	ldreq	r0, [r3], #-108	; 0x6c
    4650:	00000208 	andeq	r0, r0, r8, lsl #4
    4654:	16e60110 	usatne	r0, #6, r0, lsl #2
    4658:	cf020000 	svcgt	0x00020000
    465c:	00008101 	andeq	r8, r0, r1, lsl #2
    4660:	00c68800 	sbceq	r8, r6, r0, lsl #16
    4664:	00c7e640 	sbceq	lr, r7, r0, asr #12
    4668:	00155d40 	andseq	r5, r5, r0, asr #26
    466c:	00032800 	andeq	r2, r3, r0, lsl #16
    4670:	0d2c1100 	wstrweq	wr1, [ip]
    4674:	cf020000 	svcgt	0x00020000
    4678:	000002cc 	andeq	r0, r0, ip, asr #5
    467c:	12649102 	rsbne	r9, r4, #-2147483648	; 0x80000000
    4680:	0000055d 	andeq	r0, r0, sp, asr r5
    4684:	0045d102 	subeq	sp, r5, r2, lsl #2
    4688:	91020000 	mrsls	r0, (UNDEF: 2)
    468c:	024f1274 	subeq	r1, pc, #1073741831	; 0x40000007
    4690:	d1020000 	mrsle	r0, (UNDEF: 2)
    4694:	00000045 	andeq	r0, r0, r5, asr #32
    4698:	12709102 	rsbsne	r9, r0, #-2147483648	; 0x80000000
    469c:	00000213 	andeq	r0, r0, r3, lsl r2
    46a0:	0045d102 	subeq	sp, r5, r2, lsl #2
    46a4:	91020000 	mrsls	r0, (UNDEF: 2)
    46a8:	0114006c 	tsteq	r4, ip, rrx
    46ac:	00001747 	andeq	r1, r0, r7, asr #14
    46b0:	01011702 	tsteq	r1, r2, lsl #14
    46b4:	00000081 	andeq	r0, r0, r1, lsl #1
    46b8:	4000c7e8 	andmi	ip, r0, r8, ror #15
    46bc:	4000ccf0 	strdmi	ip, [r0], -r0
    46c0:	00001595 	muleq	r0, r5, r5
    46c4:	000004da 	ldrdeq	r0, [r0], -sl
    46c8:	000d2c0e 	andeq	r2, sp, lr, lsl #24
    46cc:	01170200 	tsteq	r7, r0, lsl #4
    46d0:	000002cc 	andeq	r0, r0, ip, asr #5
    46d4:	7f8c9103 	svcvc	0x008c9103
    46d8:	00055d0e 	andeq	r5, r5, lr, lsl #26
    46dc:	01170200 	tsteq	r7, r0, lsl #4
    46e0:	00000045 	andeq	r0, r0, r5, asr #32
    46e4:	7f889103 	svcvc	0x00889103
    46e8:	00024f0e 	andeq	r4, r2, lr, lsl #30
    46ec:	01170200 	tsteq	r7, r0, lsl #4
    46f0:	00000045 	andeq	r0, r0, r5, asr #32
    46f4:	7f849103 	svcvc	0x00849103
    46f8:	0018290e 	andseq	r2, r8, lr, lsl #18
    46fc:	01170200 	tsteq	r7, r0, lsl #4
    4700:	0000008c 	andeq	r0, r0, ip, lsl #1
    4704:	7f809103 	svcvc	0x00809103
    4708:	0019640f 	andseq	r6, r9, pc, lsl #8
    470c:	01190200 	tsteq	r9, r0, lsl #4
    4710:	00000045 	andeq	r0, r0, r5, asr #32
    4714:	0f6c9102 	svceq	0x006c9102
    4718:	00000e18 	andeq	r0, r0, r8, lsl lr
    471c:	45011902 	strmi	r1, [r1, #-2306]	; 0x902
    4720:	02000000 	andeq	r0, r0, #0
    4724:	fb0f6891 	blx	3de972 <MV_CPU_LE+0x3de971>
    4728:	02000002 	andeq	r0, r0, #2
    472c:	00450119 	subeq	r0, r5, r9, lsl r1
    4730:	91030000 	mrsls	r0, (UNDEF: 3)
    4734:	2f0f7fa4 	svccs	0x000f7fa4
    4738:	02000018 	andeq	r0, r0, #24
    473c:	0045011a 	subeq	r0, r5, sl, lsl r1
    4740:	91020000 	mrsls	r0, (UNDEF: 2)
    4744:	17ad0f40 	strne	r0, [sp, r0, asr #30]!
    4748:	1b020000 	blne	84750 <MV_CPU_LE+0x8474f>
    474c:	00004501 	andeq	r4, r0, r1, lsl #10
    4750:	b0910300 	addslt	r0, r1, r0, lsl #6
    4754:	19890f7f 	stmibne	r9, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp}
    4758:	1c020000 	wstrbne	wr0, [r2]
    475c:	00004501 	andeq	r4, r0, r1, lsl #10
    4760:	ac910300 	ldcge	3, cr0, [r1], {0}
    4764:	17220f7f 			; <UNDEFINED> instruction: 0x17220f7f
    4768:	1d020000 	wstrbne	wr0, [r2]
    476c:	00004501 	andeq	r4, r0, r1, lsl #10
    4770:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4774:	0019010f 	andseq	r0, r9, pc, lsl #2
    4778:	011e0200 	tsteq	lr, r0, lsl #4
    477c:	00000045 	andeq	r0, r0, r5, asr #32
    4780:	7fb49103 	svcvc	0x00b49103
    4784:	0011330f 	andseq	r3, r1, pc, lsl #6
    4788:	011f0200 	tsteq	pc, r0, lsl #4
    478c:	00000045 	andeq	r0, r0, r5, asr #32
    4790:	0f609102 	svceq	0x00609102
    4794:	00001890 	muleq	r0, r0, r8
    4798:	45012002 	strmi	r2, [r1, #-2]
    479c:	03000000 	movweq	r0, #0
    47a0:	0f7fa091 	svceq	0x007fa091
    47a4:	000017c5 	andeq	r1, r0, r5, asr #15
    47a8:	45012102 	strmi	r2, [r1, #-258]	; 0x102
    47ac:	02000000 	andeq	r0, r0, #0
    47b0:	a70f5c91 			; <UNDEFINED> instruction: 0xa70f5c91
    47b4:	02000019 	andeq	r0, r0, #25
    47b8:	00450122 	subeq	r0, r5, r2, lsr #2
    47bc:	91030000 	mrsls	r0, (UNDEF: 3)
    47c0:	2c0f7fbc 	stccs	15, cr7, [pc], {188}	; 0xbc
    47c4:	02000017 	andeq	r0, r0, #23
    47c8:	00450123 	subeq	r0, r5, r3, lsr #2
    47cc:	91030000 	mrsls	r0, (UNDEF: 3)
    47d0:	3b0f7fb8 	blcc	3e46b8 <MV_CPU_LE+0x3e46b7>
    47d4:	02000017 	andeq	r0, r0, #23
    47d8:	00450124 	subeq	r0, r5, r4, lsr #2
    47dc:	91020000 	mrsls	r0, (UNDEF: 2)
    47e0:	192b0f58 	stmdbne	fp!, {r3, r4, r6, r8, r9, sl, fp}
    47e4:	25020000 	strcs	r0, [r2]
    47e8:	00004501 	andeq	r4, r0, r1, lsl #10
    47ec:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    47f0:	00175a0f 	andseq	r5, r7, pc, lsl #20
    47f4:	01260200 	teqeq	r6, r0, lsl #4
    47f8:	0000008c 	andeq	r0, r0, ip, lsl #1
    47fc:	7f9c9103 	svcvc	0x009c9103
    4800:	0019200f 	andseq	r2, r9, pc
    4804:	01270200 	teqeq	r7, r0, lsl #4
    4808:	0000008c 	andeq	r0, r0, ip, lsl #1
    480c:	0f509102 	svceq	0x00509102
    4810:	000010c3 	andeq	r1, r0, r3, asr #1
    4814:	45012802 	strmi	r2, [r1, #-2050]	; 0x802
    4818:	03000000 	movweq	r0, #0
    481c:	157fa891 	ldrbne	sl, [pc, #-2193]!	; 3f93 <MV_CPU_LE+0x3f92>
    4820:	02006a75 	andeq	r6, r0, #479232	; 0x75000
    4824:	00450129 	subeq	r0, r5, r9, lsr #2
    4828:	91020000 	mrsls	r0, (UNDEF: 2)
    482c:	02ce0f4c 	sbceq	r0, lr, #304	; 0x130
    4830:	29020000 	stmdbcs	r2, {}	; <UNPREDICTABLE>
    4834:	00004501 	andeq	r4, r0, r1, lsl #10
    4838:	48910200 	ldmmi	r1, {r9}
    483c:	00189f0f 	andseq	r9, r8, pc, lsl #30
    4840:	01290200 	teqeq	r9, r0, lsl #4
    4844:	00000045 	andeq	r0, r0, r5, asr #32
    4848:	0f449102 	svceq	0x00449102
    484c:	0000178c 	andeq	r1, r0, ip, lsl #15
    4850:	da012b02 	ble	4f460 <MV_CPU_LE+0x4f45f>
    4854:	03000004 	movweq	r0, #4
    4858:	007f9091 			; <UNDEFINED> instruction: 0x007f9091
    485c:	00022f08 	andeq	r2, r2, r8, lsl #30
    4860:	0004ea00 	andeq	lr, r4, r0, lsl #20
    4864:	00500900 	subseq	r0, r0, r0, lsl #18
    4868:	00080000 	andeq	r0, r8, r0
    486c:	18130114 	ldmdane	r3, {r2, r4, r8}
    4870:	1b020000 	blne	84878 <MV_CPU_LE+0x84877>
    4874:	00810102 	addeq	r0, r1, r2, lsl #2
    4878:	ccf00000 	wldrhgt	wr0, [r0]
    487c:	cd424000 	wstrhgt	wr4, [r2]
    4880:	15cf4000 	strbne	r4, [pc, #0]	; 4888 <MV_CPU_LE+0x4887>
    4884:	05540000 	ldrbeq	r0, [r4]
    4888:	180e0000 	stmdane	lr, {}	; <UNPREDICTABLE>
    488c:	0200000e 	andeq	r0, r0, #14
    4890:	0045021b 	subeq	r0, r5, fp, lsl r2
    4894:	91020000 	mrsls	r0, (UNDEF: 2)
    4898:	173c0e74 			; <UNDEFINED> instruction: 0x173c0e74
    489c:	1b020000 	blne	848a4 <MV_CPU_LE+0x848a3>
    48a0:	00003302 	andeq	r3, r0, r2, lsl #6
    48a4:	70910200 	addsvc	r0, r1, r0, lsl #4
    48a8:	00192c0e 	andseq	r2, r9, lr, lsl #24
    48ac:	021b0200 	andseq	r0, fp, #0
    48b0:	00000033 	andeq	r0, r0, r3, lsr r0
    48b4:	0e6c9102 	wmacseq	wr9, wr12, wr2
    48b8:	00001829 	andeq	r1, r0, r9, lsr #16
    48bc:	8c021b02 	stchi	11, cr1, [r2], {2}
    48c0:	02000000 	andeq	r0, r0, #0
    48c4:	c60e6891 			; <UNDEFINED> instruction: 0xc60e6891
    48c8:	02000016 	andeq	r0, r0, #22
    48cc:	0554021b 	ldrbeq	r0, [r4, #-539]	; 0x21b
    48d0:	91020000 	mrsls	r0, (UNDEF: 2)
    48d4:	04130000 	ldreq	r0, [r3]
    48d8:	0000008c 	andeq	r0, r0, ip, lsl #1
    48dc:	18a80114 	stmiane	r8!, {r2, r4, r8}
    48e0:	47020000 	strmi	r0, [r2, -r0]
    48e4:	00810102 	addeq	r0, r1, r2, lsl #2
    48e8:	cd440000 	wstrhgt	wr0, [r4]
    48ec:	ce784000 	cdpgt	0, 7, cr4, cr8, cr0, {0}
    48f0:	16074000 	strne	r4, [r7], -r0
    48f4:	05f10000 	ldrbeq	r0, [r1]!
    48f8:	2c0e0000 	wstrbcs	wr0, [lr]
    48fc:	0200000d 	andeq	r0, r0, #13
    4900:	02cc0247 	sbceq	r0, ip, #1879048196	; 0x70000004
    4904:	91020000 	mrsls	r0, (UNDEF: 2)
    4908:	055d0e64 	ldrbeq	r0, [sp, #-3684]	; 0xe64
    490c:	47020000 	strmi	r0, [r2, -r0]
    4910:	00004502 	andeq	r4, r0, r2, lsl #10
    4914:	60910200 	addsvs	r0, r1, r0, lsl #4
    4918:	00024f0e 	andeq	r4, r2, lr, lsl #30
    491c:	02470200 	subeq	r0, r7, #0
    4920:	00000045 	andeq	r0, r0, r5, asr #32
    4924:	0e5c9102 	wmacuzeq	wr9, wr12, wr2
    4928:	00001829 	andeq	r1, r0, r9, lsr #16
    492c:	8c024702 	stchi	7, cr4, [r2], {2}
    4930:	02000000 	andeq	r0, r0, #0
    4934:	630f5891 	movwvs	r5, #63633	; 0xf891
    4938:	02000018 	andeq	r0, r0, #24
    493c:	0045024a 	subeq	r0, r5, sl, asr #4
    4940:	91020000 	mrsls	r0, (UNDEF: 2)
    4944:	19360f74 	ldmdbne	r6!, {r2, r4, r5, r6, r8, r9, sl, fp}
    4948:	4b020000 	blmi	84950 <MV_CPU_LE+0x8494f>
    494c:	00004502 	andeq	r4, r0, r2, lsl #10
    4950:	70910200 	addsvc	r0, r1, r0, lsl #4
    4954:	000e180f 	andeq	r1, lr, pc, lsl #16
    4958:	024c0200 	subeq	r0, ip, #0
    495c:	00000045 	andeq	r0, r0, r5, asr #32
    4960:	0f6c9102 	svceq	0x006c9102
    4964:	000017ad 	andeq	r1, r0, sp, lsr #15
    4968:	45024d02 	strmi	r4, [r2, #-3330]	; 0xd02
    496c:	02000000 	andeq	r0, r0, #0
    4970:	14006891 	strne	r6, [r0], #-2193	; 0x891
    4974:	00196f01 	andseq	r6, r9, r1, lsl #30
    4978:	02800200 	addeq	r0, r0, #0
    497c:	00008101 	andeq	r8, r0, r1, lsl #2
    4980:	00ce7800 	sbceq	r7, lr, r0, lsl #16
    4984:	00d0f440 	sbcseq	pc, r0, r0, asr #8
    4988:	00163f40 	andseq	r3, r6, r0, asr #30
    498c:	00070500 	andeq	r0, r7, r0, lsl #10
    4990:	0d2c0e00 	stceq	14, cr0, [ip]
    4994:	80020000 	andhi	r0, r2, r0
    4998:	0002cc02 	andeq	ip, r2, r2, lsl #24
    499c:	9c910300 	ldcls	3, cr0, [r1], {0}
    49a0:	055d0e7f 	ldrbeq	r0, [sp, #-3711]	; 0xe7f
    49a4:	80020000 	andhi	r0, r2, r0
    49a8:	00004502 	andeq	r4, r0, r2, lsl #10
    49ac:	98910300 	ldmls	r1, {r8, r9}
    49b0:	024f0e7f 	subeq	r0, pc, #2032	; 0x7f0
    49b4:	80020000 	andhi	r0, r2, r0
    49b8:	00004502 	andeq	r4, r0, r2, lsl #10
    49bc:	94910300 	ldrls	r0, [r1], #768	; 0x300
    49c0:	18290e7f 	stmdane	r9!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp}
    49c4:	80020000 	andhi	r0, r2, r0
    49c8:	00008c02 	andeq	r8, r0, r2, lsl #24
    49cc:	90910300 	addsls	r0, r1, r0, lsl #6
    49d0:	19930e7f 	ldmibne	r3, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp}
    49d4:	81020000 	mrshi	r0, (UNDEF: 2)
    49d8:	00004502 	andeq	r4, r0, r2, lsl #10
    49dc:	00910200 	addseq	r0, r1, r0, lsl #4
    49e0:	0019640f 	andseq	r6, r9, pc, lsl #8
    49e4:	02830200 	addeq	r0, r3, #0
    49e8:	00000045 	andeq	r0, r0, r5, asr #32
    49ec:	0f6c9102 	svceq	0x006c9102
    49f0:	000018f5 	strdeq	r1, [r0], -r5
    49f4:	45028402 	strmi	r8, [r2, #-1026]	; 0x402
    49f8:	02000000 	andeq	r0, r0, #0
    49fc:	180f6891 	stmdane	pc, {r0, r4, r7, fp, sp, lr}	; <UNPREDICTABLE>
    4a00:	0200000e 	andeq	r0, r0, #14
    4a04:	00450285 	subeq	r0, r5, r5, lsl #5
    4a08:	91020000 	mrsls	r0, (UNDEF: 2)
    4a0c:	11330f64 	teqne	r3, r4, ror #30
    4a10:	86020000 	strhi	r0, [r2], -r0
    4a14:	00004502 	andeq	r4, r0, r2, lsl #10
    4a18:	60910200 	addsvs	r0, r1, r0, lsl #4
    4a1c:	0017800f 	andseq	r8, r7, pc
    4a20:	02870200 	addeq	r0, r7, #0
    4a24:	00000045 	andeq	r0, r0, r5, asr #32
    4a28:	0f5c9102 	svceq	0x005c9102
    4a2c:	000017a0 	andeq	r1, r0, r0, lsr #15
    4a30:	45028802 	strmi	r8, [r2, #-2050]	; 0x802
    4a34:	02000000 	andeq	r0, r0, #0
    4a38:	d00f4891 	mulle	pc, r1, r8	; <UNPREDICTABLE>
    4a3c:	02000017 	andeq	r0, r0, #23
    4a40:	00450289 	subeq	r0, r5, r9, lsl #5
    4a44:	91020000 	mrsls	r0, (UNDEF: 2)
    4a48:	10c30f50 	sbcne	r0, r3, r0, asr pc
    4a4c:	8a020000 	bhi	84a54 <MV_CPU_LE+0x84a53>
    4a50:	00004502 	andeq	r4, r0, r2, lsl #10
    4a54:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    4a58:	0017ad0f 	andseq	sl, r7, pc, lsl #26
    4a5c:	028b0200 	addeq	r0, fp, #0
    4a60:	00000045 	andeq	r0, r0, r5, asr #32
    4a64:	0f589102 	svceq	0x00589102
    4a68:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    4a6c:	45028c02 	strmi	r8, [r2, #-3074]	; 0xc02
    4a70:	02000000 	andeq	r0, r0, #0
    4a74:	3a0f4c91 	bcc	3d7cc0 <MV_CPU_LE+0x3d7cbf>
    4a78:	02000018 	andeq	r0, r0, #24
    4a7c:	0705028d 	streq	r0, [r5, -sp, lsl #5]
    4a80:	91030000 	mrsls	r0, (UNDEF: 3)
    4a84:	08007fa4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, fp, ip, sp, lr}
    4a88:	00000045 	andeq	r0, r0, r5, asr #32
    4a8c:	00000715 	andeq	r0, r0, r5, lsl r7
    4a90:	00005009 	andeq	r5, r0, r9
    4a94:	14000800 	strne	r0, [r0], #-2048	; 0x800
    4a98:	0018b701 	andseq	fp, r8, r1, lsl #14
    4a9c:	02ff0200 	rscseq	r0, pc, #0
    4aa0:	00008101 	andeq	r8, r0, r1, lsl #2
    4aa4:	00d0f400 	sbcseq	pc, r0, r0, lsl #8
    4aa8:	00d32440 	sbcseq	r2, r3, r0, asr #8
    4aac:	00167940 	andseq	r7, r6, r0, asr #18
    4ab0:	00082900 	andeq	r2, r8, r0, lsl #18
    4ab4:	0d2c0e00 	stceq	14, cr0, [ip]
    4ab8:	ff020000 			; <UNDEFINED> instruction: 0xff020000
    4abc:	0002cc02 	andeq	ip, r2, r2, lsl #24
    4ac0:	9c910300 	ldcls	3, cr0, [r1], {0}
    4ac4:	055d0e7f 	ldrbeq	r0, [sp, #-3711]	; 0xe7f
    4ac8:	ff020000 			; <UNDEFINED> instruction: 0xff020000
    4acc:	00004502 	andeq	r4, r0, r2, lsl #10
    4ad0:	98910300 	ldmls	r1, {r8, r9}
    4ad4:	024f0e7f 	subeq	r0, pc, #2032	; 0x7f0
    4ad8:	ff020000 			; <UNDEFINED> instruction: 0xff020000
    4adc:	00004502 	andeq	r4, r0, r2, lsl #10
    4ae0:	94910300 	ldrls	r0, [r1], #768	; 0x300
    4ae4:	18290e7f 	stmdane	r9!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp}
    4ae8:	ff020000 			; <UNDEFINED> instruction: 0xff020000
    4aec:	00008c02 	andeq	r8, r0, r2, lsl #24
    4af0:	90910300 	addsls	r0, r1, r0, lsl #6
    4af4:	19930e7f 	ldmibne	r3, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp}
    4af8:	00020000 	andeq	r0, r2, r0
    4afc:	00004503 	andeq	r4, r0, r3, lsl #10
    4b00:	00910200 	addseq	r0, r1, r0, lsl #4
    4b04:	0019640f 	andseq	r6, r9, pc, lsl #8
    4b08:	03020200 	movweq	r0, #8704	; 0x2200
    4b0c:	00000045 	andeq	r0, r0, r5, asr #32
    4b10:	0f6c9102 	svceq	0x006c9102
    4b14:	000018f5 	strdeq	r1, [r0], -r5
    4b18:	45030302 	strmi	r0, [r3, #-770]	; 0x302
    4b1c:	02000000 	andeq	r0, r0, #0
    4b20:	180f6891 	stmdane	pc, {r0, r4, r7, fp, sp, lr}	; <UNPREDICTABLE>
    4b24:	0200000e 	andeq	r0, r0, #14
    4b28:	00450304 	subeq	r0, r5, r4, lsl #6
    4b2c:	91020000 	mrsls	r0, (UNDEF: 2)
    4b30:	11330f64 	teqne	r3, r4, ror #30
    4b34:	05020000 	streq	r0, [r2]
    4b38:	00004503 	andeq	r4, r0, r3, lsl #10
    4b3c:	60910200 	addsvs	r0, r1, r0, lsl #4
    4b40:	0017800f 	andseq	r8, r7, pc
    4b44:	03060200 	movweq	r0, #25088	; 0x6200
    4b48:	00000045 	andeq	r0, r0, r5, asr #32
    4b4c:	0f5c9102 	svceq	0x005c9102
    4b50:	000017a0 	andeq	r1, r0, r0, lsr #15
    4b54:	45030702 	strmi	r0, [r3, #-1794]	; 0x702
    4b58:	02000000 	andeq	r0, r0, #0
    4b5c:	d00f4891 	mulle	pc, r1, r8	; <UNPREDICTABLE>
    4b60:	02000017 	andeq	r0, r0, #23
    4b64:	00450308 	subeq	r0, r5, r8, lsl #6
    4b68:	91020000 	mrsls	r0, (UNDEF: 2)
    4b6c:	10c30f50 	sbcne	r0, r3, r0, asr pc
    4b70:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    4b74:	00004503 	andeq	r4, r0, r3, lsl #10
    4b78:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    4b7c:	0017ad0f 	andseq	sl, r7, pc, lsl #26
    4b80:	030a0200 	movweq	r0, #41472	; 0xa200
    4b84:	00000045 	andeq	r0, r0, r5, asr #32
    4b88:	0f589102 	svceq	0x00589102
    4b8c:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    4b90:	45030b02 	strmi	r0, [r3, #-2818]	; 0xb02
    4b94:	02000000 	andeq	r0, r0, #0
    4b98:	3a0f4c91 	bcc	3d7de4 <MV_CPU_LE+0x3d7de3>
    4b9c:	02000018 	andeq	r0, r0, #24
    4ba0:	0705030c 	streq	r0, [r5, -ip, lsl #6]
    4ba4:	91030000 	mrsls	r0, (UNDEF: 3)
    4ba8:	14007fa4 	strne	r7, [r0], #-4004	; 0xfa4
    4bac:	0017f301 	andseq	pc, r7, r1, lsl #6
    4bb0:	03780200 	cmneq	r8, #0
    4bb4:	00008101 	andeq	r8, r0, r1, lsl #2
    4bb8:	00d32400 	sbcseq	r2, r3, r0, lsl #8
    4bbc:	00d42440 	sbcseq	r2, r4, r0, asr #8
    4bc0:	0016b340 	andseq	fp, r6, r0, asr #6
    4bc4:	0008c000 	andeq	ip, r8, r0
    4bc8:	0d2c0e00 	stceq	14, cr0, [ip]
    4bcc:	78020000 	stmdavc	r2, {}	; <UNPREDICTABLE>
    4bd0:	0002cc03 	andeq	ip, r2, r3, lsl #24
    4bd4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4bd8:	00055d0e 	andeq	r5, r5, lr, lsl #26
    4bdc:	03780200 	cmneq	r8, #0
    4be0:	00000045 	andeq	r0, r0, r5, asr #32
    4be4:	0e609102 	wmacseq	wr9, wr0, wr2
    4be8:	0000024f 	andeq	r0, r0, pc, asr #4
    4bec:	45037802 	strmi	r7, [r3, #-2050]	; 0x802
    4bf0:	02000000 	andeq	r0, r0, #0
    4bf4:	290e5c91 	stmdbcs	lr, {r0, r4, r7, sl, fp, ip, lr}
    4bf8:	02000018 	andeq	r0, r0, #24
    4bfc:	008c0378 	addeq	r0, ip, r8, ror r3
    4c00:	91020000 	mrsls	r0, (UNDEF: 2)
    4c04:	0e180f58 	mrceq	15, 0, r0, cr8, cr8, {2}
    4c08:	7a020000 	bvc	84c10 <MV_CPU_LE+0x84c0f>
    4c0c:	00004503 	andeq	r4, r0, r3, lsl #10
    4c10:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    4c14:	0010d10f 	andseq	sp, r0, pc, lsl #2
    4c18:	037a0200 	cmneq	sl, #0
    4c1c:	00000045 	andeq	r0, r0, r5, asr #32
    4c20:	0f689102 	svceq	0x00689102
    4c24:	00001719 	andeq	r1, r0, r9, lsl r7
    4c28:	33037b02 	movwcc	r7, #15106	; 0x3b02
    4c2c:	02000000 	andeq	r0, r0, #0
    4c30:	ad0f7091 	wstrbge	wr7, [pc, #-145]
    4c34:	02000017 	andeq	r0, r0, #23
    4c38:	0045037c 	subeq	r0, r5, ip, ror r3
    4c3c:	91020000 	mrsls	r0, (UNDEF: 2)
    4c40:	0114006c 	tsteq	r4, ip, rrx
    4c44:	000016d2 	ldrdeq	r1, [r0], -r2
    4c48:	0103c102 	tsteq	r3, r2, lsl #2
    4c4c:	00000081 	andeq	r0, r0, r1, lsl #1
    4c50:	4000d424 	andmi	sp, r0, r4, lsr #8
    4c54:	4000d59c 	mulmi	r0, ip, r5
    4c58:	000016eb 	andeq	r1, r0, fp, ror #13
    4c5c:	0000095c 	andeq	r0, r0, ip, asr r9
    4c60:	000d2c0e 	andeq	r2, sp, lr, lsl #24
    4c64:	03c10200 	biceq	r0, r1, #0
    4c68:	000002cc 	andeq	r0, r0, ip, asr #5
    4c6c:	16549102 	ldrbne	r9, [r4], -r2, lsl #2
    4c70:	00000213 	andeq	r0, r0, r3, lsl r2
    4c74:	4503c302 	strmi	ip, [r3, #-770]	; 0x302
    4c78:	0f000000 	svceq	0x00000000
    4c7c:	0000055d 	andeq	r0, r0, sp, asr r5
    4c80:	4503c302 	strmi	ip, [r3, #-770]	; 0x302
    4c84:	02000000 	andeq	r0, r0, #0
    4c88:	ce0f6c91 	mcrgt	12, 0, r6, cr15, cr1, {4}
    4c8c:	02000002 	andeq	r0, r0, #2
    4c90:	004503c3 	subeq	r0, r5, r3, asr #7
    4c94:	91020000 	mrsls	r0, (UNDEF: 2)
    4c98:	189f0f68 	ldmne	pc, {r3, r5, r6, r8, r9, sl, fp}	; <UNPREDICTABLE>
    4c9c:	c3020000 	movwgt	r0, #8192	; 0x2000
    4ca0:	00004503 	andeq	r4, r0, r3, lsl #10
    4ca4:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    4ca8:	00697517 	rsbeq	r7, r9, r7, lsl r5
    4cac:	4503c302 	strmi	ip, [r3, #-770]	; 0x302
    4cb0:	0f000000 	svceq	0x00000000
    4cb4:	00001964 	andeq	r1, r0, r4, ror #18
    4cb8:	4503c302 	strmi	ip, [r3, #-770]	; 0x302
    4cbc:	02000000 	andeq	r0, r0, #0
    4cc0:	4f166091 	svcmi	0x00166091
    4cc4:	02000002 	andeq	r0, r0, #2
    4cc8:	004503c3 	subeq	r0, r5, r3, asr #7
    4ccc:	cc0f0000 	wstrbgt	wr0, [pc]
    4cd0:	02000012 	andeq	r0, r0, #18
    4cd4:	004503c4 	subeq	r0, r5, r4, asr #7
    4cd8:	91020000 	mrsls	r0, (UNDEF: 2)
    4cdc:	3308005c 	movwcc	r0, #32860	; 0x805c
    4ce0:	6c000000 	wstrbvs	wr0, [r0]
    4ce4:	09000009 	stmdbeq	r0, {r0, r3}
    4ce8:	00000050 	andeq	r0, r0, r0, asr r0
    4cec:	fe120008 	cdp2	0, 1, cr0, cr2, cr8, {0}
    4cf0:	02000016 	andeq	r0, r0, #22
    4cf4:	00095c6b 	andeq	r5, r9, fp, ror #24
    4cf8:	40030500 	andmi	r0, r3, r0, lsl #10
    4cfc:	12400112 	subne	r0, r0, #-2147483644	; 0x80000004
    4d00:	00001764 	andeq	r1, r0, r4, ror #14
    4d04:	095c6c02 	ldmdbeq	ip, {r1, sl, fp, sp, lr}^
    4d08:	03050000 	movweq	r0, #20480	; 0x5000
    4d0c:	40011264 	andmi	r1, r1, r4, ror #4
    4d10:	00004508 	andeq	r4, r0, r8, lsl #10
    4d14:	0009a400 	andeq	sl, r9, r0, lsl #8
    4d18:	00500900 	subseq	r0, r0, r0, lsl #18
    4d1c:	09070000 	stmdbeq	r7, {}	; <UNPREDICTABLE>
    4d20:	00000050 	andeq	r0, r0, r0, asr r0
    4d24:	4318007f 	tstmi	r8, #127	; 0x7f
    4d28:	0200000f 	andeq	r0, r0, #15
    4d2c:	00098e7a 	andeq	r8, r9, sl, ror lr
    4d30:	18010100 	stmdane	r1, {r8}
    4d34:	00000f56 	andeq	r0, r0, r6, asr pc
    4d38:	098e7b02 	stmibeq	lr, {r1, r8, r9, fp, ip, sp, lr}
    4d3c:	01010000 	mrseq	r0, (UNDEF: 1)
    4d40:	000f4318 	andeq	r4, pc, r8, lsl r3	; <UNPREDICTABLE>
    4d44:	8e7a0200 	cdphi	2, 7, cr0, cr10, cr0, {0}
    4d48:	01000009 	tsteq	r0, r9
    4d4c:	0f561801 	svceq	0x00561801
    4d50:	7b020000 	blvc	84d58 <MV_CPU_LE+0x84d57>
    4d54:	0000098e 	andeq	r0, r0, lr, lsl #19
    4d58:	Address 0x00004d58 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0b0b0024 	bleq	2c00ac <MV_CPU_LE+0x2c00ab>
  18:	0e030b3e 	vmoveq.16	d3[0], r0
  1c:	24030000 	strcs	r0, [r3]
  20:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  24:	0008030b 	andeq	r0, r8, fp, lsl #6
  28:	000f0400 	andeq	r0, pc, r0, lsl #8
  2c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  30:	16050000 	strne	r0, [r5], -r0
  34:	3a0e0300 	bcc	380c3c <MV_CPU_LE+0x380c3b>
  38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
  40:	13490101 	movtne	r0, #37121	; 0x9101
  44:	00001301 	andeq	r1, r0, r1, lsl #6
  48:	49002107 	stmdbmi	r0, {r0, r1, r2, r8, sp}
  4c:	000b2f13 	andeq	r2, fp, r3, lsl pc
  50:	01040800 	tsteq	r4, r0, lsl #16
  54:	0b0b0e03 	bleq	2c3868 <MV_CPU_LE+0x2c3867>
  58:	0b3b0b3a 	bleq	ec2d48 <MV_CPU_LE+0xec2d47>
  5c:	00001301 	andeq	r1, r0, r1, lsl #6
  60:	03002809 	movweq	r2, #2057	; 0x809
  64:	000d1c0e 	andeq	r1, sp, lr, lsl #24
  68:	01040a00 	tsteq	r4, r0, lsl #20
  6c:	0b3a0b0b 	bleq	e82ca0 <MV_CPU_LE+0xe82c9f>
  70:	13010b3b 	movwne	r0, #6971	; 0x1b3b
  74:	130b0000 	movwne	r0, #45056	; 0xb000
  78:	0b0e0301 	bleq	380c84 <MV_CPU_LE+0x380c83>
  7c:	3b0b3a0b 	blcc	2ce8b0 <MV_CPU_LE+0x2ce8af>
  80:	0013010b 	andseq	r0, r3, fp, lsl #2
  84:	000d0c00 	andeq	r0, sp, r0, lsl #24
  88:	0b3a0e03 	bleq	e8389c <MV_CPU_LE+0xe8389b>
  8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  90:	00000a38 	andeq	r0, r0, r8, lsr sl
  94:	0300280d 	movweq	r2, #2061	; 0x80d
  98:	000d1c08 	andeq	r1, sp, r8, lsl #24
  9c:	012e0e00 	teqeq	lr, r0, lsl #28
  a0:	0b3a0e03 	bleq	e838b4 <MV_CPU_LE+0xe838b3>
  a4:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
  a8:	01111349 	tsteq	r1, r9, asr #6
  ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
  b0:	00001301 	andeq	r1, r0, r1, lsl #6
  b4:	0300050f 	movweq	r0, #1295	; 0x50f
  b8:	3b0b3a0e 	blcc	2ce8f8 <MV_CPU_LE+0x2ce8f7>
  bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
  c0:	1000000a 	andne	r0, r0, sl
  c4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
  cc:	0a021349 	beq	84df8 <MV_CPU_LE+0x84df7>
  d0:	2e110000 	wxorcs	wr0, wr1, wr0
  d4:	030c3f01 	movweq	r3, #52993	; 0xcf01
  d8:	3b0b3a0e 	blcc	2ce918 <MV_CPU_LE+0x2ce917>
  dc:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
  e0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  e4:	01064001 	tsteq	r6, r1
  e8:	12000013 	andne	r0, r0, #19
  ec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
  f0:	0b3b0b3a 	bleq	ec2de0 <MV_CPU_LE+0xec2ddf>
  f4:	0a021349 	beq	84e20 <MV_CPU_LE+0x84e1f>
  f8:	0b130000 	bleq	4c0100 <MV_CPU_LE+0x4c00ff>
  fc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 100:	14000001 	strne	r0, [r0], #-1
 104:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 108:	0b3a0e03 	bleq	e8391c <MV_CPU_LE+0xe8391b>
 10c:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
 110:	01111349 	tsteq	r1, r9, asr #6
 114:	06400112 			; <UNDEFINED> instruction: 0x06400112
 118:	00001301 	andeq	r1, r0, r1, lsl #6
 11c:	03012e15 	movweq	r2, #7701	; 0x1e15
 120:	3b0b3a0e 	blcc	2ce960 <MV_CPU_LE+0x2ce95f>
 124:	110c2705 	tstne	ip, r5, lsl #14
 128:	40011201 	andmi	r1, r1, r1, lsl #4
 12c:	00130106 	andseq	r0, r3, r6, lsl #2
 130:	00341600 	eorseq	r1, r4, r0, lsl #12
 134:	0b3a0803 	bleq	e82148 <MV_CPU_LE+0xe82147>
 138:	1349053b 	movtne	r0, #38203	; 0x953b
 13c:	00000a02 	andeq	r0, r0, r2, lsl #20
 140:	3f002e17 	svccc	0x00002e17
 144:	3a0e030c 	bcc	380d7c <MV_CPU_LE+0x380d7b>
 148:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 14c:	1113490c 	tstne	r3, ip, lsl #18
 150:	40011201 	andmi	r1, r1, r1, lsl #4
 154:	18000006 	stmdane	r0, {r1, r2}
 158:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 15c:	0b3b0b3a 	bleq	ec2e4c <MV_CPU_LE+0xec2e4b>
 160:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; 44 <MV_CPU_LE+0x43>
 164:	00000c3c 	andeq	r0, r0, ip, lsr ip
 168:	03003419 	movweq	r3, #1049	; 0x419
 16c:	3b0b3a0e 	blcc	2ce9ac <MV_CPU_LE+0x2ce9ab>
 170:	3f13490b 	svccc	0x0013490b
 174:	000a020c 	andeq	r0, sl, ip, lsl #4
 178:	11010000 	mrsne	r0, (UNDEF: 1)
 17c:	130e2501 	movwne	r2, #58625	; 0xe501
 180:	1b0e030b 	blne	380db4 <MV_CPU_LE+0x380db3>
 184:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 188:	00061001 	andeq	r1, r6, r1
 18c:	012e0200 	teqeq	lr, r0, lsl #4
 190:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 194:	0b3b0b3a 	bleq	ec2e84 <MV_CPU_LE+0xec2e83>
 198:	13490c27 	movtne	r0, #39975	; 0x9c27
 19c:	01120111 	tsteq	r2, r1, lsl r1
 1a0:	13010640 	movwne	r0, #5696	; 0x1640
 1a4:	05030000 	streq	r0, [r3]
 1a8:	3a080300 	bcc	200db0 <MV_CPU_LE+0x200daf>
 1ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1b0:	000a0213 	andeq	r0, sl, r3, lsl r2
 1b4:	00340400 	eorseq	r0, r4, r0, lsl #8
 1b8:	0b3a0803 	bleq	e821cc <MV_CPU_LE+0xe821cb>
 1bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 1c0:	00000a02 	andeq	r0, r0, r2, lsl #20
 1c4:	0b000f05 	bleq	3de0 <MV_CPU_LE+0x3ddf>
 1c8:	0600000b 	streq	r0, [r0], -fp
 1cc:	0b0b0024 	bleq	2c0264 <MV_CPU_LE+0x2c0263>
 1d0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 1d4:	0f070000 	svceq	0x00070000
 1d8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 1dc:	08000013 	stmdaeq	r0, {r0, r1, r4}
 1e0:	0b0b0024 	bleq	2c0278 <MV_CPU_LE+0x2c0277>
 1e4:	0e030b3e 	vmoveq.16	d3[0], r0
 1e8:	05090000 	streq	r0, [r9]
 1ec:	3a0e0300 	bcc	380df4 <MV_CPU_LE+0x380df3>
 1f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1f4:	000a0213 	andeq	r0, sl, r3, lsl r2
 1f8:	00260a00 	eoreq	r0, r6, r0, lsl #20
 1fc:	260b0000 	strcs	r0, [fp], -r0
 200:	00134900 	andseq	r4, r3, r0, lsl #18
 204:	11010000 	mrsne	r0, (UNDEF: 1)
 208:	130e2501 	movwne	r2, #58625	; 0xe501
 20c:	1b0e030b 	blne	380e40 <MV_CPU_LE+0x380e3f>
 210:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 214:	00061001 	andeq	r1, r6, r1
 218:	00240200 	eoreq	r0, r4, r0, lsl #4
 21c:	0b3e0b0b 	bleq	f82e50 <MV_CPU_LE+0xf82e4f>
 220:	00000e03 	andeq	r0, r0, r3, lsl #28
 224:	03001603 	movweq	r1, #1539	; 0x603
 228:	3b0b3a0e 	blcc	2cea68 <MV_CPU_LE+0x2cea67>
 22c:	0013490b 	andseq	r4, r3, fp, lsl #18
 230:	00240400 	eoreq	r0, r4, r0, lsl #8
 234:	0b3e0b0b 	bleq	f82e68 <MV_CPU_LE+0xf82e67>
 238:	00000803 	andeq	r0, r0, r3, lsl #16
 23c:	03011305 	movweq	r1, #4869	; 0x1305
 240:	3a0b0b0e 	bcc	2c2e80 <MV_CPU_LE+0x2c2e7f>
 244:	010b3b0b 	tsteq	fp, fp, lsl #22
 248:	06000013 			; <UNDEFINED> instruction: 0x06000013
 24c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 250:	0b3b0b3a 	bleq	ec2f40 <MV_CPU_LE+0xec2f3f>
 254:	0a381349 	beq	e04f80 <MV_CPU_LE+0xe04f7f>
 258:	0d070000 	wstrbeq	wr0, [r7]
 25c:	3a0e0300 	bcc	380e64 <MV_CPU_LE+0x380e63>
 260:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 264:	000a3813 	andeq	r3, sl, r3, lsl r8
 268:	01010800 	tsteq	r1, r0, lsl #16
 26c:	13011349 	movwne	r1, #4937	; 0x1349
 270:	21090000 	mrscs	r0, (UNDEF: 9)
 274:	2f134900 	svccs	0x00134900
 278:	0a00000b 	beq	2ac <MV_CPU_LE+0x2ab>
 27c:	0e03012e 	wsadbeq	wr0, wr3, wr14
 280:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 284:	13490c27 	movtne	r0, #39975	; 0x9c27
 288:	01120111 	tsteq	r2, r1, lsl r1
 28c:	13010640 	movwne	r0, #5696	; 0x1640
 290:	050b0000 	streq	r0, [fp]
 294:	3a0e0300 	bcc	380e9c <MV_CPU_LE+0x380e9b>
 298:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 29c:	000a0213 	andeq	r0, sl, r3, lsl r2
 2a0:	00340c00 	eorseq	r0, r4, r0, lsl #24
 2a4:	0b3a0e03 	bleq	e83ab8 <MV_CPU_LE+0xe83ab7>
 2a8:	1349053b 	movtne	r0, #38203	; 0x953b
 2ac:	00000a02 	andeq	r0, r0, r2, lsl #20
 2b0:	3f012e0d 	svccc	0x00012e0d
 2b4:	3a0e030c 	bcc	380eec <MV_CPU_LE+0x380eeb>
 2b8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 2bc:	1201110c 	andne	r1, r1, #3
 2c0:	01064001 	tsteq	r6, r1
 2c4:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
 2c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 2cc:	0b3b0b3a 	bleq	ec2fbc <MV_CPU_LE+0xec2fbb>
 2d0:	0a021349 	beq	84ffc <MV_CPU_LE+0x84ffb>
 2d4:	0f0f0000 	svceq	0x000f0000
 2d8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 2dc:	10000013 	andne	r0, r0, r3, lsl r0
 2e0:	13490035 	movtne	r0, #36917	; 0x9035
 2e4:	05110000 	ldreq	r0, [r1]
 2e8:	3a080300 	bcc	200ef0 <MV_CPU_LE+0x200eef>
 2ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 2f0:	000a0213 	andeq	r0, sl, r3, lsl r2
 2f4:	00051200 	andeq	r1, r5, r0, lsl #4
 2f8:	0b3a0e03 	bleq	e83b0c <MV_CPU_LE+0xe83b0b>
 2fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 300:	00000a02 	andeq	r0, r0, r2, lsl #20
 304:	03003413 	movweq	r3, #1043	; 0x413
 308:	3b0b3a08 	blcc	2ceb30 <MV_CPU_LE+0x2ceb2f>
 30c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 310:	1400000a 	strne	r0, [r0], #-10
 314:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 318:	0b3a0e03 	bleq	e83b2c <MV_CPU_LE+0xe83b2b>
 31c:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
 320:	01111349 	tsteq	r1, r9, asr #6
 324:	06400112 			; <UNDEFINED> instruction: 0x06400112
 328:	00001301 	andeq	r1, r0, r1, lsl #6
 32c:	3f012e15 	svccc	0x00012e15
 330:	3a0e030c 	bcc	380f68 <MV_CPU_LE+0x380f67>
 334:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 338:	1113490c 	tstne	r3, ip, lsl #18
 33c:	40011201 	andmi	r1, r1, r1, lsl #4
 340:	00000006 	andeq	r0, r0, r6
 344:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 348:	030b130e 	movweq	r1, #45838	; 0xb30e
 34c:	110e1b0e 	tstne	lr, lr, lsl #22
 350:	10011201 	andne	r1, r1, r1, lsl #4
 354:	02000006 	andeq	r0, r0, #6
 358:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 35c:	0b3b0b3a 	bleq	ec304c <MV_CPU_LE+0xec304b>
 360:	00001349 	andeq	r1, r0, r9, asr #6
 364:	0b002403 	bleq	9378 <MV_CPU_LE+0x9377>
 368:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 36c:	0400000e 	streq	r0, [r0], #-14
 370:	0b0b0024 	bleq	2c0408 <MV_CPU_LE+0x2c0407>
 374:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 378:	0f050000 	svceq	0x00050000
 37c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 380:	06000013 			; <UNDEFINED> instruction: 0x06000013
 384:	0b0b0104 	bleq	2c079c <MV_CPU_LE+0x2c079b>
 388:	0b3b0b3a 	bleq	ec3078 <MV_CPU_LE+0xec3077>
 38c:	00001301 	andeq	r1, r0, r1, lsl #6
 390:	03002807 	movweq	r2, #2055	; 0x807
 394:	000d1c0e 	andeq	r1, sp, lr, lsl #24
 398:	01130800 	tsteq	r3, r0, lsl #16
 39c:	0b0b0e03 	bleq	2c3bb0 <MV_CPU_LE+0x2c3baf>
 3a0:	0b3b0b3a 	bleq	ec3090 <MV_CPU_LE+0xec308f>
 3a4:	00001301 	andeq	r1, r0, r1, lsl #6
 3a8:	03000d09 	movweq	r0, #3337	; 0xd09
 3ac:	3b0b3a0e 	blcc	2cebec <MV_CPU_LE+0x2cebeb>
 3b0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 3b4:	0a00000a 	beq	3e4 <MV_CPU_LE+0x3e3>
 3b8:	0e030104 	wmululeq	wr0, wr3, wr4
 3bc:	0b3a0b0b 	bleq	e82ff0 <MV_CPU_LE+0xe82fef>
 3c0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 3c4:	2e0b0000 	worcs	wr0, wr11, wr0
 3c8:	3a0e0301 	bcc	380fd4 <MV_CPU_LE+0x380fd3>
 3cc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 3d0:	1113490c 	tstne	r3, ip, lsl #18
 3d4:	40011201 	andmi	r1, r1, r1, lsl #4
 3d8:	00130106 	andseq	r0, r3, r6, lsl #2
 3dc:	00050c00 	andeq	r0, r5, r0, lsl #24
 3e0:	0b3a0e03 	bleq	e83bf4 <MV_CPU_LE+0xe83bf3>
 3e4:	1349053b 	movtne	r0, #38203	; 0x953b
 3e8:	00000a02 	andeq	r0, r0, r2, lsl #20
 3ec:	0300340d 	movweq	r3, #1037	; 0x40d
 3f0:	3b0b3a0e 	blcc	2cec30 <MV_CPU_LE+0x2cec2f>
 3f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
 3f8:	0e00000a 	woreq	wr0, wr0, wr10
 3fc:	0e03012e 	wsadbeq	wr0, wr3, wr14
 400:	0b3b0b3a 	bleq	ec30f0 <MV_CPU_LE+0xec30ef>
 404:	13490c27 	movtne	r0, #39975	; 0x9c27
 408:	01120111 	tsteq	r2, r1, lsl r1
 40c:	13010640 	movwne	r0, #5696	; 0x1640
 410:	050f0000 	streq	r0, [pc, #0]	; 418 <MV_CPU_LE+0x417>
 414:	3a0e0300 	bcc	38101c <MV_CPU_LE+0x38101b>
 418:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 41c:	000a0213 	andeq	r0, sl, r3, lsl r2
 420:	00261000 	eoreq	r1, r6, r0
 424:	00001349 	andeq	r1, r0, r9, asr #6
 428:	3f012e11 	svccc	0x00012e11
 42c:	3a0e030c 	bcc	381064 <MV_CPU_LE+0x381063>
 430:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 434:	1113490c 	tstne	r3, ip, lsl #18
 438:	40011201 	andmi	r1, r1, r1, lsl #4
 43c:	00130106 	andseq	r0, r3, r6, lsl #2
 440:	00341200 	eorseq	r1, r4, r0, lsl #4
 444:	0b3a0e03 	bleq	e83c58 <MV_CPU_LE+0xe83c57>
 448:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 44c:	00000a02 	andeq	r0, r0, r2, lsl #20
 450:	03012e13 	movweq	r2, #7699	; 0x1e13
 454:	3b0b3a0e 	blcc	2cec94 <MV_CPU_LE+0x2cec93>
 458:	110c2705 	tstne	ip, r5, lsl #14
 45c:	40011201 	andmi	r1, r1, r1, lsl #4
 460:	00130106 	andseq	r0, r3, r6, lsl #2
 464:	012e1400 	teqeq	lr, r0, lsl #8
 468:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 46c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 470:	13490c27 	movtne	r0, #39975	; 0x9c27
 474:	01120111 	tsteq	r2, r1, lsl r1
 478:	13010640 	movwne	r0, #5696	; 0x1640
 47c:	34150000 	ldrcc	r0, [r5]
 480:	3a080300 	bcc	201088 <MV_CPU_LE+0x201087>
 484:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 488:	000a0213 	andeq	r0, sl, r3, lsl r2
 48c:	01011600 	tsteq	r1, r0, lsl #12
 490:	13011349 	movwne	r1, #4937	; 0x1349
 494:	21170000 	tstcs	r7, r0
 498:	2f134900 	svccs	0x00134900
 49c:	1800000b 	stmdane	r0, {r0, r1, r3}
 4a0:	0e03012e 	wsadbeq	wr0, wr3, wr14
 4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 4a8:	01110c27 	tsteq	r1, r7, lsr #24
 4ac:	06400112 			; <UNDEFINED> instruction: 0x06400112
 4b0:	01000000 	mrseq	r0, (UNDEF: 0)
 4b4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 4b8:	0e030b13 	vmoveq.32	d3[0], r0
 4bc:	01110e1b 	tsteq	r1, fp, lsl lr
 4c0:	06100112 			; <UNDEFINED> instruction: 0x06100112
 4c4:	24020000 	strcs	r0, [r2]
 4c8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 4cc:	000e030b 	andeq	r0, lr, fp, lsl #6
 4d0:	00240300 	eoreq	r0, r4, r0, lsl #6
 4d4:	0b3e0b0b 	bleq	f83108 <MV_CPU_LE+0xf83107>
 4d8:	00000803 	andeq	r0, r0, r3, lsl #16
 4dc:	03001604 	movweq	r1, #1540	; 0x604
 4e0:	3b0b3a0e 	blcc	2ced20 <MV_CPU_LE+0x2ced1f>
 4e4:	0013490b 	andseq	r4, r3, fp, lsl #18
 4e8:	000f0500 	andeq	r0, pc, r0, lsl #10
 4ec:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 4f0:	2e060000 	worcs	wr0, wr6, wr0
 4f4:	030c3f01 	movweq	r3, #52993	; 0xcf01
 4f8:	3b0b3a0e 	blcc	2ced38 <MV_CPU_LE+0x2ced37>
 4fc:	110c270b 	tstne	ip, fp, lsl #14
 500:	40011201 	andmi	r1, r1, r1, lsl #4
 504:	07000006 	streq	r0, [r0, -r6]
 508:	08030034 	stmdaeq	r3, {r2, r4, r5}
 50c:	0b3b0b3a 	bleq	ec31fc <MV_CPU_LE+0xec31fb>
 510:	0a021349 	beq	8523c <MV_CPU_LE+0x8523b>
 514:	01000000 	mrseq	r0, (UNDEF: 0)
 518:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 51c:	0e030b13 	vmoveq.32	d3[0], r0
 520:	01110e1b 	tsteq	r1, fp, lsl lr
 524:	06100112 			; <UNDEFINED> instruction: 0x06100112
 528:	24020000 	strcs	r0, [r2]
 52c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 530:	000e030b 	andeq	r0, lr, fp, lsl #6
 534:	00240300 	eoreq	r0, r4, r0, lsl #6
 538:	0b3e0b0b 	bleq	f8316c <MV_CPU_LE+0xf8316b>
 53c:	00000803 	andeq	r0, r0, r3, lsl #16
 540:	03001604 	movweq	r1, #1540	; 0x604
 544:	3b0b3a0e 	blcc	2ced84 <MV_CPU_LE+0x2ced83>
 548:	0013490b 	andseq	r4, r3, fp, lsl #18
 54c:	000f0500 	andeq	r0, pc, r0, lsl #10
 550:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 554:	04060000 	streq	r0, [r6]
 558:	0b0e0301 	bleq	381164 <MV_CPU_LE+0x381163>
 55c:	3b0b3a0b 	blcc	2ced90 <MV_CPU_LE+0x2ced8f>
 560:	0013010b 	andseq	r0, r3, fp, lsl #2
 564:	00280700 	eoreq	r0, r8, r0, lsl #14
 568:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 56c:	13080000 	movwne	r0, #32768	; 0x8000
 570:	0b0e0301 	bleq	38117c <MV_CPU_LE+0x38117b>
 574:	3b0b3a05 	blcc	2ced90 <MV_CPU_LE+0x2ced8f>
 578:	0013010b 	andseq	r0, r3, fp, lsl #2
 57c:	000d0900 	andeq	r0, sp, r0, lsl #18
 580:	0b3a0e03 	bleq	e83d94 <MV_CPU_LE+0xe83d93>
 584:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 588:	00000a38 	andeq	r0, r0, r8, lsr sl
 58c:	4901010a 	stmdbmi	r1, {r1, r3, r8}
 590:	00130113 	andseq	r0, r3, r3, lsl r1
 594:	00210b00 	eoreq	r0, r1, r0, lsl #22
 598:	0b2f1349 	bleq	bc52c4 <MV_CPU_LE+0xbc52c3>
 59c:	040c0000 	streq	r0, [ip]
 5a0:	3a0b0b01 	bcc	2c31ac <MV_CPU_LE+0x2c31ab>
 5a4:	010b3b0b 	tsteq	fp, fp, lsl #22
 5a8:	0d000013 	wstrbeq	wr0, [r0, #-19]
 5ac:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 5b0:	0b3a0b0b 	bleq	e831e4 <MV_CPU_LE+0xe831e3>
 5b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 5b8:	2e0e0000 	worcs	wr0, wr14, wr0
 5bc:	3a0e0301 	bcc	3811c8 <MV_CPU_LE+0x3811c7>
 5c0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 5c4:	1113490c 	tstne	r3, ip, lsl #18
 5c8:	40011201 	andmi	r1, r1, r1, lsl #4
 5cc:	00130106 	andseq	r0, r3, r6, lsl #2
 5d0:	00050f00 	andeq	r0, r5, r0, lsl #30
 5d4:	0b3a0e03 	bleq	e83de8 <MV_CPU_LE+0xe83de7>
 5d8:	1349053b 	movtne	r0, #38203	; 0x953b
 5dc:	00000a02 	andeq	r0, r0, r2, lsl #20
 5e0:	03003410 	movweq	r3, #1040	; 0x410
 5e4:	3b0b3a0e 	blcc	2cee24 <MV_CPU_LE+0x2cee23>
 5e8:	02134905 	andseq	r4, r3, #81920	; 0x14000
 5ec:	1100000a 	tstne	r0, sl
 5f0:	0e03012e 	wsadbeq	wr0, wr3, wr14
 5f4:	0b3b0b3a 	bleq	ec32e4 <MV_CPU_LE+0xec32e3>
 5f8:	13490c27 	movtne	r0, #39975	; 0x9c27
 5fc:	01120111 	tsteq	r2, r1, lsl r1
 600:	13010640 	movwne	r0, #5696	; 0x1640
 604:	05120000 	ldreq	r0, [r2]
 608:	3a0e0300 	bcc	381210 <MV_CPU_LE+0x38120f>
 60c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 610:	000a0213 	andeq	r0, sl, r3, lsl r2
 614:	00341300 	eorseq	r1, r4, r0, lsl #6
 618:	0b3a0e03 	bleq	e83e2c <MV_CPU_LE+0xe83e2b>
 61c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 620:	00000a02 	andeq	r0, r0, r2, lsl #20
 624:	03003414 	movweq	r3, #1044	; 0x414
 628:	3b0b3a0e 	blcc	2cee68 <MV_CPU_LE+0x2cee67>
 62c:	0013490b 	andseq	r4, r3, fp, lsl #18
 630:	012e1500 	teqeq	lr, r0, lsl #10
 634:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 638:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 63c:	13490c27 	movtne	r0, #39975	; 0x9c27
 640:	01120111 	tsteq	r2, r1, lsl r1
 644:	13010640 	movwne	r0, #5696	; 0x1640
 648:	34160000 	ldrcc	r0, [r6]
 64c:	3a0e0300 	bcc	381254 <MV_CPU_LE+0x381253>
 650:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 654:	3c0c3f13 	stccc	15, cr3, [ip], {19}
 658:	0000000c 	andeq	r0, r0, ip
 65c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 660:	030b130e 	movweq	r1, #45838	; 0xb30e
 664:	110e1b0e 	tstne	lr, lr, lsl #22
 668:	10011201 	andne	r1, r1, r1, lsl #4
 66c:	02000006 	andeq	r0, r0, #6
 670:	0b0b0024 	bleq	2c0708 <MV_CPU_LE+0x2c0707>
 674:	0e030b3e 	vmoveq.16	d3[0], r0
 678:	24030000 	strcs	r0, [r3]
 67c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 680:	0008030b 	andeq	r0, r8, fp, lsl #6
 684:	00160400 	andseq	r0, r6, r0, lsl #8
 688:	0b3a0e03 	bleq	e83e9c <MV_CPU_LE+0xe83e9b>
 68c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 690:	13050000 	movwne	r0, #20480	; 0x5000
 694:	0b0e0301 	bleq	3812a0 <MV_CPU_LE+0x38129f>
 698:	3b0b3a05 	blcc	2ceeb4 <MV_CPU_LE+0x2ceeb3>
 69c:	0013010b 	andseq	r0, r3, fp, lsl #2
 6a0:	000d0600 	andeq	r0, sp, r0, lsl #12
 6a4:	0b3a0e03 	bleq	e83eb8 <MV_CPU_LE+0xe83eb7>
 6a8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 6ac:	00000a38 	andeq	r0, r0, r8, lsr sl
 6b0:	03000d07 	movweq	r0, #3335	; 0xd07
 6b4:	3b0b3a0e 	blcc	2ceef4 <MV_CPU_LE+0x2ceef3>
 6b8:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 6bc:	0800000a 	stmdaeq	r0, {r1, r3}
 6c0:	13490101 	movtne	r0, #37121	; 0x9101
 6c4:	00001301 	andeq	r1, r0, r1, lsl #6
 6c8:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
 6cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
 6d0:	00160a00 	andseq	r0, r6, r0, lsl #20
 6d4:	0b3a0e03 	bleq	e83ee8 <MV_CPU_LE+0xe83ee7>
 6d8:	1349053b 	movtne	r0, #38203	; 0x953b
 6dc:	040b0000 	streq	r0, [fp]
 6e0:	0b0e0301 	bleq	3812ec <MV_CPU_LE+0x3812eb>
 6e4:	3b0b3a0b 	blcc	2cef18 <MV_CPU_LE+0x2cef17>
 6e8:	0013010b 	andseq	r0, r3, fp, lsl #2
 6ec:	00280c00 	eoreq	r0, r8, r0, lsl #24
 6f0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
 6f4:	2e0d0000 	worcs	wr0, wr13, wr0
 6f8:	3a0e0301 	bcc	381304 <MV_CPU_LE+0x381303>
 6fc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 700:	1113490c 	tstne	r3, ip, lsl #18
 704:	40011201 	andmi	r1, r1, r1, lsl #4
 708:	00130106 	andseq	r0, r3, r6, lsl #2
 70c:	00050e00 	andeq	r0, r5, r0, lsl #28
 710:	0b3a0e03 	bleq	e83f24 <MV_CPU_LE+0xe83f23>
 714:	1349053b 	movtne	r0, #38203	; 0x953b
 718:	00000a02 	andeq	r0, r0, r2, lsl #20
 71c:	0300340f 	movweq	r3, #1039	; 0x40f
 720:	3b0b3a0e 	blcc	2cef60 <MV_CPU_LE+0x2cef5f>
 724:	02134905 	andseq	r4, r3, #81920	; 0x14000
 728:	1000000a 	andne	r0, r0, sl
 72c:	0c3f002e 	wldrbeq	wr0, [pc], #-46
 730:	0b3a0e03 	bleq	e83f44 <MV_CPU_LE+0xe83f43>
 734:	01110b3b 	tsteq	r1, fp, lsr fp
 738:	06400112 			; <UNDEFINED> instruction: 0x06400112
 73c:	2e110000 	wxorcs	wr0, wr1, wr0
 740:	030c3f01 	movweq	r3, #52993	; 0xcf01
 744:	3b0b3a0e 	blcc	2cef84 <MV_CPU_LE+0x2cef83>
 748:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
 74c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 750:	01064001 	tsteq	r6, r1
 754:	12000013 	andne	r0, r0, #19
 758:	0e030005 	woreq	wr0, wr3, wr5
 75c:	0b3b0b3a 	bleq	ec344c <MV_CPU_LE+0xec344b>
 760:	0a021349 	beq	8548c <MV_CPU_LE+0x8548b>
 764:	34130000 	ldrcc	r0, [r3]
 768:	3a0e0300 	bcc	381370 <MV_CPU_LE+0x38136f>
 76c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 770:	000a0213 	andeq	r0, sl, r3, lsl r2
 774:	012e1400 	teqeq	lr, r0, lsl #8
 778:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 77c:	0b3b0b3a 	bleq	ec346c <MV_CPU_LE+0xec346b>
 780:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
 784:	00001301 	andeq	r1, r0, r1, lsl #6
 788:	00001815 	andeq	r1, r0, r5, lsl r8
 78c:	012e1600 	teqeq	lr, r0, lsl #12
 790:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 794:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 798:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
 79c:	00001301 	andeq	r1, r0, r1, lsl #6
 7a0:	11010b17 	tstne	r1, r7, lsl fp
 7a4:	00011201 	andeq	r1, r1, r1, lsl #4
 7a8:	012e1800 	teqeq	lr, r0, lsl #16
 7ac:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 7b0:	0b3b0b3a 	bleq	ec34a0 <MV_CPU_LE+0xec349f>
 7b4:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
 7b8:	2e190000 	wxorcs	wr0, wr9, wr0
 7bc:	030c3f01 	movweq	r3, #52993	; 0xcf01
 7c0:	3b0b3a0e 	blcc	2cf000 <MV_CPU_LE+0x2cefff>
 7c4:	110c2705 	tstne	ip, r5, lsl #14
 7c8:	40011201 	andmi	r1, r1, r1, lsl #4
 7cc:	00130106 	andseq	r0, r3, r6, lsl #2
 7d0:	000f1a00 	andeq	r1, pc, r0, lsl #20
 7d4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 7d8:	2e1b0000 	wxorcs	wr0, wr11, wr0
 7dc:	030c3f01 	movweq	r3, #52993	; 0xcf01
 7e0:	3b0b3a0e 	blcc	2cf020 <MV_CPU_LE+0x2cf01f>
 7e4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
 7e8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 7ec:	01064001 	tsteq	r6, r1
 7f0:	1c000013 	wstrbne	wr0, [r0], #-19
 7f4:	0c3f002e 	wldrbeq	wr0, [pc], #-46
 7f8:	0b3a0e03 	bleq	e8400c <MV_CPU_LE+0xe8400b>
 7fc:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
 800:	01111349 	tsteq	r1, r9, asr #6
 804:	06400112 			; <UNDEFINED> instruction: 0x06400112
 808:	341d0000 	ldrcc	r0, [sp]
 80c:	3a0e0300 	bcc	381414 <MV_CPU_LE+0x381413>
 810:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 814:	020c3f13 	andeq	r3, ip, #76	; 0x4c
 818:	0000000a 	andeq	r0, r0, sl
 81c:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 820:	030b130e 	movweq	r1, #45838	; 0xb30e
 824:	110e1b0e 	tstne	lr, lr, lsl #22
 828:	10011201 	andne	r1, r1, r1, lsl #4
 82c:	02000006 	andeq	r0, r0, #6
 830:	0b0b0024 	bleq	2c08c8 <MV_CPU_LE+0x2c08c7>
 834:	0e030b3e 	vmoveq.16	d3[0], r0
 838:	24030000 	strcs	r0, [r3]
 83c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 840:	0008030b 	andeq	r0, r8, fp, lsl #6
 844:	00160400 	andseq	r0, r6, r0, lsl #8
 848:	0b3a0e03 	bleq	e8405c <MV_CPU_LE+0xe8405b>
 84c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 850:	13050000 	movwne	r0, #20480	; 0x5000
 854:	0b0e0301 	bleq	381460 <MV_CPU_LE+0x38145f>
 858:	3b0b3a05 	blcc	2cf074 <MV_CPU_LE+0x2cf073>
 85c:	0013010b 	andseq	r0, r3, fp, lsl #2
 860:	000d0600 	andeq	r0, sp, r0, lsl #12
 864:	0b3a0e03 	bleq	e84078 <MV_CPU_LE+0xe84077>
 868:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 86c:	00000a38 	andeq	r0, r0, r8, lsr sl
 870:	03000d07 	movweq	r0, #3335	; 0xd07
 874:	3b0b3a0e 	blcc	2cf0b4 <MV_CPU_LE+0x2cf0b3>
 878:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
 87c:	0800000a 	stmdaeq	r0, {r1, r3}
 880:	13490101 	movtne	r0, #37121	; 0x9101
 884:	00001301 	andeq	r1, r0, r1, lsl #6
 888:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
 88c:	000b2f13 	andeq	r2, fp, r3, lsl pc
 890:	00160a00 	andseq	r0, r6, r0, lsl #20
 894:	0b3a0e03 	bleq	e840a8 <MV_CPU_LE+0xe840a7>
 898:	1349053b 	movtne	r0, #38203	; 0x953b
 89c:	2e0b0000 	worcs	wr0, wr11, wr0
 8a0:	3a0e0301 	bcc	3814ac <MV_CPU_LE+0x3814ab>
 8a4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 8a8:	1113490c 	tstne	r3, ip, lsl #18
 8ac:	40011201 	andmi	r1, r1, r1, lsl #4
 8b0:	00130106 	andseq	r0, r3, r6, lsl #2
 8b4:	00050c00 	andeq	r0, r5, r0, lsl #24
 8b8:	0b3a0e03 	bleq	e840cc <MV_CPU_LE+0xe840cb>
 8bc:	1349053b 	movtne	r0, #38203	; 0x953b
 8c0:	00000a02 	andeq	r0, r0, r2, lsl #20
 8c4:	0300340d 	movweq	r3, #1037	; 0x40d
 8c8:	3b0b3a0e 	blcc	2cf108 <MV_CPU_LE+0x2cf107>
 8cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
 8d0:	0e00000a 	woreq	wr0, wr0, wr10
 8d4:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 8d8:	0b3a0e03 	bleq	e840ec <MV_CPU_LE+0xe840eb>
 8dc:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 8e0:	01111349 	tsteq	r1, r9, asr #6
 8e4:	06400112 			; <UNDEFINED> instruction: 0x06400112
 8e8:	00001301 	andeq	r1, r0, r1, lsl #6
 8ec:	0300050f 	movweq	r0, #1295	; 0x50f
 8f0:	3b0b3a0e 	blcc	2cf130 <MV_CPU_LE+0x2cf12f>
 8f4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 8f8:	1000000a 	andne	r0, r0, sl
 8fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 900:	0b3b0b3a 	bleq	ec35f0 <MV_CPU_LE+0xec35ef>
 904:	0a021349 	beq	85630 <MV_CPU_LE+0x8562f>
 908:	0b110000 	bleq	440910 <MV_CPU_LE+0x44090f>
 90c:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 910:	12000001 	andne	r0, r0, #1
 914:	0b0b000f 	bleq	2c0958 <MV_CPU_LE+0x2c0957>
 918:	00001349 	andeq	r1, r0, r9, asr #6
 91c:	03003413 	movweq	r3, #1043	; 0x413
 920:	3b0b3a0e 	blcc	2cf160 <MV_CPU_LE+0x2cf15f>
 924:	3f13490b 	svccc	0x0013490b
 928:	000c3c0c 	andeq	r3, ip, ip, lsl #24
 92c:	11010000 	mrsne	r0, (UNDEF: 1)
 930:	130e2501 	movwne	r2, #58625	; 0xe501
 934:	1b0e030b 	blne	381568 <MV_CPU_LE+0x381567>
 938:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
 93c:	00061001 	andeq	r1, r6, r1
 940:	00240200 	eoreq	r0, r4, r0, lsl #4
 944:	0b3e0b0b 	bleq	f83578 <MV_CPU_LE+0xf83577>
 948:	00000e03 	andeq	r0, r0, r3, lsl #28
 94c:	0b002403 	bleq	9960 <MV_CPU_LE+0x995f>
 950:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 954:	04000008 	streq	r0, [r0], #-8
 958:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
 95c:	0b3b0b3a 	bleq	ec364c <MV_CPU_LE+0xec364b>
 960:	00001349 	andeq	r1, r0, r9, asr #6
 964:	0b000f05 	bleq	4580 <MV_CPU_LE+0x457f>
 968:	0013490b 	andseq	r4, r3, fp, lsl #18
 96c:	01130600 	tsteq	r3, r0, lsl #12
 970:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
 974:	0b3b0b3a 	bleq	ec3664 <MV_CPU_LE+0xec3663>
 978:	00001301 	andeq	r1, r0, r1, lsl #6
 97c:	03000d07 	movweq	r0, #3335	; 0xd07
 980:	3b0b3a0e 	blcc	2cf1c0 <MV_CPU_LE+0x2cf1bf>
 984:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 988:	0800000a 	stmdaeq	r0, {r1, r3}
 98c:	0e03000d 	woreq	wr0, wr3, wr13
 990:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 994:	0a381349 	beq	e056c0 <MV_CPU_LE+0xe056bf>
 998:	01090000 	mrseq	r0, (UNDEF: 9)
 99c:	01134901 	tsteq	r3, r1, lsl #18
 9a0:	0a000013 	beq	9f4 <MV_CPU_LE+0x9f3>
 9a4:	13490021 	movtne	r0, #36897	; 0x9021
 9a8:	00000b2f 	andeq	r0, r0, pc, lsr #22
 9ac:	0300160b 	movweq	r1, #1547	; 0x60b
 9b0:	3b0b3a0e 	blcc	2cf1f0 <MV_CPU_LE+0x2cf1ef>
 9b4:	00134905 	andseq	r4, r3, r5, lsl #18
 9b8:	01040c00 	tsteq	r4, r0, lsl #24
 9bc:	0b0b0e03 	bleq	2c41d0 <MV_CPU_LE+0x2c41cf>
 9c0:	0b3b0b3a 	bleq	ec36b0 <MV_CPU_LE+0xec36af>
 9c4:	00001301 	andeq	r1, r0, r1, lsl #6
 9c8:	0300280d 	movweq	r2, #2061	; 0x80d
 9cc:	000d1c0e 	andeq	r1, sp, lr, lsl #24
 9d0:	01130e00 	tsteq	r3, r0, lsl #28
 9d4:	0b0b0e03 	bleq	2c41e8 <MV_CPU_LE+0x2c41e7>
 9d8:	0b3b0b3a 	bleq	ec36c8 <MV_CPU_LE+0xec36c7>
 9dc:	00001301 	andeq	r1, r0, r1, lsl #6
 9e0:	03012e0f 	movweq	r2, #7695	; 0x1e0f
 9e4:	3b0b3a0e 	blcc	2cf224 <MV_CPU_LE+0x2cf223>
 9e8:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
 9ec:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 9f0:	01064001 	tsteq	r6, r1
 9f4:	10000013 	andne	r0, r0, r3, lsl r0
 9f8:	0e030005 	woreq	wr0, wr3, wr5
 9fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 a00:	0a021349 	beq	8572c <MV_CPU_LE+0x8572b>
 a04:	34110000 	ldrcc	r0, [r1]
 a08:	3a0e0300 	bcc	381610 <MV_CPU_LE+0x38160f>
 a0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 a10:	000a0213 	andeq	r0, sl, r3, lsl r2
 a14:	012e1200 	teqeq	lr, r0, lsl #4
 a18:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 a1c:	0b3b0b3a 	bleq	ec370c <MV_CPU_LE+0xec370b>
 a20:	01110c27 	tsteq	r1, r7, lsr #24
 a24:	06400112 			; <UNDEFINED> instruction: 0x06400112
 a28:	00001301 	andeq	r1, r0, r1, lsl #6
 a2c:	03000513 	movweq	r0, #1299	; 0x513
 a30:	3b0b3a0e 	blcc	2cf270 <MV_CPU_LE+0x2cf26f>
 a34:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a38:	1400000a 	strne	r0, [r0], #-10
 a3c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 a40:	0b3b0b3a 	bleq	ec3730 <MV_CPU_LE+0xec372f>
 a44:	0a021349 	beq	85770 <MV_CPU_LE+0x8576f>
 a48:	0a150000 	beq	540a50 <MV_CPU_LE+0x540a4f>
 a4c:	3a0e0300 	bcc	381654 <MV_CPU_LE+0x381653>
 a50:	110b3b0b 	tstne	fp, fp, lsl #22
 a54:	16000001 	strne	r0, [r0], -r1
 a58:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 a5c:	0b3a0e03 	bleq	e84270 <MV_CPU_LE+0xe8426f>
 a60:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 a64:	01111349 	tsteq	r1, r9, asr #6
 a68:	06400112 			; <UNDEFINED> instruction: 0x06400112
 a6c:	00001301 	andeq	r1, r0, r1, lsl #6
 a70:	03003417 	movweq	r3, #1047	; 0x417
 a74:	3b0b3a08 	blcc	2cf29c <MV_CPU_LE+0x2cf29b>
 a78:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 a7c:	1800000a 	stmdane	r0, {r1, r3}
 a80:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 a84:	0b3a0e03 	bleq	e84298 <MV_CPU_LE+0xe84297>
 a88:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
 a8c:	01111349 	tsteq	r1, r9, asr #6
 a90:	06400112 			; <UNDEFINED> instruction: 0x06400112
 a94:	00001301 	andeq	r1, r0, r1, lsl #6
 a98:	03003419 	movweq	r3, #1049	; 0x419
 a9c:	3b0b3a08 	blcc	2cf2c4 <MV_CPU_LE+0x2cf2c3>
 aa0:	02134905 	andseq	r4, r3, #81920	; 0x14000
 aa4:	1a00000a 	bne	ad4 <MV_CPU_LE+0xad3>
 aa8:	08030005 	stmdaeq	r3, {r0, r2}
 aac:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 ab0:	0a021349 	beq	857dc <MV_CPU_LE+0x857db>
 ab4:	2e1b0000 	wxorcs	wr0, wr11, wr0
 ab8:	3a0e0301 	bcc	3816c4 <MV_CPU_LE+0x3816c3>
 abc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 ac0:	1201110c 	andne	r1, r1, #3
 ac4:	01064001 	tsteq	r6, r1
 ac8:	00000013 	andeq	r0, r0, r3, lsl r0
 acc:	25011101 	strcs	r1, [r1, #-257]	; 0x101
 ad0:	030b130e 	movweq	r1, #45838	; 0xb30e
 ad4:	110e1b0e 	tstne	lr, lr, lsl #22
 ad8:	10011201 	andne	r1, r1, r1, lsl #4
 adc:	02000006 	andeq	r0, r0, #6
 ae0:	0b0b0024 	bleq	2c0b78 <MV_CPU_LE+0x2c0b77>
 ae4:	0e030b3e 	vmoveq.16	d3[0], r0
 ae8:	24030000 	strcs	r0, [r3]
 aec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 af0:	0008030b 	andeq	r0, r8, fp, lsl #6
 af4:	00160400 	andseq	r0, r6, r0, lsl #8
 af8:	0b3a0e03 	bleq	e8430c <MV_CPU_LE+0xe8430b>
 afc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 b00:	0f050000 	svceq	0x00050000
 b04:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
 b08:	06000013 			; <UNDEFINED> instruction: 0x06000013
 b0c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 b10:	0b3a050b 	bleq	e81f44 <MV_CPU_LE+0xe81f43>
 b14:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 b18:	0d070000 	wstrbeq	wr0, [r7]
 b1c:	3a0e0300 	bcc	381724 <MV_CPU_LE+0x381723>
 b20:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 b24:	000a3813 	andeq	r3, sl, r3, lsl r8
 b28:	000d0800 	andeq	r0, sp, r0, lsl #16
 b2c:	0b3a0e03 	bleq	e84340 <MV_CPU_LE+0xe8433f>
 b30:	1349053b 	movtne	r0, #38203	; 0x953b
 b34:	00000a38 	andeq	r0, r0, r8, lsr sl
 b38:	49010109 	stmdbmi	r1, {r0, r3, r8}
 b3c:	00130113 	andseq	r0, r3, r3, lsl r1
 b40:	00210a00 	eoreq	r0, r1, r0, lsl #20
 b44:	0b2f1349 	bleq	bc5870 <MV_CPU_LE+0xbc586f>
 b48:	160b0000 	strne	r0, [fp], -r0
 b4c:	3a0e0300 	bcc	381754 <MV_CPU_LE+0x381753>
 b50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 b54:	0c000013 	wstrbeq	wr0, [r0], #-19
 b58:	0e03012e 	wsadbeq	wr0, wr3, wr14
 b5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 b60:	13490c27 	movtne	r0, #39975	; 0x9c27
 b64:	01120111 	tsteq	r2, r1, lsl r1
 b68:	13010640 	movwne	r0, #5696	; 0x1640
 b6c:	050d0000 	streq	r0, [sp]
 b70:	3a0e0300 	bcc	381778 <MV_CPU_LE+0x381777>
 b74:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 b78:	000a0213 	andeq	r0, sl, r3, lsl r2
 b7c:	00340e00 	eorseq	r0, r4, r0, lsl #28
 b80:	0b3a0e03 	bleq	e84394 <MV_CPU_LE+0xe84393>
 b84:	1349053b 	movtne	r0, #38203	; 0x953b
 b88:	00000a02 	andeq	r0, r0, r2, lsl #20
 b8c:	3f012e0f 	svccc	0x00012e0f
 b90:	3a0e030c 	bcc	3817c8 <MV_CPU_LE+0x3817c7>
 b94:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 b98:	1113490c 	tstne	r3, ip, lsl #18
 b9c:	40011201 	andmi	r1, r1, r1, lsl #4
 ba0:	00130106 	andseq	r0, r3, r6, lsl #2
 ba4:	00051000 	andeq	r1, r5, r0
 ba8:	0b3a0e03 	bleq	e843bc <MV_CPU_LE+0xe843bb>
 bac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 bb0:	00000a02 	andeq	r0, r0, r2, lsl #20
 bb4:	03003411 	movweq	r3, #1041	; 0x411
 bb8:	3b0b3a0e 	blcc	2cf3f8 <MV_CPU_LE+0x2cf3f7>
 bbc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 bc0:	1200000a 	andne	r0, r0, #10
 bc4:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 bc8:	0b3a0e03 	bleq	e843dc <MV_CPU_LE+0xe843db>
 bcc:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
 bd0:	01111349 	tsteq	r1, r9, asr #6
 bd4:	06400112 			; <UNDEFINED> instruction: 0x06400112
 bd8:	00001301 	andeq	r1, r0, r1, lsl #6
 bdc:	03003413 	movweq	r3, #1043	; 0x413
 be0:	3b0b3a08 	blcc	2cf408 <MV_CPU_LE+0x2cf407>
 be4:	02134905 	andseq	r4, r3, #81920	; 0x14000
 be8:	1400000a 	strne	r0, [r0], #-10
 bec:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 bf0:	0b3b0b3a 	bleq	ec38e0 <MV_CPU_LE+0xec38df>
 bf4:	0c3f1349 	ldceq	3, cr1, [pc], #-292	; ad8 <MV_CPU_LE+0xad7>
 bf8:	00000c3c 	andeq	r0, r0, ip, lsr ip
 bfc:	01110100 	tsteq	r1, r0, lsl #2
 c00:	0b130e25 	bleq	4c449c <MV_CPU_LE+0x4c449b>
 c04:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
 c08:	01120111 	tsteq	r2, r1, lsl r1
 c0c:	00000610 	andeq	r0, r0, r0, lsl r6
 c10:	0b002402 	bleq	9c20 <MV_CPU_LE+0x9c1f>
 c14:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 c18:	0300000e 	movweq	r0, #14
 c1c:	0b0b0024 	bleq	2c0cb4 <MV_CPU_LE+0x2c0cb3>
 c20:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
 c24:	16040000 	strne	r0, [r4], -r0
 c28:	3a0e0300 	bcc	381830 <MV_CPU_LE+0x38182f>
 c2c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c30:	05000013 	streq	r0, [r0, #-19]
 c34:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 c38:	0b3a050b 	bleq	e8206c <MV_CPU_LE+0xe8206b>
 c3c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 c40:	0d060000 	wstrbeq	wr0, [r6]
 c44:	3a0e0300 	bcc	38184c <MV_CPU_LE+0x38184b>
 c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 c4c:	000a3813 	andeq	r3, sl, r3, lsl r8
 c50:	000d0700 	andeq	r0, sp, r0, lsl #14
 c54:	0b3a0e03 	bleq	e84468 <MV_CPU_LE+0xe84467>
 c58:	1349053b 	movtne	r0, #38203	; 0x953b
 c5c:	00000a38 	andeq	r0, r0, r8, lsr sl
 c60:	49010108 	stmdbmi	r1, {r3, r8}
 c64:	00130113 	andseq	r0, r3, r3, lsl r1
 c68:	00210900 	eoreq	r0, r1, r0, lsl #18
 c6c:	0b2f1349 	bleq	bc5998 <MV_CPU_LE+0xbc5997>
 c70:	160a0000 	strne	r0, [sl], -r0
 c74:	3a0e0300 	bcc	38187c <MV_CPU_LE+0x38187b>
 c78:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 c7c:	0b000013 	bleq	cd0 <MV_CPU_LE+0xccf>
 c80:	0e030104 	wmululeq	wr0, wr3, wr4
 c84:	0b3a0b0b 	bleq	e838b8 <MV_CPU_LE+0xe838b7>
 c88:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 c8c:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
 c90:	1c0e0300 	stcne	3, cr0, [lr], {0}
 c94:	0d00000d 	wstrbeq	wr0, [r0, #-13]
 c98:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
 c9c:	0b3a0b0b 	bleq	e838d0 <MV_CPU_LE+0xe838cf>
 ca0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 ca4:	2e0e0000 	worcs	wr0, wr14, wr0
 ca8:	3a0e0301 	bcc	3818b4 <MV_CPU_LE+0x3818b3>
 cac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 cb0:	1113490c 	tstne	r3, ip, lsl #18
 cb4:	40011201 	andmi	r1, r1, r1, lsl #4
 cb8:	00130106 	andseq	r0, r3, r6, lsl #2
 cbc:	00050f00 	andeq	r0, r5, r0, lsl #30
 cc0:	0b3a0e03 	bleq	e844d4 <MV_CPU_LE+0xe844d3>
 cc4:	1349053b 	movtne	r0, #38203	; 0x953b
 cc8:	00000a02 	andeq	r0, r0, r2, lsl #20
 ccc:	03003410 	movweq	r3, #1040	; 0x410
 cd0:	3b0b3a0e 	blcc	2cf510 <MV_CPU_LE+0x2cf50f>
 cd4:	02134905 	andseq	r4, r3, #81920	; 0x14000
 cd8:	1100000a 	tstne	r0, sl
 cdc:	0c3f012e 	wldrweq	wr0, [pc], #-184	; 0xffffff48
 ce0:	0b3a0e03 	bleq	e844f4 <MV_CPU_LE+0xe844f3>
 ce4:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
 ce8:	01120111 	tsteq	r2, r1, lsl r1
 cec:	13010640 	movwne	r0, #5696	; 0x1640
 cf0:	05120000 	ldreq	r0, [r2]
 cf4:	3a0e0300 	bcc	3818fc <MV_CPU_LE+0x3818fb>
 cf8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 cfc:	000a0213 	andeq	r0, sl, r3, lsl r2
 d00:	00341300 	eorseq	r1, r4, r0, lsl #6
 d04:	0b3a0e03 	bleq	e84518 <MV_CPU_LE+0xe84517>
 d08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 d0c:	00000a02 	andeq	r0, r0, r2, lsl #20
 d10:	03003414 	movweq	r3, #1044	; 0x414
 d14:	3b0b3a08 	blcc	2cf53c <MV_CPU_LE+0x2cf53b>
 d18:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 d1c:	1500000a 	strne	r0, [r0, #-10]
 d20:	0b0b000f 	bleq	2c0d64 <MV_CPU_LE+0x2c0d63>
 d24:	00001349 	andeq	r1, r0, r9, asr #6
 d28:	3f012e16 	svccc	0x00012e16
 d2c:	3a0e030c 	bcc	381964 <MV_CPU_LE+0x381963>
 d30:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 d34:	1113490c 	tstne	r3, ip, lsl #18
 d38:	40011201 	andmi	r1, r1, r1, lsl #4
 d3c:	00130106 	andseq	r0, r3, r6, lsl #2
 d40:	012e1700 	teqeq	lr, r0, lsl #14
 d44:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 d48:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 d4c:	13490c27 	movtne	r0, #39975	; 0x9c27
 d50:	01120111 	tsteq	r2, r1, lsl r1
 d54:	13010640 	movwne	r0, #5696	; 0x1640
 d58:	01000000 	mrseq	r0, (UNDEF: 0)
 d5c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 d60:	0e030b13 	vmoveq.32	d3[0], r0
 d64:	01110e1b 	tsteq	r1, fp, lsl lr
 d68:	06100112 			; <UNDEFINED> instruction: 0x06100112
 d6c:	24020000 	strcs	r0, [r2]
 d70:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 d74:	000e030b 	andeq	r0, lr, fp, lsl #6
 d78:	00160300 	andseq	r0, r6, r0, lsl #6
 d7c:	0b3a0e03 	bleq	e84590 <MV_CPU_LE+0xe8458f>
 d80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 d84:	24040000 	strcs	r0, [r4]
 d88:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 d8c:	0008030b 	andeq	r0, r8, fp, lsl #6
 d90:	01130500 	tsteq	r3, r0, lsl #10
 d94:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
 d98:	0b3b0b3a 	bleq	ec3a88 <MV_CPU_LE+0xec3a87>
 d9c:	00001301 	andeq	r1, r0, r1, lsl #6
 da0:	03000d06 	movweq	r0, #3334	; 0xd06
 da4:	3b0b3a0e 	blcc	2cf5e4 <MV_CPU_LE+0x2cf5e3>
 da8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 dac:	0700000a 	streq	r0, [r0, -sl]
 db0:	0e03000d 	woreq	wr0, wr3, wr13
 db4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 db8:	0a381349 	beq	e05ae4 <MV_CPU_LE+0xe05ae3>
 dbc:	01080000 	mrseq	r0, (UNDEF: 8)
 dc0:	01134901 	tsteq	r3, r1, lsl #18
 dc4:	09000013 	stmdbeq	r0, {r0, r1, r4}
 dc8:	13490021 	movtne	r0, #36897	; 0x9021
 dcc:	00000b2f 	andeq	r0, r0, pc, lsr #22
 dd0:	0300160a 	movweq	r1, #1546	; 0x60a
 dd4:	3b0b3a0e 	blcc	2cf614 <MV_CPU_LE+0x2cf613>
 dd8:	00134905 	andseq	r4, r3, r5, lsl #18
 ddc:	012e0b00 	teqeq	lr, r0, lsl #22
 de0:	0b3a0e03 	bleq	e845f4 <MV_CPU_LE+0xe845f3>
 de4:	0c27053b 	stceq	5, cr0, [r7], #-236	; 0xffffff14
 de8:	01111349 	tsteq	r1, r9, asr #6
 dec:	06400112 			; <UNDEFINED> instruction: 0x06400112
 df0:	00001301 	andeq	r1, r0, r1, lsl #6
 df4:	0300050c 	movweq	r0, #1292	; 0x50c
 df8:	3b0b3a0e 	blcc	2cf638 <MV_CPU_LE+0x2cf637>
 dfc:	02134905 	andseq	r4, r3, #81920	; 0x14000
 e00:	0d00000a 	wstrbeq	wr0, [r0, #-10]
 e04:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 e08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 e0c:	0a021349 	beq	85b38 <MV_CPU_LE+0x85b37>
 e10:	2e0e0000 	worcs	wr0, wr14, wr0
 e14:	030c3f01 	movweq	r3, #52993	; 0xcf01
 e18:	3b0b3a0e 	blcc	2cf658 <MV_CPU_LE+0x2cf657>
 e1c:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
 e20:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 e24:	01064001 	tsteq	r6, r1
 e28:	0f000013 	svceq	0x00000013
 e2c:	0e030005 	woreq	wr0, wr3, wr5
 e30:	0b3b0b3a 	bleq	ec3b20 <MV_CPU_LE+0xec3b1f>
 e34:	0a021349 	beq	85b60 <MV_CPU_LE+0x85b5f>
 e38:	34100000 	ldrcc	r0, [r0]
 e3c:	3a0e0300 	bcc	381a44 <MV_CPU_LE+0x381a43>
 e40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 e44:	000a0213 	andeq	r0, sl, r3, lsl r2
 e48:	012e1100 	teqeq	lr, r0, lsl #2
 e4c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 e50:	0b3b0b3a 	bleq	ec3b40 <MV_CPU_LE+0xec3b3f>
 e54:	0c3c1349 	ldceq	3, cr1, [ip], #-292	; 0xfffffedc
 e58:	18120000 	ldmdane	r2, {}	; <UNPREDICTABLE>
 e5c:	13000000 	movwne	r0, #0
 e60:	0b0b000f 	bleq	2c0ea4 <MV_CPU_LE+0x2c0ea3>
 e64:	00001349 	andeq	r1, r0, r9, asr #6
 e68:	3f012e14 	svccc	0x00012e14
 e6c:	3a0e030c 	bcc	381aa4 <MV_CPU_LE+0x381aa3>
 e70:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 e74:	1113490c 	tstne	r3, ip, lsl #18
 e78:	40011201 	andmi	r1, r1, r1, lsl #4
 e7c:	00130106 	andseq	r0, r3, r6, lsl #2
 e80:	00341500 	eorseq	r1, r4, r0, lsl #10
 e84:	0b3a0e03 	bleq	e84698 <MV_CPU_LE+0xe84697>
 e88:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 e8c:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
 e90:	01000000 	mrseq	r0, (UNDEF: 0)
 e94:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
 e98:	0e030b13 	vmoveq.32	d3[0], r0
 e9c:	01110e1b 	tsteq	r1, fp, lsl lr
 ea0:	06100112 			; <UNDEFINED> instruction: 0x06100112
 ea4:	24020000 	strcs	r0, [r2]
 ea8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 eac:	000e030b 	andeq	r0, lr, fp, lsl #6
 eb0:	00160300 	andseq	r0, r6, r0, lsl #6
 eb4:	0b3a0e03 	bleq	e846c8 <MV_CPU_LE+0xe846c7>
 eb8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 ebc:	24040000 	strcs	r0, [r4]
 ec0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
 ec4:	0008030b 	andeq	r0, r8, fp, lsl #6
 ec8:	01130500 	tsteq	r3, r0, lsl #10
 ecc:	050b0e03 	streq	r0, [fp, #-3587]	; 0xe03
 ed0:	0b3b0b3a 	bleq	ec3bc0 <MV_CPU_LE+0xec3bbf>
 ed4:	00001301 	andeq	r1, r0, r1, lsl #6
 ed8:	03000d06 	movweq	r0, #3334	; 0xd06
 edc:	3b0b3a0e 	blcc	2cf71c <MV_CPU_LE+0x2cf71b>
 ee0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 ee4:	0700000a 	streq	r0, [r0, -sl]
 ee8:	0e03000d 	woreq	wr0, wr3, wr13
 eec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 ef0:	0a381349 	beq	e05c1c <MV_CPU_LE+0xe05c1b>
 ef4:	01080000 	mrseq	r0, (UNDEF: 8)
 ef8:	01134901 	tsteq	r3, r1, lsl #18
 efc:	09000013 	stmdbeq	r0, {r0, r1, r4}
 f00:	13490021 	movtne	r0, #36897	; 0x9021
 f04:	00000b2f 	andeq	r0, r0, pc, lsr #22
 f08:	0300160a 	movweq	r1, #1546	; 0x60a
 f0c:	3b0b3a0e 	blcc	2cf74c <MV_CPU_LE+0x2cf74b>
 f10:	00134905 	andseq	r4, r3, r5, lsl #18
 f14:	01040b00 	tsteq	r4, r0, lsl #22
 f18:	0b3a0b0b 	bleq	e83b4c <MV_CPU_LE+0xe83b4b>
 f1c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
 f20:	280c0000 	stmdacs	ip, {}	; <UNPREDICTABLE>
 f24:	1c0e0300 	stcne	3, cr0, [lr], {0}
 f28:	0d00000d 	wstrbeq	wr0, [r0, #-13]
 f2c:	0e03012e 	wsadbeq	wr0, wr3, wr14
 f30:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
 f34:	13490c27 	movtne	r0, #39975	; 0x9c27
 f38:	01120111 	tsteq	r2, r1, lsl r1
 f3c:	13010640 	movwne	r0, #5696	; 0x1640
 f40:	050e0000 	streq	r0, [lr]
 f44:	3a0e0300 	bcc	381b4c <MV_CPU_LE+0x381b4b>
 f48:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 f4c:	000a0213 	andeq	r0, sl, r3, lsl r2
 f50:	00340f00 	eorseq	r0, r4, r0, lsl #30
 f54:	0b3a0e03 	bleq	e84768 <MV_CPU_LE+0xe84767>
 f58:	1349053b 	movtne	r0, #38203	; 0x953b
 f5c:	00000a02 	andeq	r0, r0, r2, lsl #20
 f60:	3f012e10 	svccc	0x00012e10
 f64:	3a0e030c 	bcc	381b9c <MV_CPU_LE+0x381b9b>
 f68:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
 f6c:	1113490c 	tstne	r3, ip, lsl #18
 f70:	40011201 	andmi	r1, r1, r1, lsl #4
 f74:	00130106 	andseq	r0, r3, r6, lsl #2
 f78:	00051100 	andeq	r1, r5, r0, lsl #2
 f7c:	0b3a0e03 	bleq	e84790 <MV_CPU_LE+0xe8478f>
 f80:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 f84:	00000a02 	andeq	r0, r0, r2, lsl #20
 f88:	03003412 	movweq	r3, #1042	; 0x412
 f8c:	3b0b3a0e 	blcc	2cf7cc <MV_CPU_LE+0x2cf7cb>
 f90:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 f94:	1300000a 	movwne	r0, #10
 f98:	0b0b000f 	bleq	2c0fdc <MV_CPU_LE+0x2c0fdb>
 f9c:	00001349 	andeq	r1, r0, r9, asr #6
 fa0:	3f012e14 	svccc	0x00012e14
 fa4:	3a0e030c 	bcc	381bdc <MV_CPU_LE+0x381bdb>
 fa8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
 fac:	1113490c 	tstne	r3, ip, lsl #18
 fb0:	40011201 	andmi	r1, r1, r1, lsl #4
 fb4:	00130106 	andseq	r0, r3, r6, lsl #2
 fb8:	00341500 	eorseq	r1, r4, r0, lsl #10
 fbc:	0b3a0803 	bleq	e82fd0 <MV_CPU_LE+0xe82fcf>
 fc0:	1349053b 	movtne	r0, #38203	; 0x953b
 fc4:	00000a02 	andeq	r0, r0, r2, lsl #20
 fc8:	03003416 	movweq	r3, #1046	; 0x416
 fcc:	3b0b3a0e 	blcc	2cf80c <MV_CPU_LE+0x2cf80b>
 fd0:	00134905 	andseq	r4, r3, r5, lsl #18
 fd4:	00341700 	eorseq	r1, r4, r0, lsl #14
 fd8:	0b3a0803 	bleq	e82fec <MV_CPU_LE+0xe82feb>
 fdc:	1349053b 	movtne	r0, #38203	; 0x953b
 fe0:	34180000 	ldrcc	r0, [r8]
 fe4:	3a0e0300 	bcc	381bec <MV_CPU_LE+0x381beb>
 fe8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 fec:	3c0c3f13 	stccc	15, cr3, [ip], {19}
 ff0:	0000000c 	andeq	r0, r0, ip

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000000 	andeq	r0, r0, r0
       4:	00000002 	andeq	r0, r0, r2
       8:	007d0002 	rsbseq	r0, sp, r2
       c:	00000002 	andeq	r0, r0, r2
      10:	00000004 	andeq	r0, r0, r4
      14:	047d0002 	ldrbteq	r0, [sp], #-2
      18:	00000004 	andeq	r0, r0, r4
      1c:	00000006 	andeq	r0, r0, r6
      20:	187d0002 	ldmdane	sp!, {r1}^
      24:	00000006 	andeq	r0, r0, r6
      28:	0000001c 	andeq	r0, r0, ip, lsl r0
      2c:	18770002 	ldmdane	r7!, {r1}^
	...
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	0000001e 	andeq	r0, r0, lr, lsl r0
      40:	007d0002 	rsbseq	r0, sp, r2
      44:	0000001e 	andeq	r0, r0, lr, lsl r0
      48:	00000020 	andeq	r0, r0, r0, lsr #32
      4c:	0c7d0002 	wldrheq	wr0, [sp], #-2
      50:	00000020 	andeq	r0, r0, r0, lsr #32
      54:	00000022 	andeq	r0, r0, r2, lsr #32
      58:	987d0003 	ldmdals	sp!, {r0, r1}^
      5c:	00002201 	andeq	r2, r0, r1, lsl #4
      60:	00034000 	andeq	r4, r3, r0
      64:	77000300 	strvc	r0, [r0, -r0, lsl #6]
      68:	00000188 	andeq	r0, r0, r8, lsl #3
      6c:	00000000 	andeq	r0, r0, r0
      70:	03400000 	movteq	r0, #0
      74:	03420000 	movteq	r0, #8192	; 0x2000
      78:	00020000 	andeq	r0, r2, r0
      7c:	0342007d 	movteq	r0, #8317	; 0x207d
      80:	03440000 	movteq	r0, #16384	; 0x4000
      84:	00020000 	andeq	r0, r2, r0
      88:	0344087d 	movteq	r0, #18557	; 0x487d
      8c:	03460000 	movteq	r0, #24576	; 0x6000
      90:	00020000 	andeq	r0, r2, r0
      94:	0346107d 	movteq	r1, #24701	; 0x607d
      98:	03700000 	cmneq	r0, #0
      9c:	00020000 	andeq	r0, r2, r0
      a0:	00001077 	andeq	r1, r0, r7, ror r0
      a4:	00000000 	andeq	r0, r0, r0
      a8:	03700000 	cmneq	r0, #0
      ac:	03720000 	cmneq	r2, #0
      b0:	00020000 	andeq	r0, r2, r0
      b4:	0372007d 	cmneq	r2, #125	; 0x7d
      b8:	03740000 	cmneq	r4, #0
      bc:	00020000 	andeq	r0, r2, r0
      c0:	0374087d 	cmneq	r4, #8192000	; 0x7d0000
      c4:	03760000 	cmneq	r6, #0
      c8:	00020000 	andeq	r0, r2, r0
      cc:	0376107d 	cmneq	r6, #125	; 0x7d
      d0:	03a00000 	moveq	r0, #0
      d4:	00020000 	andeq	r0, r2, r0
      d8:	00001077 	andeq	r1, r0, r7, ror r0
      dc:	00000000 	andeq	r0, r0, r0
      e0:	03a00000 	moveq	r0, #0
      e4:	03a20000 			; <UNDEFINED> instruction: 0x03a20000
      e8:	00020000 	andeq	r0, r2, r0
      ec:	03a2007d 			; <UNDEFINED> instruction: 0x03a2007d
      f0:	03a40000 			; <UNDEFINED> instruction: 0x03a40000
      f4:	00020000 	andeq	r0, r2, r0
      f8:	03a4087d 			; <UNDEFINED> instruction: 0x03a4087d
      fc:	03a60000 			; <UNDEFINED> instruction: 0x03a60000
     100:	00020000 	andeq	r0, r2, r0
     104:	03a6187d 			; <UNDEFINED> instruction: 0x03a6187d
     108:	04000000 	streq	r0, [r0]
     10c:	00020000 	andeq	r0, r2, r0
     110:	00001877 	andeq	r1, r0, r7, ror r8
     114:	00000000 	andeq	r0, r0, r0
     118:	04000000 	streq	r0, [r0]
     11c:	04020000 	streq	r0, [r2]
     120:	00020000 	andeq	r0, r2, r0
     124:	0402007d 	streq	r0, [r2], #-125	; 0x7d
     128:	04040000 	streq	r0, [r4]
     12c:	00020000 	andeq	r0, r2, r0
     130:	0404087d 	streq	r0, [r4], #-2173	; 0x87d
     134:	04060000 	streq	r0, [r6]
     138:	00020000 	andeq	r0, r2, r0
     13c:	0406207d 	streq	r2, [r6], #-125	; 0x7d
     140:	05400000 	strbeq	r0, [r0]
     144:	00020000 	andeq	r0, r2, r0
     148:	00002077 	andeq	r2, r0, r7, ror r0
     14c:	00000000 	andeq	r0, r0, r0
     150:	05400000 	strbeq	r0, [r0]
     154:	05420000 	strbeq	r0, [r2]
     158:	00020000 	andeq	r0, r2, r0
     15c:	0542007d 	strbeq	r0, [r2, #-125]	; 0x7d
     160:	05440000 	strbeq	r0, [r4]
     164:	00020000 	andeq	r0, r2, r0
     168:	0544087d 	strbeq	r0, [r4, #-2173]	; 0x87d
     16c:	05460000 	strbeq	r0, [r6]
     170:	00020000 	andeq	r0, r2, r0
     174:	0546207d 	strbeq	r2, [r6, #-125]	; 0x7d
     178:	05920000 	ldreq	r0, [r2]
     17c:	00020000 	andeq	r0, r2, r0
     180:	00002077 	andeq	r2, r0, r7, ror r0
     184:	00000000 	andeq	r0, r0, r0
     188:	05940000 	ldreq	r0, [r4]
     18c:	05960000 	ldreq	r0, [r6]
     190:	00020000 	andeq	r0, r2, r0
     194:	0596007d 	ldreq	r0, [r6, #125]	; 0x7d
     198:	05980000 	ldreq	r0, [r8]
     19c:	00020000 	andeq	r0, r2, r0
     1a0:	0598087d 	ldreq	r0, [r8, #2173]	; 0x87d
     1a4:	059a0000 	ldreq	r0, [sl]
     1a8:	00020000 	andeq	r0, r2, r0
     1ac:	059a107d 	ldreq	r1, [sl, #125]	; 0x7d
     1b0:	06240000 	strteq	r0, [r4], -r0
     1b4:	00020000 	andeq	r0, r2, r0
     1b8:	00001077 	andeq	r1, r0, r7, ror r0
     1bc:	00000000 	andeq	r0, r0, r0
     1c0:	06240000 	strteq	r0, [r4], -r0
     1c4:	06260000 	strteq	r0, [r6], -r0
     1c8:	00020000 	andeq	r0, r2, r0
     1cc:	0626007d 			; <UNDEFINED> instruction: 0x0626007d
     1d0:	06280000 	strteq	r0, [r8], -r0
     1d4:	00020000 	andeq	r0, r2, r0
     1d8:	0628087d 			; <UNDEFINED> instruction: 0x0628087d
     1dc:	062a0000 	strteq	r0, [sl], -r0
     1e0:	00020000 	andeq	r0, r2, r0
     1e4:	062a287d 			; <UNDEFINED> instruction: 0x062a287d
     1e8:	06e80000 	strbteq	r0, [r8], r0
     1ec:	00020000 	andeq	r0, r2, r0
     1f0:	00002877 	andeq	r2, r0, r7, ror r8
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	06e80000 	strbteq	r0, [r8], r0
     1fc:	06ea0000 	strbteq	r0, [sl], r0
     200:	00020000 	andeq	r0, r2, r0
     204:	06ea007d 	uxtabeq	r0, sl, sp
     208:	06ec0000 	strbteq	r0, [ip], r0
     20c:	00020000 	andeq	r0, r2, r0
     210:	06ec047d 	uxtabeq	r0, ip, sp, ror #8
     214:	06ee0000 	strbteq	r0, [lr], r0
     218:	00020000 	andeq	r0, r2, r0
     21c:	06ee107d 	uxtabeq	r1, lr, sp
     220:	07780000 	ldrbeq	r0, [r8, -r0]!
     224:	00020000 	andeq	r0, r2, r0
     228:	00001077 	andeq	r1, r0, r7, ror r0
     22c:	00000000 	andeq	r0, r0, r0
     230:	07780000 	ldrbeq	r0, [r8, -r0]!
     234:	077a0000 	ldrbeq	r0, [sl, -r0]!
     238:	00020000 	andeq	r0, r2, r0
     23c:	077a007d 			; <UNDEFINED> instruction: 0x077a007d
     240:	077c0000 	ldrbeq	r0, [ip, -r0]!
     244:	00020000 	andeq	r0, r2, r0
     248:	077c047d 			; <UNDEFINED> instruction: 0x077c047d
     24c:	077e0000 	ldrbeq	r0, [lr, -r0]!
     250:	00020000 	andeq	r0, r2, r0
     254:	077e107d 			; <UNDEFINED> instruction: 0x077e107d
     258:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
     25c:	00020000 	andeq	r0, r2, r0
     260:	00001077 	andeq	r1, r0, r7, ror r0
     264:	00000000 	andeq	r0, r0, r0
     268:	08180000 	ldmdaeq	r8, {}	; <UNPREDICTABLE>
     26c:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
     270:	00020000 	andeq	r0, r2, r0
     274:	081a007d 	ldmdaeq	sl, {r0, r2, r3, r4, r5, r6}
     278:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
     27c:	00020000 	andeq	r0, r2, r0
     280:	081c087d 	ldmdaeq	ip, {r0, r2, r3, r4, r5, r6, fp}
     284:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
     288:	00020000 	andeq	r0, r2, r0
     28c:	081e187d 	ldmdaeq	lr, {r0, r2, r3, r4, r5, r6, fp, ip}
     290:	086c0000 	stmdaeq	ip!, {}^	; <UNPREDICTABLE>
     294:	00020000 	andeq	r0, r2, r0
     298:	00001877 	andeq	r1, r0, r7, ror r8
     29c:	00000000 	andeq	r0, r0, r0
     2a0:	086c0000 	stmdaeq	ip!, {}^	; <UNPREDICTABLE>
     2a4:	086e0000 	stmdaeq	lr!, {}^	; <UNPREDICTABLE>
     2a8:	00020000 	andeq	r0, r2, r0
     2ac:	086e007d 	stmdaeq	lr!, {r0, r2, r3, r4, r5, r6}^
     2b0:	08700000 	ldmdaeq	r0!, {}^	; <UNPREDICTABLE>
     2b4:	00020000 	andeq	r0, r2, r0
     2b8:	0870087d 	ldmdaeq	r0!, {r0, r2, r3, r4, r5, r6, fp}^
     2bc:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     2c0:	00020000 	andeq	r0, r2, r0
     2c4:	00000877 	andeq	r0, r0, r7, ror r8
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	088c0000 	stmeq	ip, {}	; <UNPREDICTABLE>
     2d0:	088e0000 	stmeq	lr, {}	; <UNPREDICTABLE>
     2d4:	00020000 	andeq	r0, r2, r0
     2d8:	088e007d 	stmeq	lr, {r0, r2, r3, r4, r5, r6}
     2dc:	08900000 	ldmeq	r0, {}	; <UNPREDICTABLE>
     2e0:	00020000 	andeq	r0, r2, r0
     2e4:	0890087d 	ldmeq	r0, {r0, r2, r3, r4, r5, r6, fp}
     2e8:	08920000 	ldmeq	r2, {}	; <UNPREDICTABLE>
     2ec:	00020000 	andeq	r0, r2, r0
     2f0:	0892107d 	ldmeq	r2, {r0, r2, r3, r4, r5, r6, ip}
     2f4:	08b20000 	ldmeq	r2!, {}	; <UNPREDICTABLE>
     2f8:	00020000 	andeq	r0, r2, r0
     2fc:	00001077 	andeq	r1, r0, r7, ror r0
     300:	00000000 	andeq	r0, r0, r0
     304:	08b40000 	ldmeq	r4!, {}	; <UNPREDICTABLE>
     308:	08b60000 	ldmeq	r6!, {}	; <UNPREDICTABLE>
     30c:	00020000 	andeq	r0, r2, r0
     310:	08b6007d 	ldmeq	r6!, {r0, r2, r3, r4, r5, r6}
     314:	08b80000 	ldmeq	r8!, {}	; <UNPREDICTABLE>
     318:	00020000 	andeq	r0, r2, r0
     31c:	08b80c7d 	ldmeq	r8!, {r0, r2, r3, r4, r5, r6, sl, fp}
     320:	08ba0000 	ldmeq	sl!, {}	; <UNPREDICTABLE>
     324:	00020000 	andeq	r0, r2, r0
     328:	08ba307d 	ldmeq	sl!, {r0, r2, r3, r4, r5, r6, ip, sp}
     32c:	09fe0000 	ldmibeq	lr!, {}^	; <UNPREDICTABLE>
     330:	00020000 	andeq	r0, r2, r0
     334:	00003077 	andeq	r3, r0, r7, ror r0
     338:	00000000 	andeq	r0, r0, r0
     33c:	0a000000 	beq	344 <MV_CPU_LE+0x343>
     340:	0a020000 	beq	80348 <MV_CPU_LE+0x80347>
     344:	00020000 	andeq	r0, r2, r0
     348:	0a02007d 	beq	80544 <MV_CPU_LE+0x80543>
     34c:	0a040000 	beq	100354 <MV_CPU_LE+0x100353>
     350:	00020000 	andeq	r0, r2, r0
     354:	0a04087d 	beq	102550 <MV_CPU_LE+0x10254f>
     358:	0a060000 	beq	180360 <MV_CPU_LE+0x18035f>
     35c:	00020000 	andeq	r0, r2, r0
     360:	0a06207d 	beq	18855c <MV_CPU_LE+0x18855b>
     364:	0a9e0000 	beq	fe78036c <uiXorRegsMaskBackup+0xbe76efa4>
     368:	00020000 	andeq	r0, r2, r0
     36c:	00002077 	andeq	r2, r0, r7, ror r0
	...
     378:	00020000 	andeq	r0, r2, r0
     37c:	00020000 	andeq	r0, r2, r0
     380:	0002007d 	andeq	r0, r2, sp, ror r0
     384:	00040000 	andeq	r0, r4, r0
     388:	00020000 	andeq	r0, r2, r0
     38c:	0004047d 	andeq	r0, r4, sp, ror r4
     390:	00060000 	andeq	r0, r6, r0
     394:	00020000 	andeq	r0, r2, r0
     398:	0006207d 	andeq	r2, r6, sp, ror r0
     39c:	00480000 	subeq	r0, r8, r0
     3a0:	00020000 	andeq	r0, r2, r0
     3a4:	00002077 	andeq	r2, r0, r7, ror r0
     3a8:	00000000 	andeq	r0, r0, r0
     3ac:	00480000 	subeq	r0, r8, r0
     3b0:	004a0000 	subeq	r0, sl, r0
     3b4:	00020000 	andeq	r0, r2, r0
     3b8:	004a007d 	subeq	r0, sl, sp, ror r0
     3bc:	004c0000 	subeq	r0, ip, r0
     3c0:	00020000 	andeq	r0, r2, r0
     3c4:	004c047d 	subeq	r0, ip, sp, ror r4
     3c8:	004e0000 	subeq	r0, lr, r0
     3cc:	00020000 	andeq	r0, r2, r0
     3d0:	004e207d 	subeq	r2, lr, sp, ror r0
     3d4:	009c0000 	addseq	r0, ip, r0
     3d8:	00020000 	andeq	r0, r2, r0
     3dc:	00002077 	andeq	r2, r0, r7, ror r0
	...
     3e8:	00020000 	andeq	r0, r2, r0
     3ec:	00020000 	andeq	r0, r2, r0
     3f0:	0002007d 	andeq	r0, r2, sp, ror r0
     3f4:	00040000 	andeq	r0, r4, r0
     3f8:	00020000 	andeq	r0, r2, r0
     3fc:	0004047d 	andeq	r0, r4, sp, ror r4
     400:	00060000 	andeq	r0, r6, r0
     404:	00020000 	andeq	r0, r2, r0
     408:	0006187d 	andeq	r1, r6, sp, ror r8
     40c:	001c0000 	andseq	r0, ip, r0
     410:	00020000 	andeq	r0, r2, r0
     414:	00001877 	andeq	r1, r0, r7, ror r8
     418:	00000000 	andeq	r0, r0, r0
     41c:	001c0000 	andseq	r0, ip, r0
     420:	001e0000 	andseq	r0, lr, r0
     424:	00020000 	andeq	r0, r2, r0
     428:	001e007d 	andseq	r0, lr, sp, ror r0
     42c:	00200000 	eoreq	r0, r0, r0
     430:	00020000 	andeq	r0, r2, r0
     434:	0020087d 	eoreq	r0, r0, sp, ror r8
     438:	00220000 	eoreq	r0, r2, r0
     43c:	00020000 	andeq	r0, r2, r0
     440:	0022187d 	eoreq	r1, r2, sp, ror r8
     444:	00e80000 	rsceq	r0, r8, r0
     448:	00020000 	andeq	r0, r2, r0
     44c:	00001877 	andeq	r1, r0, r7, ror r8
     450:	00000000 	andeq	r0, r0, r0
     454:	00e80000 	rsceq	r0, r8, r0
     458:	00ea0000 	rsceq	r0, sl, r0
     45c:	00020000 	andeq	r0, r2, r0
     460:	00ea007d 	rsceq	r0, sl, sp, ror r0
     464:	00ec0000 	rsceq	r0, ip, r0
     468:	00020000 	andeq	r0, r2, r0
     46c:	00ec047d 	rsceq	r0, ip, sp, ror r4
     470:	00ee0000 	rsceq	r0, lr, r0
     474:	00020000 	andeq	r0, r2, r0
     478:	00ee187d 	rsceq	r1, lr, sp, ror r8
     47c:	011c0000 	tsteq	ip, r0
     480:	00020000 	andeq	r0, r2, r0
     484:	00001877 	andeq	r1, r0, r7, ror r8
     488:	00000000 	andeq	r0, r0, r0
     48c:	011c0000 	tsteq	ip, r0
     490:	011e0000 	tsteq	lr, r0
     494:	00020000 	andeq	r0, r2, r0
     498:	011e007d 	tsteq	lr, sp, ror r0
     49c:	01200000 	teqeq	r0, r0
     4a0:	00020000 	andeq	r0, r2, r0
     4a4:	0120087d 	teqeq	r0, sp, ror r8
     4a8:	01220000 	teqeq	r2, r0
     4ac:	00020000 	andeq	r0, r2, r0
     4b0:	0122107d 	teqeq	r2, sp, ror r0
     4b4:	015c0000 	cmpeq	ip, r0
     4b8:	00020000 	andeq	r0, r2, r0
     4bc:	00001077 	andeq	r1, r0, r7, ror r0
     4c0:	00000000 	andeq	r0, r0, r0
     4c4:	015c0000 	cmpeq	ip, r0
     4c8:	015e0000 	cmpeq	lr, r0
     4cc:	00020000 	andeq	r0, r2, r0
     4d0:	015e007d 	cmpeq	lr, sp, ror r0
     4d4:	01600000 	cmneq	r0, r0
     4d8:	00020000 	andeq	r0, r2, r0
     4dc:	0160087d 	smceq	141	; 0x8d
     4e0:	01620000 	cmneq	r2, r0
     4e4:	00020000 	andeq	r0, r2, r0
     4e8:	0162287d 	smceq	8845	; 0x228d
     4ec:	02120000 	andseq	r0, r2, #0
     4f0:	00020000 	andeq	r0, r2, r0
     4f4:	00002877 	andeq	r2, r0, r7, ror r8
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	02140000 	andseq	r0, r4, #0
     500:	02160000 	andseq	r0, r6, #0
     504:	00020000 	andeq	r0, r2, r0
     508:	0216007d 	andseq	r0, r6, #125	; 0x7d
     50c:	02180000 	andseq	r0, r8, #0
     510:	00020000 	andeq	r0, r2, r0
     514:	0218047d 	andseq	r0, r8, #2097152000	; 0x7d000000
     518:	021a0000 	andseq	r0, sl, #0
     51c:	00020000 	andeq	r0, r2, r0
     520:	021a107d 	andseq	r1, sl, #125	; 0x7d
     524:	02460000 	subeq	r0, r6, #0
     528:	00020000 	andeq	r0, r2, r0
     52c:	00001077 	andeq	r1, r0, r7, ror r0
     530:	00000000 	andeq	r0, r0, r0
     534:	02480000 	subeq	r0, r8, #0
     538:	024a0000 	subeq	r0, sl, #0
     53c:	00020000 	andeq	r0, r2, r0
     540:	024a007d 	subeq	r0, sl, #125	; 0x7d
     544:	024c0000 	subeq	r0, ip, #0
     548:	00020000 	andeq	r0, r2, r0
     54c:	024c047d 	subeq	r0, ip, #2097152000	; 0x7d000000
     550:	024e0000 	subeq	r0, lr, #0
     554:	00020000 	andeq	r0, r2, r0
     558:	024e107d 	subeq	r1, lr, #125	; 0x7d
     55c:	026e0000 	rsbeq	r0, lr, #0
     560:	00020000 	andeq	r0, r2, r0
     564:	00001077 	andeq	r1, r0, r7, ror r0
	...
     570:	00020000 	andeq	r0, r2, r0
     574:	00020000 	andeq	r0, r2, r0
     578:	0002007d 	andeq	r0, r2, sp, ror r0
     57c:	00040000 	andeq	r0, r4, r0
     580:	00020000 	andeq	r0, r2, r0
     584:	0004047d 	andeq	r0, r4, sp, ror r4
     588:	00060000 	andeq	r0, r6, r0
     58c:	00020000 	andeq	r0, r2, r0
     590:	0006187d 	andeq	r1, r6, sp, ror r8
     594:	001c0000 	andseq	r0, ip, r0
     598:	00020000 	andeq	r0, r2, r0
     59c:	00001877 	andeq	r1, r0, r7, ror r8
     5a0:	00000000 	andeq	r0, r0, r0
     5a4:	001c0000 	andseq	r0, ip, r0
     5a8:	001e0000 	andseq	r0, lr, r0
     5ac:	00020000 	andeq	r0, r2, r0
     5b0:	001e007d 	andseq	r0, lr, sp, ror r0
     5b4:	00200000 	eoreq	r0, r0, r0
     5b8:	00020000 	andeq	r0, r2, r0
     5bc:	0020047d 	eoreq	r0, r0, sp, ror r4
     5c0:	00220000 	eoreq	r0, r2, r0
     5c4:	00020000 	andeq	r0, r2, r0
     5c8:	0022107d 	eoreq	r1, r2, sp, ror r0
     5cc:	00460000 	subeq	r0, r6, r0
     5d0:	00020000 	andeq	r0, r2, r0
     5d4:	00001077 	andeq	r1, r0, r7, ror r0
     5d8:	00000000 	andeq	r0, r0, r0
     5dc:	00480000 	subeq	r0, r8, r0
     5e0:	004a0000 	subeq	r0, sl, r0
     5e4:	00020000 	andeq	r0, r2, r0
     5e8:	004a007d 	subeq	r0, sl, sp, ror r0
     5ec:	004c0000 	subeq	r0, ip, r0
     5f0:	00020000 	andeq	r0, r2, r0
     5f4:	004c087d 	subeq	r0, ip, sp, ror r8
     5f8:	004e0000 	subeq	r0, lr, r0
     5fc:	00020000 	andeq	r0, r2, r0
     600:	004e207d 	subeq	r2, lr, sp, ror r0
     604:	01540000 	cmpeq	r4, r0
     608:	00020000 	andeq	r0, r2, r0
     60c:	00002077 	andeq	r2, r0, r7, ror r0
     610:	00000000 	andeq	r0, r0, r0
     614:	01540000 	cmpeq	r4, r0
     618:	01560000 	cmpeq	r6, r0
     61c:	00020000 	andeq	r0, r2, r0
     620:	0156007d 	cmpeq	r6, sp, ror r0
     624:	01580000 	cmpeq	r8, r0
     628:	00020000 	andeq	r0, r2, r0
     62c:	0158087d 	cmpeq	r8, sp, ror r8
     630:	015a0000 	cmpeq	sl, r0
     634:	00020000 	andeq	r0, r2, r0
     638:	015a187d 	cmpeq	sl, sp, ror r8
     63c:	024c0000 	subeq	r0, ip, #0
     640:	00020000 	andeq	r0, r2, r0
     644:	00001877 	andeq	r1, r0, r7, ror r8
     648:	00000000 	andeq	r0, r0, r0
     64c:	024c0000 	subeq	r0, ip, #0
     650:	024e0000 	subeq	r0, lr, #0
     654:	00020000 	andeq	r0, r2, r0
     658:	024e007d 	subeq	r0, lr, #125	; 0x7d
     65c:	02500000 	subseq	r0, r0, #0
     660:	00020000 	andeq	r0, r2, r0
     664:	0250087d 	subseq	r0, r0, #8192000	; 0x7d0000
     668:	02520000 	subseq	r0, r2, #0
     66c:	00020000 	andeq	r0, r2, r0
     670:	0252187d 	subseq	r1, r2, #8192000	; 0x7d0000
     674:	02940000 	addseq	r0, r4, #0
     678:	00020000 	andeq	r0, r2, r0
     67c:	00001877 	andeq	r1, r0, r7, ror r8
     680:	00000000 	andeq	r0, r0, r0
     684:	02940000 	addseq	r0, r4, #0
     688:	02960000 	addseq	r0, r6, #0
     68c:	00020000 	andeq	r0, r2, r0
     690:	0296007d 	addseq	r0, r6, #125	; 0x7d
     694:	02980000 	addseq	r0, r8, #0
     698:	00020000 	andeq	r0, r2, r0
     69c:	0298087d 	addseq	r0, r8, #8192000	; 0x7d0000
     6a0:	029a0000 	addseq	r0, sl, #0
     6a4:	00020000 	andeq	r0, r2, r0
     6a8:	029a187d 	addseq	r1, sl, #8192000	; 0x7d0000
     6ac:	02ee0000 	rsceq	r0, lr, #0
     6b0:	00020000 	andeq	r0, r2, r0
     6b4:	00001877 	andeq	r1, r0, r7, ror r8
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	02f00000 	rscseq	r0, r0, #0
     6c0:	02f20000 	rscseq	r0, r2, #0
     6c4:	00020000 	andeq	r0, r2, r0
     6c8:	02f2007d 	rscseq	r0, r2, #125	; 0x7d
     6cc:	02f40000 	rscseq	r0, r4, #0
     6d0:	00020000 	andeq	r0, r2, r0
     6d4:	02f4087d 	rscseq	r0, r4, #8192000	; 0x7d0000
     6d8:	02f60000 	rscseq	r0, r6, #0
     6dc:	00020000 	andeq	r0, r2, r0
     6e0:	02f6187d 	rscseq	r1, r6, #8192000	; 0x7d0000
     6e4:	03420000 	movteq	r0, #8192	; 0x2000
     6e8:	00020000 	andeq	r0, r2, r0
     6ec:	00001877 	andeq	r1, r0, r7, ror r8
     6f0:	00000000 	andeq	r0, r0, r0
     6f4:	03440000 	movteq	r0, #16384	; 0x4000
     6f8:	03460000 	movteq	r0, #24576	; 0x6000
     6fc:	00020000 	andeq	r0, r2, r0
     700:	0346007d 	movteq	r0, #24701	; 0x607d
     704:	03480000 	movteq	r0, #32768	; 0x8000
     708:	00020000 	andeq	r0, r2, r0
     70c:	0348087d 	movteq	r0, #34941	; 0x887d
     710:	034a0000 	movteq	r0, #40960	; 0xa000
     714:	00030000 	andeq	r0, r3, r0
     718:	4a00c07d 	bmi	30914 <MV_CPU_LE+0x30913>
     71c:	70000003 	andvc	r0, r0, r3
     720:	03000005 	movweq	r0, #5
     724:	00c07700 	sbceq	r7, r0, r0, lsl #14
	...
     730:	00000570 	andeq	r0, r0, r0, ror r5
     734:	00000572 	andeq	r0, r0, r2, ror r5
     738:	007d0002 	rsbseq	r0, sp, r2
     73c:	00000572 	andeq	r0, r0, r2, ror r5
     740:	00000574 	andeq	r0, r0, r4, ror r5
     744:	087d0002 	ldmdaeq	sp!, {r1}^
     748:	00000574 	andeq	r0, r0, r4, ror r5
     74c:	00000576 	andeq	r0, r0, r6, ror r5
     750:	107d0002 	rsbsne	r0, sp, r2
     754:	00000576 	andeq	r0, r0, r6, ror r5
     758:	000005a2 	andeq	r0, r0, r2, lsr #11
     75c:	10770002 	rsbsne	r0, r7, r2
	...
     768:	000005a4 	andeq	r0, r0, r4, lsr #11
     76c:	000005a6 	andeq	r0, r0, r6, lsr #11
     770:	007d0002 	rsbseq	r0, sp, r2
     774:	000005a6 	andeq	r0, r0, r6, lsr #11
     778:	000005a8 	andeq	r0, r0, r8, lsr #11
     77c:	087d0002 	ldmdaeq	sp!, {r1}^
     780:	000005a8 	andeq	r0, r0, r8, lsr #11
     784:	000005aa 	andeq	r0, r0, sl, lsr #11
     788:	107d0002 	rsbsne	r0, sp, r2
     78c:	000005aa 	andeq	r0, r0, sl, lsr #11
     790:	000005da 	ldrdeq	r0, [r0], -sl
     794:	10770002 	rsbsne	r0, r7, r2
	...
     7a0:	000005dc 	ldrdeq	r0, [r0], -ip
     7a4:	000005de 	ldrdeq	r0, [r0], -lr
     7a8:	007d0002 	rsbseq	r0, sp, r2
     7ac:	000005de 	ldrdeq	r0, [r0], -lr
     7b0:	000005e0 	andeq	r0, r0, r0, ror #11
     7b4:	087d0002 	ldmdaeq	sp!, {r1}^
     7b8:	000005e0 	andeq	r0, r0, r0, ror #11
     7bc:	000005e2 	andeq	r0, r0, r2, ror #11
     7c0:	107d0002 	rsbsne	r0, sp, r2
     7c4:	000005e2 	andeq	r0, r0, r2, ror #11
     7c8:	0000062c 	andeq	r0, r0, ip, lsr #12
     7cc:	10770002 	rsbsne	r0, r7, r2
	...
     7d8:	0000062c 	andeq	r0, r0, ip, lsr #12
     7dc:	0000062e 	andeq	r0, r0, lr, lsr #12
     7e0:	007d0002 	rsbseq	r0, sp, r2
     7e4:	0000062e 	andeq	r0, r0, lr, lsr #12
     7e8:	00000630 	andeq	r0, r0, r0, lsr r6
     7ec:	087d0002 	ldmdaeq	sp!, {r1}^
     7f0:	00000630 	andeq	r0, r0, r0, lsr r6
     7f4:	00000632 	andeq	r0, r0, r2, lsr r6
     7f8:	187d0002 	ldmdane	sp!, {r1}^
     7fc:	00000632 	andeq	r0, r0, r2, lsr r6
     800:	000007a8 	andeq	r0, r0, r8, lsr #15
     804:	18770002 	ldmdane	r7!, {r1}^
	...
     810:	000007a8 	andeq	r0, r0, r8, lsr #15
     814:	000007aa 	andeq	r0, r0, sl, lsr #15
     818:	007d0002 	rsbseq	r0, sp, r2
     81c:	000007aa 	andeq	r0, r0, sl, lsr #15
     820:	000007ac 	andeq	r0, r0, ip, lsr #15
     824:	087d0002 	ldmdaeq	sp!, {r1}^
     828:	000007ac 	andeq	r0, r0, ip, lsr #15
     82c:	000007ae 	andeq	r0, r0, lr, lsr #15
     830:	187d0002 	ldmdane	sp!, {r1}^
     834:	000007ae 	andeq	r0, r0, lr, lsr #15
     838:	0000087c 	andeq	r0, r0, ip, ror r8
     83c:	18770002 	ldmdane	r7!, {r1}^
	...
     848:	0000087c 	andeq	r0, r0, ip, ror r8
     84c:	0000087e 	andeq	r0, r0, lr, ror r8
     850:	007d0002 	rsbseq	r0, sp, r2
     854:	0000087e 	andeq	r0, r0, lr, ror r8
     858:	00000880 	andeq	r0, r0, r0, lsl #17
     85c:	087d0002 	ldmdaeq	sp!, {r1}^
     860:	00000880 	andeq	r0, r0, r0, lsl #17
     864:	00000882 	andeq	r0, r0, r2, lsl #17
     868:	287d0002 	ldmdacs	sp!, {r1}^
     86c:	00000882 	andeq	r0, r0, r2, lsl #17
     870:	00000994 	muleq	r0, r4, r9
     874:	28770002 	ldmdacs	r7!, {r1}^
	...
     880:	00000994 	muleq	r0, r4, r9
     884:	00000996 	muleq	r0, r6, r9
     888:	007d0002 	rsbseq	r0, sp, r2
     88c:	00000996 	muleq	r0, r6, r9
     890:	00000998 	muleq	r0, r8, r9
     894:	087d0002 	ldmdaeq	sp!, {r1}^
     898:	00000998 	muleq	r0, r8, r9
     89c:	0000099a 	muleq	r0, sl, r9
     8a0:	287d0002 	ldmdacs	sp!, {r1}^
     8a4:	0000099a 	muleq	r0, sl, r9
     8a8:	00000b0c 	andeq	r0, r0, ip, lsl #22
     8ac:	28770002 	ldmdacs	r7!, {r1}^
	...
     8b8:	00000b0c 	andeq	r0, r0, ip, lsl #22
     8bc:	00000b0e 	andeq	r0, r0, lr, lsl #22
     8c0:	007d0002 	rsbseq	r0, sp, r2
     8c4:	00000b0e 	andeq	r0, r0, lr, lsl #22
     8c8:	00000b10 	andeq	r0, r0, r0, lsl fp
     8cc:	087d0002 	ldmdaeq	sp!, {r1}^
     8d0:	00000b10 	andeq	r0, r0, r0, lsl fp
     8d4:	00000b12 	andeq	r0, r0, r2, lsl fp
     8d8:	207d0002 	rsbscs	r0, sp, r2
     8dc:	00000b12 	andeq	r0, r0, r2, lsl fp
     8e0:	00000b64 	andeq	r0, r0, r4, ror #22
     8e4:	20770002 	rsbscs	r0, r7, r2
	...
     8f0:	00000b64 	andeq	r0, r0, r4, ror #22
     8f4:	00000b66 	andeq	r0, r0, r6, ror #22
     8f8:	007d0002 	rsbseq	r0, sp, r2
     8fc:	00000b66 	andeq	r0, r0, r6, ror #22
     900:	00000b68 	andeq	r0, r0, r8, ror #22
     904:	087d0002 	ldmdaeq	sp!, {r1}^
     908:	00000b68 	andeq	r0, r0, r8, ror #22
     90c:	00000b6a 	andeq	r0, r0, sl, ror #22
     910:	187d0002 	ldmdane	sp!, {r1}^
     914:	00000b6a 	andeq	r0, r0, sl, ror #22
     918:	00000c84 	andeq	r0, r0, r4, lsl #25
     91c:	18770002 	ldmdane	r7!, {r1}^
	...
     928:	00000c84 	andeq	r0, r0, r4, lsl #25
     92c:	00000c86 	andeq	r0, r0, r6, lsl #25
     930:	007d0002 	rsbseq	r0, sp, r2
     934:	00000c86 	andeq	r0, r0, r6, lsl #25
     938:	00000c88 	andeq	r0, r0, r8, lsl #25
     93c:	087d0002 	ldmdaeq	sp!, {r1}^
     940:	00000c88 	andeq	r0, r0, r8, lsl #25
     944:	00000c8a 	andeq	r0, r0, sl, lsl #25
     948:	187d0002 	ldmdane	sp!, {r1}^
     94c:	00000c8a 	andeq	r0, r0, sl, lsl #25
     950:	00000d5c 	andeq	r0, r0, ip, asr sp
     954:	18770002 	ldmdane	r7!, {r1}^
	...
     960:	00000d5c 	andeq	r0, r0, ip, asr sp
     964:	00000d5e 	andeq	r0, r0, lr, asr sp
     968:	007d0002 	rsbseq	r0, sp, r2
     96c:	00000d5e 	andeq	r0, r0, lr, asr sp
     970:	00000d60 	andeq	r0, r0, r0, ror #26
     974:	087d0002 	ldmdaeq	sp!, {r1}^
     978:	00000d60 	andeq	r0, r0, r0, ror #26
     97c:	00000d62 	andeq	r0, r0, r2, ror #26
     980:	207d0002 	rsbscs	r0, sp, r2
     984:	00000d62 	andeq	r0, r0, r2, ror #26
     988:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     98c:	20770002 	rsbscs	r0, r7, r2
	...
     99c:	00000002 	andeq	r0, r0, r2
     9a0:	007d0002 	rsbseq	r0, sp, r2
     9a4:	00000002 	andeq	r0, r0, r2
     9a8:	00000004 	andeq	r0, r0, r4
     9ac:	087d0002 	ldmdaeq	sp!, {r1}^
     9b0:	00000004 	andeq	r0, r0, r4
     9b4:	00000006 	andeq	r0, r0, r6
     9b8:	107d0002 	rsbsne	r0, sp, r2
     9bc:	00000006 	andeq	r0, r0, r6
     9c0:	000000d6 	ldrdeq	r0, [r0], -r6
     9c4:	10770002 	rsbsne	r0, r7, r2
	...
     9d4:	00000002 	andeq	r0, r0, r2
     9d8:	007d0002 	rsbseq	r0, sp, r2
     9dc:	00000002 	andeq	r0, r0, r2
     9e0:	00000004 	andeq	r0, r0, r4
     9e4:	047d0002 	ldrbteq	r0, [sp], #-2
     9e8:	00000004 	andeq	r0, r0, r4
     9ec:	00000006 	andeq	r0, r0, r6
     9f0:	187d0002 	ldmdane	sp!, {r1}^
     9f4:	00000006 	andeq	r0, r0, r6
     9f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     9fc:	18770002 	ldmdane	r7!, {r1}^
	...
     a08:	0000001c 	andeq	r0, r0, ip, lsl r0
     a0c:	0000001e 	andeq	r0, r0, lr, lsl r0
     a10:	007d0002 	rsbseq	r0, sp, r2
     a14:	0000001e 	andeq	r0, r0, lr, lsl r0
     a18:	00000020 	andeq	r0, r0, r0, lsr #32
     a1c:	047d0002 	ldrbteq	r0, [sp], #-2
     a20:	00000020 	andeq	r0, r0, r0, lsr #32
     a24:	00000022 	andeq	r0, r0, r2, lsr #32
     a28:	107d0002 	rsbsne	r0, sp, r2
     a2c:	00000022 	andeq	r0, r0, r2, lsr #32
     a30:	00000034 	andeq	r0, r0, r4, lsr r0
     a34:	10770002 	rsbsne	r0, r7, r2
	...
     a40:	00000034 	andeq	r0, r0, r4, lsr r0
     a44:	00000036 	andeq	r0, r0, r6, lsr r0
     a48:	007d0002 	rsbseq	r0, sp, r2
     a4c:	00000036 	andeq	r0, r0, r6, lsr r0
     a50:	00000038 	andeq	r0, r0, r8, lsr r0
     a54:	107d0002 	rsbsne	r0, sp, r2
     a58:	00000038 	andeq	r0, r0, r8, lsr r0
     a5c:	0000003a 	andeq	r0, r0, sl, lsr r0
     a60:	387d0002 	ldmdacc	sp!, {r1}^
     a64:	0000003a 	andeq	r0, r0, sl, lsr r0
     a68:	000003d4 	ldrdeq	r0, [r0], -r4
     a6c:	38770002 	ldmdacc	r7!, {r1}^
	...
     a78:	000003d4 	ldrdeq	r0, [r0], -r4
     a7c:	000003d6 	ldrdeq	r0, [r0], -r6
     a80:	007d0002 	rsbseq	r0, sp, r2
     a84:	000003d6 	ldrdeq	r0, [r0], -r6
     a88:	000003d8 	ldrdeq	r0, [r0], -r8
     a8c:	087d0002 	ldmdaeq	sp!, {r1}^
     a90:	000003d8 	ldrdeq	r0, [r0], -r8
     a94:	000003da 	ldrdeq	r0, [r0], -sl
     a98:	187d0002 	ldmdane	sp!, {r1}^
     a9c:	000003da 	ldrdeq	r0, [r0], -sl
     aa0:	00000600 	andeq	r0, r0, r0, lsl #12
     aa4:	18770002 	ldmdane	r7!, {r1}^
	...
     ab0:	00000600 	andeq	r0, r0, r0, lsl #12
     ab4:	00000602 	andeq	r0, r0, r2, lsl #12
     ab8:	007d0002 	rsbseq	r0, sp, r2
     abc:	00000602 	andeq	r0, r0, r2, lsl #12
     ac0:	00000606 	andeq	r0, r0, r6, lsl #12
     ac4:	0c7d0002 	wldrheq	wr0, [sp], #-2
     ac8:	00000606 	andeq	r0, r0, r6, lsl #12
     acc:	00000608 	andeq	r0, r0, r8, lsl #12
     ad0:	e87d0003 	ldmda	sp!, {r0, r1}^
     ad4:	00060806 	andeq	r0, r6, r6, lsl #16
     ad8:	00174800 	andseq	r4, r7, r0, lsl #16
     adc:	77000300 	strvc	r0, [r0, -r0, lsl #6]
     ae0:	000006e0 	andeq	r0, r0, r0, ror #13
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	17480000 	strbne	r0, [r8, -r0]
     aec:	174a0000 	strbne	r0, [sl, -r0]
     af0:	00020000 	andeq	r0, r2, r0
     af4:	174a007d 	smlsldxne	r0, sl, sp, r0
     af8:	174c0000 	strbne	r0, [ip, -r0]
     afc:	00020000 	andeq	r0, r2, r0
     b00:	174c0c7d 	smlsldxne	r0, ip, sp, ip
     b04:	174e0000 	strbne	r0, [lr, -r0]
     b08:	00020000 	andeq	r0, r2, r0
     b0c:	174e207d 	smlsldxne	r2, lr, sp, r0
     b10:	178e0000 	strne	r0, [lr, r0]
     b14:	00020000 	andeq	r0, r2, r0
     b18:	00002077 	andeq	r2, r0, r7, ror r0
     b1c:	00000000 	andeq	r0, r0, r0
     b20:	17900000 	ldrne	r0, [r0, r0]
     b24:	17920000 	ldrne	r0, [r2, r0]
     b28:	00020000 	andeq	r0, r2, r0
     b2c:	1792007d 			; <UNDEFINED> instruction: 0x1792007d
     b30:	17940000 	ldrne	r0, [r4, r0]
     b34:	00020000 	andeq	r0, r2, r0
     b38:	1794047d 			; <UNDEFINED> instruction: 0x1794047d
     b3c:	17960000 	ldrne	r0, [r6, r0]
     b40:	00020000 	andeq	r0, r2, r0
     b44:	1796187d 			; <UNDEFINED> instruction: 0x1796187d
     b48:	17aa0000 	strne	r0, [sl, r0]!
     b4c:	00020000 	andeq	r0, r2, r0
     b50:	00001877 	andeq	r1, r0, r7, ror r8
     b54:	00000000 	andeq	r0, r0, r0
     b58:	17ac0000 	strne	r0, [ip, r0]!
     b5c:	17ae0000 	strne	r0, [lr, r0]!
     b60:	00020000 	andeq	r0, r2, r0
     b64:	17ae007d 			; <UNDEFINED> instruction: 0x17ae007d
     b68:	17b00000 	ldrne	r0, [r0, r0]!
     b6c:	00020000 	andeq	r0, r2, r0
     b70:	17b0047d 			; <UNDEFINED> instruction: 0x17b0047d
     b74:	17b20000 	ldrne	r0, [r2, r0]!
     b78:	00020000 	andeq	r0, r2, r0
     b7c:	17b2187d 			; <UNDEFINED> instruction: 0x17b2187d
     b80:	17c60000 	strbne	r0, [r6, r0]
     b84:	00020000 	andeq	r0, r2, r0
     b88:	00001877 	andeq	r1, r0, r7, ror r8
	...
     b94:	00020000 	andeq	r0, r2, r0
     b98:	00020000 	andeq	r0, r2, r0
     b9c:	0002007d 	andeq	r0, r2, sp, ror r0
     ba0:	00040000 	andeq	r0, r4, r0
     ba4:	00020000 	andeq	r0, r2, r0
     ba8:	0004047d 	andeq	r0, r4, sp, ror r4
     bac:	00060000 	andeq	r0, r6, r0
     bb0:	00020000 	andeq	r0, r2, r0
     bb4:	0006187d 	andeq	r1, r6, sp, ror r8
     bb8:	001c0000 	andseq	r0, ip, r0
     bbc:	00020000 	andeq	r0, r2, r0
     bc0:	00001877 	andeq	r1, r0, r7, ror r8
     bc4:	00000000 	andeq	r0, r0, r0
     bc8:	001c0000 	andseq	r0, ip, r0
     bcc:	001e0000 	andseq	r0, lr, r0
     bd0:	00020000 	andeq	r0, r2, r0
     bd4:	001e007d 	andseq	r0, lr, sp, ror r0
     bd8:	00200000 	eoreq	r0, r0, r0
     bdc:	00020000 	andeq	r0, r2, r0
     be0:	0020087d 	eoreq	r0, r0, sp, ror r8
     be4:	00380000 	eorseq	r0, r8, r0
     be8:	00020000 	andeq	r0, r2, r0
     bec:	00000877 	andeq	r0, r0, r7, ror r8
     bf0:	00000000 	andeq	r0, r0, r0
     bf4:	00380000 	eorseq	r0, r8, r0
     bf8:	003a0000 	eorseq	r0, sl, r0
     bfc:	00020000 	andeq	r0, r2, r0
     c00:	003a007d 	eorseq	r0, sl, sp, ror r0
     c04:	003e0000 	eorseq	r0, lr, r0
     c08:	00020000 	andeq	r0, r2, r0
     c0c:	003e0c7d 	eorseq	r0, lr, sp, ror ip
     c10:	00400000 	subeq	r0, r0, r0
     c14:	00030000 	andeq	r0, r3, r0
     c18:	4010e87d 	andsmi	lr, r0, sp, ror r8
     c1c:	b0000000 	andlt	r0, r0, r0
     c20:	03000006 	movweq	r0, #6
     c24:	10e07700 	rscne	r7, r0, r0, lsl #14
	...
     c30:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
     c34:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
     c38:	007d0002 	rsbseq	r0, sp, r2
     c3c:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
     c40:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     c44:	087d0002 	ldmdaeq	sp!, {r1}^
     c48:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     c4c:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
     c50:	287d0002 	ldmdacs	sp!, {r1}^
     c54:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
     c58:	0000081c 	andeq	r0, r0, ip, lsl r8
     c5c:	28770002 	ldmdacs	r7!, {r1}^
	...
     c68:	0000081c 	andeq	r0, r0, ip, lsl r8
     c6c:	0000081e 	andeq	r0, r0, lr, lsl r8
     c70:	007d0002 	rsbseq	r0, sp, r2
     c74:	0000081e 	andeq	r0, r0, lr, lsl r8
     c78:	00000820 	andeq	r0, r0, r0, lsr #16
     c7c:	087d0002 	ldmdaeq	sp!, {r1}^
     c80:	00000820 	andeq	r0, r0, r0, lsr #16
     c84:	00000822 	andeq	r0, r0, r2, lsr #16
     c88:	187d0002 	ldmdane	sp!, {r1}^
     c8c:	00000822 	andeq	r0, r0, r2, lsr #16
     c90:	00000882 	andeq	r0, r0, r2, lsl #17
     c94:	18770002 	ldmdane	r7!, {r1}^
	...
     ca0:	00000884 	andeq	r0, r0, r4, lsl #17
     ca4:	00000886 	andeq	r0, r0, r6, lsl #17
     ca8:	007d0002 	rsbseq	r0, sp, r2
     cac:	00000886 	andeq	r0, r0, r6, lsl #17
     cb0:	00000888 	andeq	r0, r0, r8, lsl #17
     cb4:	087d0002 	ldmdaeq	sp!, {r1}^
     cb8:	00000888 	andeq	r0, r0, r8, lsl #17
     cbc:	0000088a 	andeq	r0, r0, sl, lsl #17
     cc0:	207d0002 	rsbscs	r0, sp, r2
     cc4:	0000088a 	andeq	r0, r0, sl, lsl #17
     cc8:	000009b6 			; <UNDEFINED> instruction: 0x000009b6
     ccc:	20770002 	rsbscs	r0, r7, r2
	...
     cd8:	000009b8 			; <UNDEFINED> instruction: 0x000009b8
     cdc:	000009ba 			; <UNDEFINED> instruction: 0x000009ba
     ce0:	007d0002 	rsbseq	r0, sp, r2
     ce4:	000009ba 			; <UNDEFINED> instruction: 0x000009ba
     ce8:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     cec:	087d0002 	ldmdaeq	sp!, {r1}^
     cf0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     cf4:	000009be 			; <UNDEFINED> instruction: 0x000009be
     cf8:	207d0002 	rsbscs	r0, sp, r2
     cfc:	000009be 			; <UNDEFINED> instruction: 0x000009be
     d00:	00000a32 	andeq	r0, r0, r2, lsr sl
     d04:	20770002 	rsbscs	r0, r7, r2
	...
     d10:	00000a34 	andeq	r0, r0, r4, lsr sl
     d14:	00000a36 	andeq	r0, r0, r6, lsr sl
     d18:	007d0002 	rsbseq	r0, sp, r2
     d1c:	00000a36 	andeq	r0, r0, r6, lsr sl
     d20:	00000a38 	andeq	r0, r0, r8, lsr sl
     d24:	087d0002 	ldmdaeq	sp!, {r1}^
     d28:	00000a38 	andeq	r0, r0, r8, lsr sl
     d2c:	00000a3a 	andeq	r0, r0, sl, lsr sl
     d30:	187d0002 	ldmdane	sp!, {r1}^
     d34:	00000a3a 	andeq	r0, r0, sl, lsr sl
     d38:	00000aa2 	andeq	r0, r0, r2, lsr #21
     d3c:	18770002 	ldmdane	r7!, {r1}^
	...
     d48:	00000aa4 	andeq	r0, r0, r4, lsr #21
     d4c:	00000aa6 	andeq	r0, r0, r6, lsr #21
     d50:	007d0002 	rsbseq	r0, sp, r2
     d54:	00000aa6 	andeq	r0, r0, r6, lsr #21
     d58:	00000aa8 	andeq	r0, r0, r8, lsr #21
     d5c:	047d0002 	ldrbteq	r0, [sp], #-2
     d60:	00000aa8 	andeq	r0, r0, r8, lsr #21
     d64:	00000ade 	ldrdeq	r0, [r0], -lr
     d68:	04770002 	ldrbteq	r0, [r7], #-2
	...
     d74:	00000ae0 	andeq	r0, r0, r0, ror #21
     d78:	00000ae2 	andeq	r0, r0, r2, ror #21
     d7c:	007d0002 	rsbseq	r0, sp, r2
     d80:	00000ae2 	andeq	r0, r0, r2, ror #21
     d84:	00000ae4 	andeq	r0, r0, r4, ror #21
     d88:	087d0002 	ldmdaeq	sp!, {r1}^
     d8c:	00000ae4 	andeq	r0, r0, r4, ror #21
     d90:	00000ae6 	andeq	r0, r0, r6, ror #21
     d94:	107d0002 	rsbsne	r0, sp, r2
     d98:	00000ae6 	andeq	r0, r0, r6, ror #21
     d9c:	00000b3c 	andeq	r0, r0, ip, lsr fp
     da0:	10770002 	rsbsne	r0, r7, r2
	...
     dac:	00000b3c 	andeq	r0, r0, ip, lsr fp
     db0:	00000b3e 	andeq	r0, r0, lr, lsr fp
     db4:	007d0002 	rsbseq	r0, sp, r2
     db8:	00000b3e 	andeq	r0, r0, lr, lsr fp
     dbc:	00000b40 	andeq	r0, r0, r0, asr #22
     dc0:	087d0002 	ldmdaeq	sp!, {r1}^
     dc4:	00000b40 	andeq	r0, r0, r0, asr #22
     dc8:	00000b42 	andeq	r0, r0, r2, asr #22
     dcc:	187d0002 	ldmdane	sp!, {r1}^
     dd0:	00000b42 	andeq	r0, r0, r2, asr #22
     dd4:	00000c8c 	andeq	r0, r0, ip, lsl #25
     dd8:	18770002 	ldmdane	r7!, {r1}^
	...
     de8:	00000002 	andeq	r0, r0, r2
     dec:	007d0002 	rsbseq	r0, sp, r2
     df0:	00000002 	andeq	r0, r0, r2
     df4:	00000004 	andeq	r0, r0, r4
     df8:	047d0002 	ldrbteq	r0, [sp], #-2
     dfc:	00000004 	andeq	r0, r0, r4
     e00:	00000006 	andeq	r0, r0, r6
     e04:	187d0002 	ldmdane	sp!, {r1}^
     e08:	00000006 	andeq	r0, r0, r6
     e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e10:	18770002 	ldmdane	r7!, {r1}^
	...
     e1c:	0000001c 	andeq	r0, r0, ip, lsl r0
     e20:	0000001e 	andeq	r0, r0, lr, lsl r0
     e24:	007d0002 	rsbseq	r0, sp, r2
     e28:	0000001e 	andeq	r0, r0, lr, lsl r0
     e2c:	00000020 	andeq	r0, r0, r0, lsr #32
     e30:	0c7d0002 	wldrheq	wr0, [sp], #-2
     e34:	00000020 	andeq	r0, r0, r0, lsr #32
     e38:	00000022 	andeq	r0, r0, r2, lsr #32
     e3c:	307d0002 	rsbscc	r0, sp, r2
     e40:	00000022 	andeq	r0, r0, r2, lsr #32
     e44:	0000026c 	andeq	r0, r0, ip, ror #4
     e48:	30770002 	rsbscc	r0, r7, r2
	...
     e54:	0000026c 	andeq	r0, r0, ip, ror #4
     e58:	0000026e 	andeq	r0, r0, lr, ror #4
     e5c:	007d0002 	rsbseq	r0, sp, r2
     e60:	0000026e 	andeq	r0, r0, lr, ror #4
     e64:	00000270 	andeq	r0, r0, r0, ror r2
     e68:	087d0002 	ldmdaeq	sp!, {r1}^
     e6c:	00000270 	andeq	r0, r0, r0, ror r2
     e70:	00000272 	andeq	r0, r0, r2, ror r2
     e74:	c07d0003 	rsbsgt	r0, sp, r3
     e78:	00027200 	andeq	r7, r2, r0, lsl #4
     e7c:	00056c00 	andeq	r6, r5, r0, lsl #24
     e80:	77000200 	strvc	r0, [r0, -r0, lsl #4]
     e84:	00000038 	andeq	r0, r0, r8, lsr r0
     e88:	00000000 	andeq	r0, r0, r0
     e8c:	00056c00 	andeq	r6, r5, r0, lsl #24
     e90:	00056e00 	andeq	r6, r5, r0, lsl #28
     e94:	7d000200 	stcvc	2, cr0, [r0]
     e98:	00056e00 	andeq	r6, r5, r0, lsl #28
     e9c:	00057000 	andeq	r7, r5, r0
     ea0:	7d000200 	stcvc	2, cr0, [r0]
     ea4:	00057014 	andeq	r7, r5, r4, lsl r0
     ea8:	00057200 	andeq	r7, r5, r0, lsl #4
     eac:	7d000300 	stcvc	3, cr0, [r0]
     eb0:	05720188 	ldrbeq	r0, [r2, #-392]!	; 0x188
     eb4:	0e380000 	wandneq	wr0, wr8, wr0
     eb8:	00030000 	andeq	r0, r3, r0
     ebc:	0000f077 	andeq	pc, r0, r7, ror r0	; <UNPREDICTABLE>
	...
     ec8:	02000000 	andeq	r0, r0, #0
     ecc:	02000000 	andeq	r0, r0, #0
     ed0:	02007d00 	andeq	r7, r0, #0
     ed4:	04000000 	streq	r0, [r0]
     ed8:	02000000 	andeq	r0, r0, #0
     edc:	04047d00 	streq	r7, [r4], #-3328	; 0xd00
     ee0:	06000000 	streq	r0, [r0], -r0
     ee4:	02000000 	andeq	r0, r0, #0
     ee8:	06187d00 	ldreq	r7, [r8], -r0, lsl #26
     eec:	1c000000 	wstrbne	wr0, [r0]
     ef0:	02000000 	andeq	r0, r0, #0
     ef4:	00187700 	andseq	r7, r8, r0, lsl #14
     ef8:	00000000 	andeq	r0, r0, r0
     efc:	1c000000 	wstrbne	wr0, [r0]
     f00:	1e000000 	worne	wr0, wr0, wr0
     f04:	02000000 	andeq	r0, r0, #0
     f08:	1e007d00 	cdpne	13, 0, cr7, cr0, cr0, {0}
     f0c:	20000000 	andcs	r0, r0, r0
     f10:	02000000 	andeq	r0, r0, #0
     f14:	20087d00 	andcs	r7, r8, r0, lsl #26
     f18:	22000000 	andcs	r0, r0, #0
     f1c:	02000000 	andeq	r0, r0, #0
     f20:	22187d00 	andscs	r7, r8, #0
     f24:	bc000000 	wstrblt	wr0, [r0]
     f28:	02000000 	andeq	r0, r0, #0
     f2c:	00187700 	andseq	r7, r8, r0, lsl #14
     f30:	00000000 	andeq	r0, r0, r0
     f34:	bc000000 	wstrblt	wr0, [r0]
     f38:	be000000 	worlt	wr0, wr0, wr0
     f3c:	02000000 	andeq	r0, r0, #0
     f40:	be007d00 	cdplt	13, 0, cr7, cr0, cr0, {0}
     f44:	c0000000 	andgt	r0, r0, r0
     f48:	02000000 	andeq	r0, r0, #0
     f4c:	c0087d00 	andgt	r7, r8, r0, lsl #26
     f50:	c2000000 	andgt	r0, r0, #0
     f54:	02000000 	andeq	r0, r0, #0
     f58:	c2307d00 	eorsgt	r7, r0, #0
     f5c:	fc000000 	stc2	0, cr0, [r0], {0}
     f60:	02000001 	andeq	r0, r0, #1
     f64:	00307700 	eorseq	r7, r0, r0, lsl #14
     f68:	00000000 	andeq	r0, r0, r0
     f6c:	fc000000 	stc2	0, cr0, [r0], {0}
     f70:	fe000001 	cdp2	0, 0, cr0, cr0, cr1, {0}
     f74:	02000001 	andeq	r0, r0, #1
     f78:	fe007d00 	cdp2	13, 0, cr7, cr0, cr0, {0}
     f7c:	00000001 	andeq	r0, r0, r1
     f80:	02000002 	andeq	r0, r0, #2
     f84:	00047d00 	andeq	r7, r4, r0, lsl #26
     f88:	02000002 	andeq	r0, r0, #2
     f8c:	02000002 	andeq	r0, r0, #2
     f90:	02307d00 	eorseq	r7, r0, #0
     f94:	4c000002 	wstrbmi	wr0, [r0], #-2
     f98:	02000003 	andeq	r0, r0, #3
     f9c:	00307700 	eorseq	r7, r0, r0, lsl #14
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	4c000000 	wstrbmi	wr0, [r0]
     fa8:	4e000003 	wormi	wr0, wr0, wr3
     fac:	02000003 	andeq	r0, r0, #3
     fb0:	4e007d00 	cdpmi	13, 0, cr7, cr0, cr0, {0}
     fb4:	50000003 	andpl	r0, r0, r3
     fb8:	02000003 	andeq	r0, r0, #3
     fbc:	50087d00 	andpl	r7, r8, r0, lsl #26
     fc0:	52000003 	andpl	r0, r0, #3
     fc4:	02000003 	andeq	r0, r0, #3
     fc8:	52307d00 	eorspl	r7, r0, #0
     fcc:	90000003 	andls	r0, r0, r3
     fd0:	02000004 	andeq	r0, r0, #4
     fd4:	00307700 	eorseq	r7, r0, r0, lsl #14
     fd8:	00000000 	andeq	r0, r0, r0
     fdc:	90000000 	andls	r0, r0, r0
     fe0:	92000004 	andls	r0, r0, #4
     fe4:	02000004 	andeq	r0, r0, #4
     fe8:	92007d00 	andls	r7, r0, #0
     fec:	94000004 	strls	r0, [r0], #-4
     ff0:	02000004 	andeq	r0, r0, #4
     ff4:	94087d00 	strls	r7, [r8], #-3328	; 0xd00
     ff8:	96000004 	strls	r0, [r0], -r4
     ffc:	02000004 	andeq	r0, r0, #4
    1000:	96187d00 	ldrls	r7, [r8], -r0, lsl #26
    1004:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    1008:	02000004 	andeq	r0, r0, #4
    100c:	00187700 	andseq	r7, r8, r0, lsl #14
	...
    1018:	02000000 	andeq	r0, r0, #0
    101c:	02000000 	andeq	r0, r0, #0
    1020:	02007d00 	andeq	r7, r0, #0
    1024:	04000000 	streq	r0, [r0]
    1028:	02000000 	andeq	r0, r0, #0
    102c:	04047d00 	streq	r7, [r4], #-3328	; 0xd00
    1030:	06000000 	streq	r0, [r0], -r0
    1034:	02000000 	andeq	r0, r0, #0
    1038:	06187d00 	ldreq	r7, [r8], -r0, lsl #26
    103c:	1c000000 	wstrbne	wr0, [r0]
    1040:	02000000 	andeq	r0, r0, #0
    1044:	00187700 	andseq	r7, r8, r0, lsl #14
    1048:	00000000 	andeq	r0, r0, r0
    104c:	1c000000 	wstrbne	wr0, [r0]
    1050:	1e000000 	worne	wr0, wr0, wr0
    1054:	02000000 	andeq	r0, r0, #0
    1058:	1e007d00 	cdpne	13, 0, cr7, cr0, cr0, {0}
    105c:	20000000 	andcs	r0, r0, r0
    1060:	02000000 	andeq	r0, r0, #0
    1064:	200c7d00 	andcs	r7, ip, r0, lsl #26
    1068:	22000000 	andcs	r0, r0, #0
    106c:	02000000 	andeq	r0, r0, #0
    1070:	22307d00 	eorscs	r7, r0, #0
    1074:	5c000000 	wstrbpl	wr0, [r0]
    1078:	02000002 	andeq	r0, r0, #2
    107c:	00307700 	eorseq	r7, r0, r0, lsl #14
    1080:	00000000 	andeq	r0, r0, r0
    1084:	5c000000 	wstrbpl	wr0, [r0]
    1088:	5e000002 	worpl	wr0, wr0, wr2
    108c:	02000002 	andeq	r0, r0, #2
    1090:	5e007d00 	cdppl	13, 0, cr7, cr0, cr0, {0}
    1094:	60000002 	andvs	r0, r0, r2
    1098:	02000002 	andeq	r0, r0, #2
    109c:	60107d00 	andsvs	r7, r0, r0, lsl #26
    10a0:	62000002 	andvs	r0, r0, #2
    10a4:	03000002 	movweq	r0, #2
    10a8:	00e87d00 	rsceq	r7, r8, r0, lsl #26
    10ac:	00000262 	andeq	r0, r0, r2, ror #4
    10b0:	000007c0 	andeq	r0, r0, r0, asr #15
    10b4:	d0770003 	rsbsle	r0, r7, r3
	...
    10c0:	0007c000 	andeq	ip, r7, r0
    10c4:	0007c200 	andeq	ip, r7, r0, lsl #4
    10c8:	7d000200 	stcvc	2, cr0, [r0]
    10cc:	0007c200 	andeq	ip, r7, r0, lsl #4
    10d0:	0007c400 	andeq	ip, r7, r0, lsl #8
    10d4:	7d000200 	stcvc	2, cr0, [r0]
    10d8:	0007c40c 	andeq	ip, r7, ip, lsl #8
    10dc:	0007c600 	andeq	ip, r7, r0, lsl #12
    10e0:	7d000200 	stcvc	2, cr0, [r0]
    10e4:	0007c638 	andeq	ip, r7, r8, lsr r6
    10e8:	000a7600 	andeq	r7, sl, r0, lsl #12
    10ec:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    10f0:	00000030 	andeq	r0, r0, r0, lsr r0
    10f4:	00000000 	andeq	r0, r0, r0
    10f8:	000a7800 	andeq	r7, sl, r0, lsl #16
    10fc:	000a7a00 	andeq	r7, sl, r0, lsl #20
    1100:	7d000200 	stcvc	2, cr0, [r0]
    1104:	000a7a00 	andeq	r7, sl, r0, lsl #20
    1108:	000a7c00 	andeq	r7, sl, r0, lsl #24
    110c:	7d000200 	stcvc	2, cr0, [r0]
    1110:	000a7c0c 	andeq	r7, sl, ip, lsl #24
    1114:	000a7e00 	andeq	r7, sl, r0, lsl #28
    1118:	7d000300 	stcvc	3, cr0, [r0]
    111c:	0a7e00d0 	beq	1f81464 <MV_CPU_LE+0x1f81463>
    1120:	0e5c0000 	wavg4req	wr0, wr12, wr0
    1124:	00030000 	andeq	r0, r3, r0
    1128:	0000c877 	andeq	ip, r0, r7, ror r8
    112c:	00000000 	andeq	r0, r0, r0
    1130:	5c000000 	wstrbpl	wr0, [r0]
    1134:	5e00000e 	worpl	wr0, wr0, wr14
    1138:	0200000e 	andeq	r0, r0, #14
    113c:	5e007d00 	cdppl	13, 0, cr7, cr0, cr0, {0}
    1140:	6000000e 	andvs	r0, r0, lr
    1144:	0200000e 	andeq	r0, r0, #14
    1148:	600c7d00 	andvs	r7, ip, r0, lsl #26
    114c:	6200000e 	andvs	r0, r0, #14
    1150:	0300000e 	movweq	r0, #14
    1154:	00c87d00 	sbceq	r7, r8, r0, lsl #26
    1158:	00000e62 	andeq	r0, r0, r2, ror #28
    115c:	0000141a 	andeq	r1, r0, sl, lsl r4
    1160:	c0770003 	rsbsgt	r0, r7, r3
	...
    1170:	00000200 	andeq	r0, r0, r0, lsl #4
    1174:	7d000200 	stcvc	2, cr0, [r0]
    1178:	00000200 	andeq	r0, r0, r0, lsl #4
    117c:	00000400 	andeq	r0, r0, r0, lsl #8
    1180:	7d000200 	stcvc	2, cr0, [r0]
    1184:	00000404 	andeq	r0, r0, r4, lsl #8
    1188:	00000600 	andeq	r0, r0, r0, lsl #12
    118c:	7d000200 	stcvc	2, cr0, [r0]
    1190:	00000618 	andeq	r0, r0, r8, lsl r6
    1194:	00001c00 	andeq	r1, r0, r0, lsl #24
    1198:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    119c:	00000018 	andeq	r0, r0, r8, lsl r0
    11a0:	00000000 	andeq	r0, r0, r0
    11a4:	00001c00 	andeq	r1, r0, r0, lsl #24
    11a8:	00001e00 	andeq	r1, r0, r0, lsl #28
    11ac:	7d000200 	stcvc	2, cr0, [r0]
    11b0:	00001e00 	andeq	r1, r0, r0, lsl #28
    11b4:	00002000 	andeq	r2, r0, r0
    11b8:	7d000200 	stcvc	2, cr0, [r0]
    11bc:	00002008 	andeq	r2, r0, r8
    11c0:	00002200 	andeq	r2, r0, r0, lsl #4
    11c4:	7d000200 	stcvc	2, cr0, [r0]
    11c8:	00002220 	andeq	r2, r0, r0, lsr #4
    11cc:	00022400 	andeq	r2, r2, r0, lsl #8
    11d0:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    11d4:	00000020 	andeq	r0, r0, r0, lsr #32
    11d8:	00000000 	andeq	r0, r0, r0
    11dc:	00022400 	andeq	r2, r2, r0, lsl #8
    11e0:	00022600 	andeq	r2, r2, r0, lsl #12
    11e4:	7d000200 	stcvc	2, cr0, [r0]
    11e8:	00022600 	andeq	r2, r2, r0, lsl #12
    11ec:	00022800 	andeq	r2, r2, r0, lsl #16
    11f0:	7d000200 	stcvc	2, cr0, [r0]
    11f4:	00022804 	andeq	r2, r2, r4, lsl #16
    11f8:	00022a00 	andeq	r2, r2, r0, lsl #20
    11fc:	7d000200 	stcvc	2, cr0, [r0]
    1200:	00022a10 	andeq	r2, r2, r0, lsl sl
    1204:	0002cc00 	andeq	ip, r2, r0, lsl #24
    1208:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    120c:	00000010 	andeq	r0, r0, r0, lsl r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	0002cc00 	andeq	ip, r2, r0, lsl #24
    1218:	0002ce00 	andeq	ip, r2, r0, lsl #28
    121c:	7d000200 	stcvc	2, cr0, [r0]
    1220:	0002ce00 	andeq	ip, r2, r0, lsl #28
    1224:	0002d000 	andeq	sp, r2, r0
    1228:	7d000200 	stcvc	2, cr0, [r0]
    122c:	0002d008 	andeq	sp, r2, r8
    1230:	0002d200 	andeq	sp, r2, r0, lsl #4
    1234:	7d000200 	stcvc	2, cr0, [r0]
    1238:	0002d218 	andeq	sp, r2, r8, lsl r2
    123c:	00030c00 	andeq	r0, r3, r0, lsl #24
    1240:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1244:	00000018 	andeq	r0, r0, r8, lsl r0
    1248:	00000000 	andeq	r0, r0, r0
    124c:	00030c00 	andeq	r0, r3, r0, lsl #24
    1250:	00030e00 	andeq	r0, r3, r0, lsl #28
    1254:	7d000200 	stcvc	2, cr0, [r0]
    1258:	00030e00 	andeq	r0, r3, r0, lsl #28
    125c:	00031000 	andeq	r1, r3, r0
    1260:	7d000200 	stcvc	2, cr0, [r0]
    1264:	00031008 	andeq	r1, r3, r8
    1268:	00031200 	andeq	r1, r3, r0, lsl #4
    126c:	7d000200 	stcvc	2, cr0, [r0]
    1270:	00031218 	andeq	r1, r3, r8, lsl r2
    1274:	00037600 	andeq	r7, r3, r0, lsl #12
    1278:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    127c:	00000018 	andeq	r0, r0, r8, lsl r0
    1280:	00000000 	andeq	r0, r0, r0
    1284:	00037800 	andeq	r7, r3, r0, lsl #16
    1288:	00037a00 	andeq	r7, r3, r0, lsl #20
    128c:	7d000200 	stcvc	2, cr0, [r0]
    1290:	00037a00 	andeq	r7, r3, r0, lsl #20
    1294:	00037c00 	andeq	r7, r3, r0, lsl #24
    1298:	7d000200 	stcvc	2, cr0, [r0]
    129c:	00037c08 	andeq	r7, r3, r8, lsl #24
    12a0:	00037e00 	andeq	r7, r3, r0, lsl #28
    12a4:	7d000200 	stcvc	2, cr0, [r0]
    12a8:	00037e18 	andeq	r7, r3, r8, lsl lr
    12ac:	00052200 	andeq	r2, r5, r0, lsl #4
    12b0:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    12b4:	00000018 	andeq	r0, r0, r8, lsl r0
    12b8:	00000000 	andeq	r0, r0, r0
    12bc:	00052400 	andeq	r2, r5, r0, lsl #8
    12c0:	00052600 	andeq	r2, r5, r0, lsl #12
    12c4:	7d000200 	stcvc	2, cr0, [r0]
    12c8:	00052600 	andeq	r2, r5, r0, lsl #12
    12cc:	00052800 	andeq	r2, r5, r0, lsl #16
    12d0:	7d000200 	stcvc	2, cr0, [r0]
    12d4:	00052808 	andeq	r2, r5, r8, lsl #16
    12d8:	00052a00 	andeq	r2, r5, r0, lsl #20
    12dc:	7d000200 	stcvc	2, cr0, [r0]
    12e0:	00052a10 	andeq	r2, r5, r0, lsl sl
    12e4:	00054a00 	andeq	r4, r5, r0, lsl #20
    12e8:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    12ec:	00000010 	andeq	r0, r0, r0, lsl r0
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	00054c00 	andeq	r4, r5, r0, lsl #24
    12f8:	00054e00 	andeq	r4, r5, r0, lsl #28
    12fc:	7d000200 	stcvc	2, cr0, [r0]
    1300:	00054e00 	andeq	r4, r5, r0, lsl #28
    1304:	00055000 	andeq	r5, r5, r0
    1308:	7d000200 	stcvc	2, cr0, [r0]
    130c:	00055008 	andeq	r5, r5, r8
    1310:	00055200 	andeq	r5, r5, r0, lsl #4
    1314:	7d000200 	stcvc	2, cr0, [r0]
    1318:	00055220 	andeq	r5, r5, r0, lsr #4
    131c:	00066000 	andeq	r6, r6, r0
    1320:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1324:	00000020 	andeq	r0, r0, r0, lsr #32
    1328:	00000000 	andeq	r0, r0, r0
    132c:	00066000 	andeq	r6, r6, r0
    1330:	00066200 	andeq	r6, r6, r0, lsl #4
    1334:	7d000200 	stcvc	2, cr0, [r0]
    1338:	00066200 	andeq	r6, r6, r0, lsl #4
    133c:	00066400 	andeq	r6, r6, r0, lsl #8
    1340:	7d000200 	stcvc	2, cr0, [r0]
    1344:	00066408 	andeq	r6, r6, r8, lsl #8
    1348:	00066600 	andeq	r6, r6, r0, lsl #12
    134c:	7d000200 	stcvc	2, cr0, [r0]
    1350:	00066620 	andeq	r6, r6, r0, lsr #12
    1354:	00079400 	andeq	r9, r7, r0, lsl #8
    1358:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    135c:	00000020 	andeq	r0, r0, r0, lsr #32
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00079400 	andeq	r9, r7, r0, lsl #8
    1368:	00079600 	andeq	r9, r7, r0, lsl #12
    136c:	7d000200 	stcvc	2, cr0, [r0]
    1370:	00079600 	andeq	r9, r7, r0, lsl #12
    1374:	00079800 	andeq	r9, r7, r0, lsl #16
    1378:	7d000200 	stcvc	2, cr0, [r0]
    137c:	00079808 	andeq	r9, r7, r8, lsl #16
    1380:	00079a00 	andeq	r9, r7, r0, lsl #20
    1384:	7d000200 	stcvc	2, cr0, [r0]
    1388:	00079a18 	andeq	r9, r7, r8, lsl sl
    138c:	00080000 	andeq	r0, r8, r0
    1390:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1394:	00000018 	andeq	r0, r0, r8, lsl r0
    1398:	00000000 	andeq	r0, r0, r0
    139c:	00080000 	andeq	r0, r8, r0
    13a0:	00080200 	andeq	r0, r8, r0, lsl #4
    13a4:	7d000200 	stcvc	2, cr0, [r0]
    13a8:	00080200 	andeq	r0, r8, r0, lsl #4
    13ac:	00080400 	andeq	r0, r8, r0, lsl #8
    13b0:	7d000200 	stcvc	2, cr0, [r0]
    13b4:	00080408 	andeq	r0, r8, r8, lsl #8
    13b8:	00080600 	andeq	r0, r8, r0, lsl #12
    13bc:	7d000200 	stcvc	2, cr0, [r0]
    13c0:	00080618 	andeq	r0, r8, r8, lsl r6
    13c4:	00096600 	andeq	r6, r9, r0, lsl #12
    13c8:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    13cc:	00000018 	andeq	r0, r0, r8, lsl r0
    13d0:	00000000 	andeq	r0, r0, r0
    13d4:	00096800 	andeq	r6, r9, r0, lsl #16
    13d8:	00096a00 	andeq	r6, r9, r0, lsl #20
    13dc:	7d000200 	stcvc	2, cr0, [r0]
    13e0:	00096a00 	andeq	r6, r9, r0, lsl #20
    13e4:	00096c00 	andeq	r6, r9, r0, lsl #24
    13e8:	7d000200 	stcvc	2, cr0, [r0]
    13ec:	00096c08 	andeq	r6, r9, r8, lsl #24
    13f0:	00096e00 	andeq	r6, r9, r0, lsl #28
    13f4:	7d000200 	stcvc	2, cr0, [r0]
    13f8:	00096e20 	andeq	r6, r9, r0, lsr #28
    13fc:	000aac00 	andeq	sl, sl, r0, lsl #24
    1400:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1404:	00000020 	andeq	r0, r0, r0, lsr #32
	...
    1410:	00000200 	andeq	r0, r0, r0, lsl #4
    1414:	7d000200 	stcvc	2, cr0, [r0]
    1418:	00000200 	andeq	r0, r0, r0, lsl #4
    141c:	00000400 	andeq	r0, r0, r0, lsl #8
    1420:	7d000200 	stcvc	2, cr0, [r0]
    1424:	00000404 	andeq	r0, r0, r4, lsl #8
    1428:	00000600 	andeq	r0, r0, r0, lsl #12
    142c:	7d000200 	stcvc	2, cr0, [r0]
    1430:	00000618 	andeq	r0, r0, r8, lsl r6
    1434:	00001c00 	andeq	r1, r0, r0, lsl #24
    1438:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    143c:	00000018 	andeq	r0, r0, r8, lsl r0
    1440:	00000000 	andeq	r0, r0, r0
    1444:	00001c00 	andeq	r1, r0, r0, lsl #24
    1448:	00001e00 	andeq	r1, r0, r0, lsl #28
    144c:	7d000200 	stcvc	2, cr0, [r0]
    1450:	00001e00 	andeq	r1, r0, r0, lsl #28
    1454:	00002000 	andeq	r2, r0, r0
    1458:	7d000200 	stcvc	2, cr0, [r0]
    145c:	0000200c 	andeq	r2, r0, ip
    1460:	00002200 	andeq	r2, r0, r0, lsl #4
    1464:	7d000200 	stcvc	2, cr0, [r0]
    1468:	00002220 	andeq	r2, r0, r0, lsr #4
    146c:	00009400 	andeq	r9, r0, r0, lsl #8
    1470:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1474:	00000020 	andeq	r0, r0, r0, lsr #32
    1478:	00000000 	andeq	r0, r0, r0
    147c:	00009400 	andeq	r9, r0, r0, lsl #8
    1480:	00009600 	andeq	r9, r0, r0, lsl #12
    1484:	7d000200 	stcvc	2, cr0, [r0]
    1488:	00009600 	andeq	r9, r0, r0, lsl #12
    148c:	00009800 	andeq	r9, r0, r0, lsl #16
    1490:	7d000200 	stcvc	2, cr0, [r0]
    1494:	0000980c 	andeq	r9, r0, ip, lsl #16
    1498:	00009a00 	andeq	r9, r0, r0, lsl #20
    149c:	7d000200 	stcvc	2, cr0, [r0]
    14a0:	00009a28 	andeq	r9, r0, r8, lsr #20
    14a4:	00066000 	andeq	r6, r6, r0
    14a8:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    14ac:	00000028 	andeq	r0, r0, r8, lsr #32
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00066000 	andeq	r6, r6, r0
    14b8:	00066200 	andeq	r6, r6, r0, lsl #4
    14bc:	7d000200 	stcvc	2, cr0, [r0]
    14c0:	00066200 	andeq	r6, r6, r0, lsl #4
    14c4:	00066400 	andeq	r6, r6, r0, lsl #8
    14c8:	7d000200 	stcvc	2, cr0, [r0]
    14cc:	0006640c 	andeq	r6, r6, ip, lsl #8
    14d0:	00066600 	andeq	r6, r6, r0, lsl #12
    14d4:	7d000200 	stcvc	2, cr0, [r0]
    14d8:	00066630 	andeq	r6, r6, r0, lsr r6
    14dc:	000d5400 	andeq	r5, sp, r0, lsl #8
    14e0:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    14e4:	00000030 	andeq	r0, r0, r0, lsr r0
	...
    14f0:	00000200 	andeq	r0, r0, r0, lsl #4
    14f4:	7d000200 	stcvc	2, cr0, [r0]
    14f8:	00000200 	andeq	r0, r0, r0, lsl #4
    14fc:	00000400 	andeq	r0, r0, r0, lsl #8
    1500:	7d000200 	stcvc	2, cr0, [r0]
    1504:	00000404 	andeq	r0, r0, r4, lsl #8
    1508:	00000600 	andeq	r0, r0, r0, lsl #12
    150c:	7d000200 	stcvc	2, cr0, [r0]
    1510:	00000618 	andeq	r0, r0, r8, lsl r6
    1514:	00001c00 	andeq	r1, r0, r0, lsl #24
    1518:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    151c:	00000018 	andeq	r0, r0, r8, lsl r0
    1520:	00000000 	andeq	r0, r0, r0
    1524:	00001c00 	andeq	r1, r0, r0, lsl #24
    1528:	00001e00 	andeq	r1, r0, r0, lsl #28
    152c:	7d000200 	stcvc	2, cr0, [r0]
    1530:	00001e00 	andeq	r1, r0, r0, lsl #28
    1534:	00002000 	andeq	r2, r0, r0
    1538:	7d000200 	stcvc	2, cr0, [r0]
    153c:	00002008 	andeq	r2, r0, r8
    1540:	00002200 	andeq	r2, r0, r0, lsl #4
    1544:	7d000200 	stcvc	2, cr0, [r0]
    1548:	00002220 	andeq	r2, r0, r0, lsr #4
    154c:	00018000 	andeq	r8, r1, r0
    1550:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    1554:	00000020 	andeq	r0, r0, r0, lsr #32
    1558:	00000000 	andeq	r0, r0, r0
    155c:	00018000 	andeq	r8, r1, r0
    1560:	00018200 	andeq	r8, r1, r0, lsl #4
    1564:	7d000200 	stcvc	2, cr0, [r0]
    1568:	00018200 	andeq	r8, r1, r0, lsl #4
    156c:	00018400 	andeq	r8, r1, r0, lsl #8
    1570:	7d000200 	stcvc	2, cr0, [r0]
    1574:	00018408 	andeq	r8, r1, r8, lsl #8
    1578:	00018600 	andeq	r8, r1, r0, lsl #12
    157c:	7d000200 	stcvc	2, cr0, [r0]
    1580:	00018620 	andeq	r8, r1, r0, lsr #12
    1584:	0002de00 	andeq	sp, r2, r0, lsl #28
    1588:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    158c:	00000020 	andeq	r0, r0, r0, lsr #32
    1590:	00000000 	andeq	r0, r0, r0
    1594:	0002e000 	andeq	lr, r2, r0
    1598:	0002e200 	andeq	lr, r2, r0, lsl #4
    159c:	7d000200 	stcvc	2, cr0, [r0]
    15a0:	0002e200 	andeq	lr, r2, r0, lsl #4
    15a4:	0002e400 	andeq	lr, r2, r0, lsl #8
    15a8:	7d000200 	stcvc	2, cr0, [r0]
    15ac:	0002e40c 	andeq	lr, r2, ip, lsl #8
    15b0:	0002e600 	andeq	lr, r2, r0, lsl #12
    15b4:	7d000300 	stcvc	3, cr0, [r0]
    15b8:	02e60198 	rsceq	r0, r6, #38	; 0x26
    15bc:	07e80000 	strbeq	r0, [r8, r0]!
    15c0:	00030000 	andeq	r0, r3, r0
    15c4:	00018077 	andeq	r8, r1, r7, ror r0
    15c8:	00000000 	andeq	r0, r0, r0
    15cc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    15d0:	ea000007 	b	15f4 <MV_CPU_LE+0x15f3>
    15d4:	02000007 	andeq	r0, r0, #7
    15d8:	ea007d00 	b	209e0 <MV_CPU_LE+0x209df>
    15dc:	ec000007 	wstrb	wr0, [r0], #-7
    15e0:	02000007 	andeq	r0, r0, #7
    15e4:	ec047d00 	stc	13, cr7, [r4], {0}
    15e8:	ee000007 	wor	wr0, wr0, wr7
    15ec:	02000007 	andeq	r0, r0, #7
    15f0:	ee187d00 	cdp	13, 1, cr7, cr8, cr0, {0}
    15f4:	3a000007 	bcc	1618 <MV_CPU_LE+0x1617>
    15f8:	02000008 	andeq	r0, r0, #8
    15fc:	00187700 	andseq	r7, r8, r0, lsl #14
    1600:	00000000 	andeq	r0, r0, r0
    1604:	3c000000 	wstrbcc	wr0, [r0]
    1608:	3e000008 	worcc	wr0, wr0, wr8
    160c:	02000008 	andeq	r0, r0, #8
    1610:	3e007d00 	cdpcc	13, 0, cr7, cr0, cr0, {0}
    1614:	40000008 	andmi	r0, r0, r8
    1618:	02000008 	andeq	r0, r0, #8
    161c:	40087d00 	andmi	r7, r8, r0, lsl #26
    1620:	42000008 	andmi	r0, r0, #8
    1624:	02000008 	andeq	r0, r0, #8
    1628:	42307d00 	eorsmi	r7, r0, #0
    162c:	70000008 	andvc	r0, r0, r8
    1630:	02000009 	andeq	r0, r0, #9
    1634:	00287700 	eoreq	r7, r8, r0, lsl #14
    1638:	00000000 	andeq	r0, r0, r0
    163c:	70000000 	andvc	r0, r0, r0
    1640:	72000009 	andvc	r0, r0, #9
    1644:	02000009 	andeq	r0, r0, #9
    1648:	72007d00 	andvc	r7, r0, #0
    164c:	74000009 	strvc	r0, [r0], #-9
    1650:	02000009 	andeq	r0, r0, #9
    1654:	740c7d00 	strvc	r7, [ip], #-3328	; 0xd00
    1658:	76000009 	strvc	r0, [r0], -r9
    165c:	03000009 	movweq	r0, #9
    1660:	01887d00 	orreq	r7, r8, r0, lsl #26
    1664:	00000976 	andeq	r0, r0, r6, ror r9
    1668:	00000bec 	andeq	r0, r0, ip, ror #23
    166c:	f0770003 			; <UNDEFINED> instruction: 0xf0770003
	...
    1678:	000bec00 	andeq	lr, fp, r0, lsl #24
    167c:	000bee00 	andeq	lr, fp, r0, lsl #28
    1680:	7d000200 	stcvc	2, cr0, [r0]
    1684:	000bee00 	andeq	lr, fp, r0, lsl #28
    1688:	000bf000 	andeq	pc, fp, r0
    168c:	7d000200 	stcvc	2, cr0, [r0]
    1690:	000bf00c 	andeq	pc, fp, ip
    1694:	000bf200 	andeq	pc, fp, r0, lsl #4
    1698:	7d000300 	stcvc	3, cr0, [r0]
    169c:	0bf20188 	bleq	ffc81cc4 <uiXorRegsMaskBackup+0xbfc708fc>
    16a0:	0e1c0000 	wxoreq	wr0, wr12, wr0
    16a4:	00030000 	andeq	r0, r3, r0
    16a8:	0000f077 	andeq	pc, r0, r7, ror r0	; <UNPREDICTABLE>
    16ac:	00000000 	andeq	r0, r0, r0
    16b0:	1c000000 	wstrbne	wr0, [r0]
    16b4:	1e00000e 	worne	wr0, wr0, wr14
    16b8:	0200000e 	andeq	r0, r0, #14
    16bc:	1e007d00 	cdpne	13, 0, cr7, cr0, cr0, {0}
    16c0:	2000000e 	andcs	r0, r0, lr
    16c4:	0200000e 	andeq	r0, r0, #14
    16c8:	20087d00 	andcs	r7, r8, r0, lsl #26
    16cc:	2200000e 	andcs	r0, r0, #14
    16d0:	0200000e 	andeq	r0, r0, #14
    16d4:	22307d00 	eorscs	r7, r0, #0
    16d8:	1c00000e 	wstrbne	wr0, [r0], #-14
    16dc:	0200000f 	andeq	r0, r0, #15
    16e0:	00287700 	eoreq	r7, r8, r0, lsl #14
    16e4:	00000000 	andeq	r0, r0, r0
    16e8:	1c000000 	wstrbne	wr0, [r0]
    16ec:	1e00000f 	worne	wr0, wr0, wr15
    16f0:	0200000f 	andeq	r0, r0, #15
    16f4:	1e007d00 	cdpne	13, 0, cr7, cr0, cr0, {0}
    16f8:	2000000f 	andcs	r0, r0, pc
    16fc:	0200000f 	andeq	r0, r0, #15
    1700:	200c7d00 	andcs	r7, ip, r0, lsl #26
    1704:	2200000f 	andcs	r0, r0, #15
    1708:	0300000f 	movweq	r0, #15
    170c:	00c87d00 	sbceq	r7, r8, r0, lsl #26
    1710:	00000f22 	andeq	r0, r0, r2, lsr #30
    1714:	00001094 	muleq	r0, r4, r0
    1718:	30770002 	rsbscc	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	400040ac 	andmi	r4, r0, ip, lsr #1
  14:	00000a9e 	muleq	r0, lr, sl
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	09f90002 	ldmibeq	r9!, {r1}^
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	40004b4c 	andmi	r4, r0, ip, asr #22
  34:	0000009c 	muleq	r0, ip, r0
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	0b020002 	bleq	80054 <MV_CPU_LE+0x80053>
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	40004be8 	andmi	r4, r0, r8, ror #23
  54:	0000026e 	andeq	r0, r0, lr, ror #4
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0e740002 	cdpeq	0, 7, cr0, cr4, cr2, {0}
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	40004e58 	andmi	r4, r0, r8, asr lr
  74:	00000df0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	16b30002 	ldrtne	r0, [r3], r2
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	40005c48 	andmi	r5, r0, r8, asr #24
  94:	000000d6 	ldrdeq	r0, [r0], -r6
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	17690002 	strbne	r0, [r9, -r2]!
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	40005d20 	andmi	r5, r0, r0, lsr #26
  b4:	000017c6 	andeq	r1, r0, r6, asr #15
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	1ec60002 	wavg2hne	wr0, wr6, wr2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	40007938 	andmi	r7, r0, r8, lsr r9
  d4:	00000c8c 	andeq	r0, r0, ip, lsl #25
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	25ba0002 	ldrcs	r0, [sl, #2]!
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	400085c4 	andmi	r8, r0, r4, asr #11
  f4:	00000e38 	andeq	r0, r0, r8, lsr lr
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	2af50002 	bcs	ffd40114 <uiXorRegsMaskBackup+0xbfd2ed4c>
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	400093fc 	strdmi	r9, [r0], -ip
 114:	000004f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	317b0002 	cmncc	fp, r2
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	400098ec 	andmi	r9, r0, ip, ror #17
 134:	0000141a 	andeq	r1, r0, sl, lsl r4
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	380b0002 	stmdacc	fp, {r1}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	4000ad08 	andmi	sl, r0, r8, lsl #26
 154:	00000aac 	andeq	r0, r0, ip, lsr #21
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	3f380002 	svccc	0x00380002
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	4000b7b4 			; <UNDEFINED> instruction: 0x4000b7b4
 174:	00000d54 	andeq	r0, r0, r4, asr sp
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	43820002 	orrmi	r0, r2, #2
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	4000c508 	andmi	ip, r0, r8, lsl #10
 194:	00001094 	muleq	r0, r4, r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	0000024a 	andeq	r0, r0, sl, asr #4
       4:	00a00002 	adceq	r0, r0, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	2e010000 	worcs	wr0, wr1, wr0
      1c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      20:	766d0000 	strbtvc	r0, [sp], -r0
      24:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
      28:	00010068 	andeq	r0, r1, r8, rrx
      2c:	72646400 	rsbvc	r6, r4, #0
      30:	6e695f33 	mcrvs	15, 3, r5, cr9, cr3, {1}
      34:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
      38:	00000000 	andeq	r0, r0, r0
      3c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
      40:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
      44:	00682e74 	rsbeq	r2, r8, r4, ror lr
      48:	62000000 	andvs	r0, r0, #0
      4c:	685f6e69 	ldmdavs	pc, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
      50:	745f7264 	ldrbvc	r7, [pc], #-612	; 58 <MV_CPU_LE+0x57>
      54:	2e697377 	mcrcs	3, 3, r7, cr9, cr7, {3}
      58:	00010068 	andeq	r0, r1, r8, rrx
      5c:	72646400 	rsbvc	r6, r4, #0
      60:	33615f33 	cmncc	r1, #204	; 0xcc
      64:	6d5f3037 	wldrhvs	wr3, [pc, #-55]
      68:	74735f63 	ldrbtvc	r5, [r3], #-3939	; 0xf63
      6c:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
      70:	0100682e 	tsteq	r0, lr, lsr #16
      74:	64640000 	strbtvs	r0, [r4]
      78:	615f3372 	cmpvs	pc, r2, ror r3	; <UNPREDICTABLE>
      7c:	5f303733 	svcpl	0x00303733
      80:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
      84:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
      88:	6174735f 	cmnvs	r4, pc, asr r3
      8c:	2e636974 	mcrcs	9, 3, r6, cr3, cr4, {3}
      90:	00010068 	andeq	r0, r1, r8, rrx
      94:	72646400 	rsbvc	r6, r4, #0
      98:	33615f33 	cmncc	r1, #204	; 0xcc
      9c:	765f3037 			; <UNDEFINED> instruction: 0x765f3037
      a0:	2e737261 	cdpcs	2, 7, cr7, cr3, cr1, {3}
      a4:	00010068 	andeq	r0, r1, r8, rrx
      a8:	05000000 	streq	r0, [r0]
      ac:	0040ac02 	subeq	sl, r0, r2, lsl #24
      b0:	03810340 	orreq	r0, r1, #1
      b4:	213e4d01 	teqcs	lr, r1, lsl #26
      b8:	e8030204 	stmda	r3, {r2, r9}
      bc:	3f3e667d 	svccc	0x003e667d
      c0:	42403d3d 	submi	r3, r0, #3904	; 0xf40
      c4:	1a033d3d 	bne	cf5c0 <MV_CPU_LE+0xcf5bf>
      c8:	2f315af2 	svccs	0x00315af2
      cc:	3d3e5b2f 	fldmdbxcc	lr!, {d5-d27}	;@ Deprecated
      d0:	bb76bbe8 	bllt	1daf078 <MV_CPU_LE+0x1daf077>
      d4:	32bcbcbc 	adcscc	fp, ip, #48128	; 0xbc00
      d8:	3d3e6b9f 	fldmdbxcc	lr!, {d6-d84}	;@ Deprecated
      dc:	009f9f3e 	addseq	r9, pc, lr, lsr pc	; <UNPREDICTABLE>
      e0:	06010402 	streq	r0, [r1], -r2, lsl #8
      e4:	593d063c 	ldmdbpl	sp!, {r2, r3, r4, r5, r9, sl}
      e8:	3c0d0343 	stccc	3, cr0, [sp], {67}	; 0x43
      ec:	210359ad 	smlatbcs	r3, sp, r9, r5
      f0:	41599f3c 	cmpmi	r9, ip, lsr pc
      f4:	0076755b 	rsbseq	r7, r6, fp, asr r5
      f8:	06010402 	streq	r0, [r1], -r2, lsl #8
      fc:	75ad063c 	strvc	r0, [sp, #1596]!	; 0x63c
     100:	00741503 	rsbseq	r1, r4, r3, lsl #10
     104:	76010402 	strvc	r0, [r1], -r2, lsl #8
     108:	01040200 	mrseq	r0, R12_usr
     10c:	08cc409f 	stmiaeq	ip, {r0, r1, r2, r3, r4, r7, lr}^
     110:	3c0e034d 	stccc	3, cr0, [lr], {77}	; 0x4d
     114:	1403755b 	strne	r7, [r3], #-1371	; 0x55b
     118:	032f5b82 	teqeq	pc, #133120	; 0x20800
     11c:	4090080b 	addsmi	r0, r0, fp, lsl #16
     120:	0321687a 	teqeq	r1, #7995392	; 0x7a0000
     124:	7540740b 	strbvc	r7, [r0, #-1035]	; 0x40b
     128:	0b03216d 	bleq	c86e4 <MV_CPU_LE+0xc86e3>
     12c:	3e3d3f74 	mrccc	15, 1, r3, cr13, cr4, {3}
     130:	01040200 	mrseq	r0, R12_usr
     134:	08063c06 	stmdaeq	r6, {r1, r2, sl, fp, ip, sp}
     138:	305a3d21 	subscc	r3, sl, r1, lsr #26
     13c:	740d0321 	strvc	r0, [sp], #-801	; 0x321
     140:	3da04b77 	stccc	11, cr4, [r0, #476]!	; 0x1dc
     144:	68bc4cae 	ldmvs	ip!, {r1, r2, r3, r5, r7, sl, fp, lr}
     148:	3d4c68d8 	stclcc	8, cr6, [ip, #-864]	; 0xfffffca0
     14c:	68bc4cae 	ldmvs	ip!, {r1, r2, r3, r5, r7, sl, fp, lr}
     150:	610368d8 	ldrdvs	r6, [r3, -r8]
     154:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     158:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     15c:	034a2203 	movteq	r2, #41475	; 0xa203
     160:	7677ac3b 			; <UNDEFINED> instruction: 0x7677ac3b
     164:	21923d75 	orrscs	r3, r2, r5, ror sp
     168:	40820b03 	addmi	r0, r2, r3, lsl #22
     16c:	4b3c1103 	blmi	f04580 <MV_CPU_LE+0xf0457f>
     170:	01040200 	mrseq	r0, R12_usr
     174:	0200c806 	andeq	ip, r0, #393216	; 0x60000
     178:	c9060104 	stmdbgt	r6, {r2, r8}
     17c:	01040200 	mrseq	r0, R12_usr
     180:	002b3e8f 	eoreq	r3, fp, pc, lsl #29
     184:	06010402 	streq	r0, [r1], -r2, lsl #8
     188:	2f43064a 	svccs	0x0043064a
     18c:	68c82103 	stmiavs	r8, {r0, r1, r8, sp}^
     190:	3d3d3d3e 	ldccc	13, cr3, [sp, #-248]!	; 0xffffff08
     194:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     198:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     19c:	e53e4c3d 	ldr	r4, [lr, #-3133]!	; 0xc3d
     1a0:	673f5976 			; <UNDEFINED> instruction: 0x673f5976
     1a4:	78039140 	stmdavc	r3, {r6, r8, ip, pc}
     1a8:	2833323c 	ldmdacs	r3!, {r2, r3, r4, r5, r9, ip, sp}
     1ac:	7426032f 	strtvc	r0, [r6], #-815	; 0x32f
     1b0:	3fca084b 	svccc	0x00ca084b
     1b4:	3f3f3f3f 	svccc	0x003f3f3f
     1b8:	3f3f3f3f 	svccc	0x003f3f3f
     1bc:	0c03303f 	wstrbeq	wr3, [r3], #-63
     1c0:	26024b66 	strcs	r4, [r2], -r6, ror #22
     1c4:	3f3f3f14 	svccc	0x003f3f14
     1c8:	3f3f3f3f 	svccc	0x003f3f3f
     1cc:	303f3f3f 	eorscc	r3, pc, pc, lsr pc	; <UNPREDICTABLE>
     1d0:	3e660a03 	vmulcc.f32	s1, s12, s6
     1d4:	9f4b3f3d 	svcls	0x004b3f3d
     1d8:	04020048 	streq	r0, [r2], #-72	; 0x48
     1dc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     1e0:	09032140 	stmdbeq	r3, {r6, r8, sp}
     1e4:	03913074 	orrseq	r3, r1, #116	; 0x74
     1e8:	09035815 	stmdbeq	r3, {r0, r2, r4, fp, ip, lr}
     1ec:	8521883c 	strhi	r8, [r1, #-2108]!	; 0x83c
     1f0:	0200404b 	andeq	r4, r0, #75	; 0x4b
     1f4:	004b0204 	subeq	r0, fp, r4, lsl #4
     1f8:	08020402 	stmdaeq	r2, {r1, sl}
     1fc:	0402002d 	streq	r0, [r2], #-45	; 0x2d
     200:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     204:	3d3d7741 	ldccc	7, cr7, [sp, #-260]!	; 0xfffffefc
     208:	3df49f4b 	ldclcc	15, cr9, [r4, #300]!	; 0x12c
     20c:	3d223d22 	stccc	13, cr3, [r2, #-136]!	; 0xffffff78
     210:	4b223d22 	blmi	88f6a0 <MV_CPU_LE+0x88f69f>
     214:	ad83ad67 	stcge	13, cr10, [r3, #412]	; 0x19c
     218:	4a6a03bb 	bmi	1a8110c <MV_CPU_LE+0x1a8110b>
     21c:	01040200 	mrseq	r0, R12_usr
     220:	03064a06 	movweq	r4, #27142	; 0x6a06
     224:	4c773c19 	ldclmi	12, cr3, [r7], #-100	; 0xffffff9c
     228:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     22c:	02004b02 	andeq	r4, r0, #2048	; 0x800
     230:	00f10204 	rscseq	r0, r1, r4, lsl #4
     234:	06010402 	streq	r0, [r1], -r2, lsl #8
     238:	5a41064a 	bpl	1041b68 <MV_CPU_LE+0x1041b67>
     23c:	1d679f4b 	stclne	15, cr9, [r7, #-300]!	; 0xfffffed4
     240:	01040200 	mrseq	r0, R12_usr
     244:	43064a06 	movwmi	r4, #27142	; 0x6a06
     248:	00060267 	andeq	r0, r6, r7, ror #4
     24c:	00470101 	subeq	r0, r7, r1, lsl #2
     250:	00020000 	andeq	r0, r2, r0
     254:	0000001e 	andeq	r0, r0, lr, lsl r0
     258:	0efb0102 	wmulsmreq	wr0, wr11, wr2
     25c:	0101000d 	tsteq	r1, sp
     260:	00000101 	andeq	r0, r0, r1, lsl #2
     264:	00000100 	andeq	r0, r0, r0, lsl #2
     268:	74750001 	ldrbtvc	r0, [r5], #-1
     26c:	2e736c69 	cdpcs	12, 7, cr6, cr3, cr9, {3}
     270:	00000063 	andeq	r0, r0, r3, rrx
     274:	05000000 	streq	r0, [r0]
     278:	004b4c02 	subeq	r4, fp, r2, lsl #24
     27c:	2f671340 	svccs	0x00671340
     280:	04020021 	streq	r0, [r2], #-33	; 0x21
     284:	21bc8101 			; <UNDEFINED> instruction: 0x21bc8101
     288:	2f2f6769 	svccs	0x002f6769
     28c:	04020021 	streq	r0, [r2], #-33	; 0x21
     290:	21bcb901 			; <UNDEFINED> instruction: 0x21bcb901
     294:	01000602 	tsteq	r0, r2, lsl #12
     298:	0000d601 	andeq	sp, r0, r1, lsl #12
     29c:	47000200 	strmi	r0, [r0, -r0, lsl #4]
     2a0:	02000000 	andeq	r0, r0, #0
     2a4:	0d0efb01 	vstreq	d15, [lr, #-4]
     2a8:	01010100 	mrseq	r0, (UNDEF: 17)
     2ac:	00000001 	andeq	r0, r0, r1
     2b0:	01000001 	tsteq	r0, r1
     2b4:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     2b8:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     2bc:	62000063 	andvs	r0, r0, #99	; 0x63
     2c0:	73746f6f 	cmnvc	r4, #444	; 0x1bc
     2c4:	70617274 	rsbvc	r7, r1, r4, ror r2
     2c8:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     2cc:	00010068 	andeq	r0, r1, r8, rrx
     2d0:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     2d4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     2d8:	00020063 	andeq	r0, r2, r3, rrx
     2dc:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     2e0:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     2e4:	00010068 	andeq	r0, r1, r8, rrx
     2e8:	05000000 	streq	r0, [r0]
     2ec:	004be802 	subeq	lr, fp, r2, lsl #16
     2f0:	03880340 	orreq	r0, r8, #1
     2f4:	213e4d01 	teqcs	lr, r1, lsl #26
     2f8:	cb030204 	blgt	c0b10 <MV_CPU_LE+0xc0b0f>
     2fc:	5a3e667d 	bpl	f99cf8 <MV_CPU_LE+0xf99cf7>
     300:	683da53e 	ldmdavs	sp!, {r1, r2, r3, r4, r5, r8, sl, sp, pc}
     304:	3d31085c 	ldccc	8, cr0, [r1, #-368]!	; 0xfffffe90
     308:	3d223d22 	stccc	13, cr3, [r2, #-136]!	; 0xffffff78
     30c:	4b233d23 	blmi	8cf7a0 <MV_CPU_LE+0x8cf79f>
     310:	4d674b4b 	fstmdbxmi	r7!, {d20-d56}	;@ Deprecated
     314:	6614034c 	ldrvs	r0, [r4], -ip, asr #6
     318:	02005959 	andeq	r5, r0, #1458176	; 0x164000
     31c:	20060104 	andcs	r0, r6, r4, lsl #2
     320:	033e7506 	teqeq	lr, #25165824	; 0x1800000
     324:	244d580c 	strbcs	r5, [sp], #-2060	; 0x80c
     328:	04020059 	streq	r0, [r2], #-89	; 0x59
     32c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     330:	0402004c 	streq	r0, [r2], #-76	; 0x4c
     334:	4a790301 	bmi	1e40f40 <MV_CPU_LE+0x1e40f3f>
     338:	034a0a03 	movteq	r0, #43523	; 0xaa03
     33c:	3f5b660d 	svccc	0x005b660d
     340:	4b3e3f2f 	blmi	f90004 <MV_CPU_LE+0xf90003>
     344:	3e3f2f60 	cdpcc	15, 3, cr2, cr15, cr0, {3}
     348:	033ecbdb 	teqeq	lr, #224256	; 0x36c00
     34c:	02003c62 	andeq	r3, r0, #25088	; 0x6200
     350:	4a060104 	bmi	180768 <MV_CPU_LE+0x180767>
     354:	3c250306 	stccc	3, cr0, [r5], #-24	; 0xffffffe8
     358:	13035b75 	movwne	r5, #15221	; 0x3b75
     35c:	00593e74 	subseq	r3, r9, r4, ror lr
     360:	06010402 	streq	r0, [r1], -r2, lsl #8
     364:	40750620 	rsbsmi	r0, r5, r0, lsr #12
     368:	3e741403 	cdpcc	4, 7, cr1, cr4, cr3, {0}
     36c:	06025c59 			; <UNDEFINED> instruction: 0x06025c59
     370:	82010100 	andhi	r0, r1, #0
     374:	02000002 	andeq	r0, r0, #2
     378:	00004c00 	andeq	r4, r0, r0, lsl #24
     37c:	fb010200 	blx	40b86 <MV_CPU_LE+0x40b85>
     380:	01000d0e 	tsteq	r0, lr, lsl #26
     384:	00010101 	andeq	r0, r1, r1, lsl #2
     388:	00010000 	andeq	r0, r1, r0
     38c:	2f2e0100 	svccs	0x002e0100
     390:	00636e69 	rsbeq	r6, r3, r9, ror #28
     394:	00637273 	rsbeq	r7, r3, r3, ror r2
     398:	5f766d00 	svcpl	0x00766d00
     39c:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
     3a0:	00000100 	andeq	r0, r0, r0, lsl #2
     3a4:	5f6e6962 	svcpl	0x006e6962
     3a8:	5f726468 	svcpl	0x00726468
     3ac:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     3b0:	0200632e 	andeq	r6, r0, #-1207959552	; 0xb8000000
     3b4:	69620000 	stmdbvs	r2!, {}^	; <UNPREDICTABLE>
     3b8:	64685f6e 	strbtvs	r5, [r8], #-3950	; 0xf6e
     3bc:	77745f72 			; <UNDEFINED> instruction: 0x77745f72
     3c0:	682e6973 	stmdavs	lr!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
     3c4:	00000100 	andeq	r0, r0, r0, lsl #2
     3c8:	02050000 	andeq	r0, r5, #0
     3cc:	40004e58 	andmi	r4, r0, r8, asr lr
     3d0:	01038103 	tsteq	r3, r3, lsl #2
     3d4:	04213e4d 	strteq	r3, [r1], #-3661	; 0xe4d
     3d8:	7ddd0302 	ldclvc	3, cr0, [sp, #8]
     3dc:	3e5a5966 	cdpcc	9, 5, cr5, cr10, cr6, {3}
     3e0:	741b0330 	ldrvc	r0, [fp], #-816	; 0x330
     3e4:	3e754159 	mrccc	1, 3, r4, cr5, cr9, {2}
     3e8:	4e3ecbcb 	vsubmi.f64	d12, d30, d11
     3ec:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     3f0:	00200601 	eoreq	r0, r0, r1, lsl #12
     3f4:	74020402 	strvc	r0, [r2], #-1026	; 0x402
     3f8:	3f92da06 	svccc	0x0092da06
     3fc:	59401408 	stmdbpl	r0, {r3, sl, ip}^
     400:	01040200 	mrseq	r0, R12_usr
     404:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
     408:	1503303f 	strne	r3, [r3, #-63]	; 0x3f
     40c:	cacb5c9e 	bgt	ff2d768c <uiXorRegsMaskBackup+0xbf2c62c4>
     410:	02003d4d 	andeq	r3, r0, #4928	; 0x1340
     414:	20060104 	andcs	r0, r6, r4, lsl #2
     418:	da130806 	ble	4c2438 <MV_CPU_LE+0x4c2437>
     41c:	14083f91 	strne	r3, [r8], #-3985	; 0xf91
     420:	3f3e5940 	svccc	0x003e5940
     424:	9013032f 	andsls	r0, r3, pc, lsr #6
     428:	3ebb755d 	mrccc	5, 5, r7, cr11, cr13, {2}
     42c:	7415032f 	ldrvc	r0, [r5], #-815	; 0x32f
     430:	cbc94c5b 	blgt	ff2535a4 <uiXorRegsMaskBackup+0xbf2421dc>
     434:	7413034d 	ldrvc	r0, [r3], #-845	; 0x34d
     438:	4ccbca5c 	vstmiami	fp, {s25-s116}
     43c:	83741903 	cmnhi	r4, #49152	; 0xc000
     440:	039f943e 	orrseq	r9, pc, #1040187392	; 0x3e000000
     444:	4b4b6609 	blmi	12d9c70 <MV_CPU_LE+0x12d9c6f>
     448:	76210867 	strtvc	r0, [r1], -r7, ror #16
     44c:	01040200 	mrseq	r0, R12_usr
     450:	4b064a06 	blmi	192c70 <MV_CPU_LE+0x192c6f>
     454:	032f2f2f 	teqeq	pc, #188	; 0xbc
     458:	02002e77 	andeq	r2, r0, #1904	; 0x770
     45c:	4a060104 	bmi	180874 <MV_CPU_LE+0x180873>
     460:	02003b06 	andeq	r3, r0, #6144	; 0x1800
     464:	4a060104 	bmi	18087c <MV_CPU_LE+0x18087b>
     468:	3c100306 	ldccc	3, cr0, [r0], {6}
     46c:	bdb0684d 	ldclt	8, cr6, [r0, #308]!	; 0x134
     470:	3d4c764c 	stclcc	6, cr7, [ip, #-304]	; 0xfffffed0
     474:	bf4c934d 	svclt	0x004c934d
     478:	c99476bb 	ldmibgt	r4, {r0, r1, r3, r4, r5, r7, r9, sl, ip, sp, lr}
     47c:	4caff4cb 	stcmi	4, cr15, [pc], #812	; 7b0 <MV_CPU_LE+0x7af>
     480:	74130321 	ldrvc	r0, [r3], #-801	; 0x321
     484:	1303ca59 	movwne	ip, #14937	; 0x3a59
     488:	4dbd5b82 	ldcmi	11, cr5, [sp, #520]!	; 0x208
     48c:	86741803 	ldrbthi	r1, [r4], -r3, lsl #16
     490:	03a1b04b 			; <UNDEFINED> instruction: 0x03a1b04b
     494:	6886741f 	stmvs	r6, {r0, r1, r2, r3, r4, sl, ip, sp, lr}
     498:	4dae4b4c 	stcmi	11, cr4, [lr, #304]!	; 0x130
     49c:	02003d4d 	andeq	r3, r0, #4928	; 0x1340
     4a0:	20060104 	andcs	r0, r6, r4, lsl #2
     4a4:	02040200 	andeq	r0, r4, #0
     4a8:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     4ac:	00593f30 	subseq	r3, r9, r0, lsr pc
     4b0:	06010402 	streq	r0, [r1], -r2, lsl #8
     4b4:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     4b8:	3d063c02 	stccc	12, cr3, [r6, #-8]
     4bc:	af67403f 	svcge	0x0067403f
     4c0:	02003d4d 	andeq	r3, r0, #4928	; 0x1340
     4c4:	20060104 	andcs	r0, r6, r4, lsl #2
     4c8:	02040200 	andeq	r0, r4, #0
     4cc:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     4d0:	00593f30 	subseq	r3, r9, r0, lsr pc
     4d4:	06010402 	streq	r0, [r1], -r2, lsl #8
     4d8:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     4dc:	3d063c02 	stccc	12, cr3, [r6, #-8]
     4e0:	032f3f3f 	teqeq	pc, #252	; 0xfc
     4e4:	6886ba19 	stmvs	r6, {r0, r3, r4, r9, fp, ip, sp, pc}
     4e8:	4d4dae4b 	stclmi	14, cr10, [sp, #-300]	; 0xfffffed4
     4ec:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     4f0:	00200601 	eoreq	r0, r0, r1, lsl #12
     4f4:	74020402 	strvc	r0, [r2], #-1026	; 0x402
     4f8:	3073db06 	rsbscc	sp, r3, r6, lsl #22
     4fc:	0200593f 	andeq	r5, r0, #1032192	; 0xfc000
     500:	3c060104 	wstrwcc	wr0, [r6], #-16
     504:	02040200 	andeq	r0, r4, #0
     508:	423d063c 	eorsmi	r0, sp, #62914560	; 0x3c00000
     50c:	1e032f3f 	mcrne	15, 0, r2, cr3, cr15, {1}
     510:	3d30759e 	ldccc	5, cr7, [r0, #-632]!	; 0xfffffd88
     514:	02003d3f 	andeq	r3, r0, #4032	; 0xfc0
     518:	20060104 	andcs	r0, r6, r4, lsl #2
     51c:	02040200 	andeq	r0, r4, #0
     520:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     524:	4bbc4030 	blmi	fef105ec <uiXorRegsMaskBackup+0xbeeff224>
     528:	003d4d4c 	eorseq	r4, sp, ip, asr #26
     52c:	06010402 	streq	r0, [r1], -r2, lsl #8
     530:	04020020 	streq	r0, [r2], #-32
     534:	db067402 	blle	19d544 <MV_CPU_LE+0x19d543>
     538:	593f3073 	ldmdbpl	pc!, {r0, r1, r4, r5, r6, ip, sp}	; <UNPREDICTABLE>
     53c:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     540:	3c690301 	stclcc	3, cr0, [r9], #-4
     544:	2f3c1c03 	svccs	0x003c1c03
     548:	75ac1f03 	strvc	r1, [ip, #3843]!	; 0xf03
     54c:	3d3f3d30 	ldccc	13, cr3, [pc, #-192]!	; 494 <MV_CPU_LE+0x493>
     550:	01040200 	mrseq	r0, R12_usr
     554:	02002006 	andeq	r2, r0, #6
     558:	06740204 	ldrbteq	r0, [r4], -r4, lsl #4
     55c:	3f3073db 	svccc	0x003073db
     560:	ae4bc93e 	mcrge	9, 2, ip, cr11, cr14, {1}
     564:	02003d4c 	andeq	r3, r0, #4864	; 0x1300
     568:	20060104 	andcs	r0, r6, r4, lsl #2
     56c:	02040200 	andeq	r0, r4, #0
     570:	73db0674 	bicsvc	r0, fp, #121634816	; 0x7400000
     574:	00593f30 	subseq	r3, r9, r0, lsr pc
     578:	06010402 	streq	r0, [r1], -r2, lsl #8
     57c:	3d3e063c 	ldccc	6, cr0, [lr, #-240]!	; 0xffffff10
     580:	01040200 	mrseq	r0, R12_usr
     584:	3e063c06 	cdpcc	12, 0, cr3, cr6, cr6, {0}
     588:	004bf440 	subeq	pc, fp, r0, asr #8
     58c:	03010402 	movweq	r0, #5122	; 0x1402
     590:	23034a60 	movwcs	r4, #14944	; 0x3a60
     594:	1c032f3c 	stcne	15, cr2, [r3], {60}	; 0x3c
     598:	593d78ba 	ldmdbpl	sp!, {r1, r3, r4, r5, r7, fp, ip, sp, lr}
     59c:	403d4c3d 	eorsmi	r4, sp, sp, lsr ip
     5a0:	741f0392 	ldrvc	r0, [pc], #-914	; 5a8 <MV_CPU_LE+0x5a7>
     5a4:	04020083 	streq	r0, [r2], #-131	; 0x83
     5a8:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     5ac:	4b753d3d 	blmi	1d4faa8 <MV_CPU_LE+0x1d4faa7>
     5b0:	4bad4b42 	blmi	feb532c0 <uiXorRegsMaskBackup+0xbeb41ef8>
     5b4:	3f4bc93f 	svccc	0x004bc93f
     5b8:	ad404b75 	vstrge	d20, [r0, #-468]	; 0xfffffe2c
     5bc:	4b913f4b 	blmi	fe4502f0 <uiXorRegsMaskBackup+0xbe43ef28>
     5c0:	4e3f7540 	cdpmi	5, 3, cr7, cr15, cr0, {2}
     5c4:	7420032f 	strtvc	r0, [r0], #-815	; 0x32f
     5c8:	04020083 	streq	r0, [r2], #-131	; 0x83
     5cc:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     5d0:	4b753e3d 	blmi	1d4fecc <MV_CPU_LE+0x1d4fecb>
     5d4:	414bad40 	cmpmi	fp, r0, asr #26
     5d8:	404bc94b 	submi	ip, fp, fp, asr #18
     5dc:	753f4b91 	ldrvc	r4, [pc, #-2961]!	; fffffa53 <uiXorRegsMaskBackup+0xbffee68b>
     5e0:	4e7b2f40 	cdpmi	15, 7, cr2, cr11, cr0, {2}
     5e4:	3f4c3d9f 	svccc	0x004c3d9f
     5e8:	bc689276 	stcllt	2, cr9, [r8], #-472	; 0xfffffe28
     5ec:	01040200 	mrseq	r0, R12_usr
     5f0:	92062006 	andls	r2, r6, #6
     5f4:	01000602 	tsteq	r0, r2, lsl #12
     5f8:	00006101 	andeq	r6, r0, r1, lsl #2
     5fc:	39000200 	stmdbcc	r0, {r9}
     600:	02000000 	andeq	r0, r0, #0
     604:	0d0efb01 	vstreq	d15, [lr, #-4]
     608:	01010100 	mrseq	r0, (UNDEF: 17)
     60c:	00000001 	andeq	r0, r0, r1
     610:	01000001 	tsteq	r0, r1
     614:	00637273 	rsbeq	r7, r3, r3, ror r2
     618:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     61c:	62000063 	andvs	r0, r0, #99	; 0x63
     620:	735f6e69 	cmpvc	pc, #1680	; 0x690
     624:	636d6172 	cmnvs	sp, #-2147483620	; 0x8000001c
     628:	632e6766 	teqvs	lr, #26738688	; 0x1980000
     62c:	00000100 	andeq	r0, r0, r0, lsl #2
     630:	6f5f766d 	svcvs	0x005f766d
     634:	00682e73 	rsbeq	r2, r8, r3, ror lr
     638:	00000002 	andeq	r0, r0, r2
     63c:	48020500 	stmdami	r2, {r8, sl}
     640:	0340005c 	movteq	r0, #92	; 0x5c
     644:	400100c5 	andmi	r0, r1, r5, asr #1
     648:	76759393 			; <UNDEFINED> instruction: 0x76759393
     64c:	673d673d 			; <UNDEFINED> instruction: 0x673d673d
     650:	4c4d683d 	mcrrmi	8, 3, r6, sp, cr13
     654:	77754d4c 	ldrbvc	r4, [r5, -ip, asr #26]!
     658:	00060291 	muleq	r6, r1, r2
     65c:	02e20101 	rsceq	r0, r2, #1073741824	; 0x40000000
     660:	00020000 	andeq	r0, r2, r0
     664:	00000067 	andeq	r0, r0, r7, rrx
     668:	0efb0102 	wmulsmreq	wr0, wr11, wr2
     66c:	0101000d 	tsteq	r1, sp
     670:	00000101 	andeq	r0, r0, r1, lsl #2
     674:	00000100 	andeq	r0, r0, r0, lsl #2
     678:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
     67c:	7300636e 	movwvc	r6, #878	; 0x36e
     680:	2e006372 	mcrcs	3, 0, r6, cr0, cr2, {3}
     684:	766d0000 	strbtvc	r0, [sp], -r0
     688:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     68c:	00010068 	andeq	r0, r1, r8, rrx
     690:	72646400 	rsbvc	r6, r4, #0
     694:	70735f33 	rsbsvc	r5, r3, r3, lsr pc
     698:	00632e64 	rsbeq	r2, r3, r4, ror #28
     69c:	64000002 	strvs	r0, [r0], #-2
     6a0:	5f337264 	svcpl	0x00337264
     6a4:	2e647073 	mcrcs	0, 3, r7, cr4, cr3, {3}
     6a8:	00010068 	andeq	r0, r1, r8, rrx
     6ac:	72646400 	rsbvc	r6, r4, #0
     6b0:	6e695f33 	mcrvs	15, 3, r5, cr9, cr3, {1}
     6b4:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
     6b8:	00000300 	andeq	r0, r0, r0, lsl #6
     6bc:	5f6e6962 	svcpl	0x006e6962
     6c0:	5f726468 	svcpl	0x00726468
     6c4:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     6c8:	0100682e 	tsteq	r0, lr, lsr #16
     6cc:	00000000 	andeq	r0, r0, r0
     6d0:	5d200205 	stcpl	2, cr0, [r0, #-20]!	; 0xffffffec
     6d4:	81034000 	mrshi	r4, (UNDEF: 3)
     6d8:	3e4d0103 	wmacucc	wr0, wr13, wr3
     6dc:	03020421 	movweq	r0, #9249	; 0x2421
     6e0:	4f667de0 	svcmi	0x00667de0
     6e4:	032e1d03 	teqeq	lr, #192	; 0xc0
     6e8:	3358660b 	cmpcc	r8, #11534336	; 0xb00000
     6ec:	303d923d 	eorscc	r9, sp, sp, lsr r2
     6f0:	e53e3d3d 	ldr	r3, [lr, #-3389]!	; 0xd3d
     6f4:	5a405940 	bpl	1016bfc <MV_CPU_LE+0x1016bfb>
     6f8:	ad795b91 	fldmdbxge	r9!, {d21-d92}	;@ Deprecated
     6fc:	ad868386 	stcge	3, cr8, [r6, #536]	; 0x218
     700:	2408e886 	strcs	lr, [r8], #-2182	; 0x886
     704:	8108eb85 	smlabbhi	r8, r5, fp, lr
     708:	3badb041 	blcc	feb6c814 <uiXorRegsMaskBackup+0xbeb5b44c>
     70c:	9441492f 	strbls	r4, [r1], #-2351	; 0x92f
     710:	110396f5 	strdne	r9, [r3, -r5]
     714:	9494cc74 	ldrls	ip, [r4], #3188	; 0xc74
     718:	ad949494 	ldcge	4, cr9, [r4, #592]	; 0x250
     71c:	900a039f 	mulls	sl, pc, r3	; <UNPREDICTABLE>
     720:	94949f91 	ldrls	r9, [r4], #3985	; 0xf91
     724:	1403bb94 	strne	fp, [r3], #-2964	; 0xb94
     728:	0b032f74 	bleq	cc500 <MV_CPU_LE+0xcc4ff>
     72c:	833d68ac 	teqhi	sp, #11272192	; 0xac0000
     730:	3e59833e 	mrccc	3, 2, r8, cr9, cr14, {1}
     734:	835a6783 	cmphi	sl, #34340864	; 0x20c0000
     738:	67833e59 			; <UNDEFINED> instruction: 0x67833e59
     73c:	839f6783 	orrshi	r6, pc, #34340864	; 0x20c0000
     740:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     744:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     748:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     74c:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     750:	83678367 	cmnhi	r7, #-1677721599	; 0x9c000001
     754:	0a032f68 	beq	cc4fc <MV_CPU_LE+0xcc4fb>
     758:	4d43c8c8 	stclmi	8, cr12, [r3, #-800]	; 0xfffffce0
     75c:	914c75a5 	smlaltbls	r7, ip, r5, r5
     760:	9e180367 	cdpls	3, 1, cr0, cr8, cr7, {3}
     764:	0402004f 	streq	r0, [r2], #-79	; 0x4f
     768:	02005902 	andeq	r5, r0, #32768	; 0x8000
     76c:	00e30204 	rsceq	r0, r3, r4, lsl #4
     770:	06010402 	streq	r0, [r1], -r2, lsl #8
     774:	4b690666 	blmi	1a42114 <MV_CPU_LE+0x1a42113>
     778:	4f4e2108 	svcmi	0x004e2108
     77c:	0059594c 	subseq	r5, r9, ip, asr #18
     780:	06010402 	streq	r0, [r1], -r2, lsl #8
     784:	bbbb06ac 	bllt	feec223c <uiXorRegsMaskBackup+0xbeeb0e74>
     788:	bbbbbbbb 	bllt	feeef67c <uiXorRegsMaskBackup+0xbeede2b4>
     78c:	67aebbbb 			; <UNDEFINED> instruction: 0x67aebbbb
     790:	00667403 	rsbeq	r7, r6, r3, lsl #8
     794:	06010402 	streq	r0, [r1], -r2, lsl #8
     798:	0d030666 	stceq	6, cr0, [r3, #-408]	; 0xfffffe68
     79c:	084b2566 	stmdaeq	fp, {r1, r2, r5, r6, r8, sl, sp}^
     7a0:	84ad5021 	strthi	r5, [sp], #33	; 0x21
     7a4:	ca580903 	bgt	1602bb8 <MV_CPU_LE+0x1602bb7>
     7a8:	e5674f4b 	strb	r4, [r7, #-3915]!	; 0xf4b
     7ac:	01040200 	mrseq	r0, R12_usr
     7b0:	d7065806 	strle	r5, [r6, -r6, lsl #16]
     7b4:	036b6b67 	cmneq	fp, #105472	; 0x19c00
     7b8:	08e56614 	stmiaeq	r5!, {r2, r4, r9, sl, sp, lr}^
     7bc:	684b763e 	stmdavs	fp, {r1, r2, r3, r4, r5, r9, sl, ip, sp, lr}^
     7c0:	4d776a77 	vldmdbmi	r7!, {s13-s131}
     7c4:	91a0e5c9 	asrls	lr, r9, #11
     7c8:	a0e5c9af 	rscge	ip, r5, pc, lsr #19
     7cc:	a0e5c9a1 	rscge	ip, r5, r1, lsr #19
     7d0:	a0e5c9af 	rscge	ip, r5, pc, lsr #19
     7d4:	a0e5c9cb 	rscge	ip, r5, fp, asr #19
     7d8:	a0e5c9af 	rscge	ip, r5, pc, lsr #19
     7dc:	a0e5c9af 	rscge	ip, r5, pc, lsr #19
     7e0:	79684b92 	stmdbvc	r8!, {r1, r4, r7, r8, r9, fp, lr}^
     7e4:	a0e5c969 	rscge	ip, r5, r9, ror #18
     7e8:	0377ae91 	cmneq	r7, #2320	; 0x910
     7ec:	9fc94a0b 	svcls	0x00c94a0b
     7f0:	4bb4a0e5 	blmi	fed28b8c <uiXorRegsMaskBackup+0xbed177c4>
     7f4:	d7d7594b 	ldrble	r5, [r7, fp, asr #18]
     7f8:	bb674c67 	bllt	19d399c <MV_CPU_LE+0x19d399b>
     7fc:	bb8465bb 	bllt	fe119ef0 <uiXorRegsMaskBackup+0xbe108b28>
     800:	037665bb 	cmneq	r6, #784334848	; 0x2ec00000
     804:	00660873 	rsbeq	r0, r6, r3, ror r8
     808:	06010402 	streq	r0, [r1], -r2, lsl #8
     80c:	13030666 	movwne	r0, #13926	; 0x3666
     810:	594b4b58 	stmdbpl	fp, {r3, r4, r6, r8, r9, fp, lr}^
     814:	4c67d7d7 	stclmi	7, cr13, [r7], #-860	; 0xfffffca4
     818:	7803bb67 	stmdavc	r3, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, pc}
     81c:	040200c8 	streq	r0, [r2], #-200	; 0xc8
     820:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     824:	774a0c03 	strbvc	r0, [sl, -r3, lsl #24]
     828:	e2bb594b 	adcs	r5, fp, #1228800	; 0x12c000
     82c:	01040200 	mrseq	r0, R12_usr
     830:	4e066606 	cdpmi	6, 0, cr6, cr6, cr6, {0}
     834:	687a4b77 	ldmdavs	sl!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
     838:	6876ad7a 	ldmdavs	r6!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, pc}^
     83c:	4b5aad77 	blmi	16abe20 <MV_CPU_LE+0x16abe1f>
     840:	8379ad78 	cmnhi	r9, #7680	; 0x1e00
     844:	4b774b77 	blmi	1dd3628 <MV_CPU_LE+0x1dd3627>
     848:	93740b03 	cmnls	r4, #3072	; 0xc00
     84c:	594b4b93 	stmdbpl	fp, {r0, r1, r4, r7, r8, r9, fp, lr}^
     850:	67d7bbad 	ldrbvs	fp, [r7, sp, lsr #23]
     854:	0867674c 	stmdaeq	r7!, {r2, r3, r6, r8, r9, sl, sp, lr}^
     858:	03770893 	cmneq	r7, #9633792	; 0x930000
     85c:	0200c871 	andeq	ip, r0, #7405568	; 0x710000
     860:	66060104 	strvs	r0, [r6], -r4, lsl #2
     864:	58150306 	ldmdapl	r5, {r1, r2, r8, r9}
     868:	bb594b77 	bllt	165364c <MV_CPU_LE+0x165364b>
     86c:	040200c6 	streq	r0, [r2], #-198	; 0xc6
     870:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     874:	594b784e 	stmdbpl	fp, {r1, r2, r3, r6, fp, ip, sp, lr}^
     878:	0200e2bb 	andeq	lr, r0, #-1342177269	; 0xb000000b
     87c:	66060104 	strvs	r0, [r6], -r4, lsl #2
     880:	4b794e06 	blmi	1e540a0 <MV_CPU_LE+0x1e5409f>
     884:	78b2ad67 	ldmvc	r2!, {r0, r1, r2, r5, r6, r8, sl, fp, sp, pc}
     888:	784a0903 	stmdavc	sl, {r0, r1, r8, fp}^
     88c:	675a84ad 	ldrbvs	r8, [sl, -sp, lsr #9]
     890:	04020059 	streq	r0, [r2], #-89	; 0x59
     894:	06660601 	strbteq	r0, [r6], -r1, lsl #12
     898:	02005967 	andeq	r5, r0, #1687552	; 0x19c000
     89c:	66060104 	strvs	r0, [r6], -r4, lsl #2
     8a0:	00596706 	subseq	r6, r9, r6, lsl #14
     8a4:	06010402 	streq	r0, [r1], -r2, lsl #8
     8a8:	59670666 	stmdbpl	r7!, {r1, r2, r5, r6, r9, sl}^
     8ac:	01040200 	mrseq	r0, R12_usr
     8b0:	67066606 	strvs	r6, [r6, -r6, lsl #12]
     8b4:	02002108 	andeq	r2, r0, #2
     8b8:	66060104 	strvs	r0, [r6], -r4, lsl #2
     8bc:	00596706 	subseq	r6, r9, r6, lsl #14
     8c0:	06010402 	streq	r0, [r1], -r2, lsl #8
     8c4:	59670658 	stmdbpl	r7!, {r3, r4, r6, r9, sl}^
     8c8:	01040200 	mrseq	r0, R12_usr
     8cc:	59066606 	stmdbpl	r6, {r1, r2, r9, sl, sp, lr}
     8d0:	820b034c 	andhi	r0, fp, #805306369	; 0x30000001
     8d4:	4b785078 	blmi	1e14abc <MV_CPU_LE+0x1e14abb>
     8d8:	2108f3e5 	smlattcs	r8, r5, r3, pc	; <UNPREDICTABLE>
     8dc:	4b78c9e5 	blmi	1e33078 <MV_CPU_LE+0x1e33077>
     8e0:	d7594b4b 	ldrble	r4, [r9, -fp, asr #22]
     8e4:	674c67d7 			; <UNDEFINED> instruction: 0x674c67d7
     8e8:	01040200 	mrseq	r0, R12_usr
     8ec:	0200ba06 	andeq	fp, r0, #24576	; 0x6000
     8f0:	004a0204 	subeq	r0, sl, r4, lsl #4
     8f4:	06010402 	streq	r0, [r1], -r2, lsl #8
     8f8:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     8fc:	03304901 	teqeq	r0, #16384	; 0x4000
     900:	0200c877 	andeq	ip, r0, #7798784	; 0x770000
     904:	66060104 	strvs	r0, [r6], -r4, lsl #2
     908:	4a0e0306 	bmi	381528 <MV_CPU_LE+0x381527>
     90c:	09036778 	stmdbeq	r3, {r3, r4, r5, r6, r8, r9, sl, sp, lr}
     910:	ca036874 	bgt	daae8 <MV_CPU_LE+0xdaae7>
     914:	032f7400 	teqeq	pc, #0
     918:	0067740c 	rsbeq	r7, r7, ip, lsl #8
     91c:	06010402 	streq	r0, [r1], -r2, lsl #8
     920:	040200d6 	streq	r0, [r2], #-214	; 0xd6
     924:	02003c02 	andeq	r3, r0, #512	; 0x200
     928:	002e0304 	eoreq	r0, lr, r4, lsl #6
     92c:	06030402 	streq	r0, [r3], -r2, lsl #8
     930:	820a033d 	andhi	r0, sl, #-201326592	; 0xf4000000
     934:	22660a03 	rsbcs	r0, r6, #12288	; 0x3000
     938:	03740a03 	cmneq	r4, #12288	; 0x3000
     93c:	0222660a 	eoreq	r6, r2, #10485760	; 0xa00000
     940:	01010006 	tsteq	r1, r6
     944:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
     948:	00900002 	addseq	r0, r0, r2
     94c:	01020000 	mrseq	r0, (UNDEF: 2)
     950:	000d0efb 	strdeq	r0, [sp], -fp
     954:	01010101 	tsteq	r1, r1, lsl #2
     958:	01000000 	mrseq	r0, (UNDEF: 0)
     95c:	2e010000 	worcs	wr0, wr1, wr0
     960:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     964:	63727300 	cmnvs	r2, #0
     968:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
     96c:	616e7265 	cmnvs	lr, r5, ror #4
     970:	2f2e006c 	svccs	0x002e006c
     974:	2d636e69 	stclcs	14, cr6, [r3, #-420]!	; 0xfffffe5c
     978:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     97c:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
     980:	766d0000 	strbtvc	r0, [sp], -r0
     984:	2e736f5f 	mrccs	15, 3, r6, cr3, cr15, {2}
     988:	00010068 	andeq	r0, r1, r8, rrx
     98c:	72646400 	rsbvc	r6, r4, #0
     990:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
     994:	6172745f 	cmnvs	r2, pc, asr r4
     998:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
     99c:	00632e67 	rsbeq	r2, r3, r7, ror #28
     9a0:	64000002 	strvs	r0, [r0], #-2
     9a4:	5f337264 	svcpl	0x00337264
     9a8:	745f7768 	ldrbvc	r7, [pc], #-1896	; 9b0 <MV_CPU_LE+0x9af>
     9ac:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
     9b0:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
     9b4:	00030068 	andeq	r0, r3, r8, rrx
     9b8:	72646400 	rsbvc	r6, r4, #0
     9bc:	61705f33 	cmnvs	r0, r3, lsr pc
     9c0:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     9c4:	315f736e 	cmpcc	pc, lr, ror #6
     9c8:	74696236 	strbtvc	r6, [r9], #-566	; 0x236
     9cc:	0300682e 	movweq	r6, #2094	; 0x82e
     9d0:	766d0000 	strbtvc	r0, [sp], -r0
     9d4:	2e726f58 	mrccs	15, 3, r6, cr2, cr8, {2}
     9d8:	00030068 	andeq	r0, r3, r8, rrx
     9dc:	05000000 	streq	r0, [r0]
     9e0:	00793802 	rsbseq	r3, r9, r2, lsl #16
     9e4:	03810340 	orreq	r0, r1, #1
     9e8:	213e4d01 	teqcs	lr, r1, lsl #26
     9ec:	e2030204 	and	r0, r3, #1073741824	; 0x40000000
     9f0:	592f667d 	stmdbpl	pc!, {r0, r2, r3, r4, r5, r6, r9, sl, sp, lr}	; <UNPREDICTABLE>
     9f4:	4b4ce778 	blmi	133a7dc <MV_CPU_LE+0x133a7db>
     9f8:	ad684b4c 	vstmdbge	r8!, {d20-<overflow reg d57>}
     9fc:	67677575 			; <UNDEFINED> instruction: 0x67677575
     a00:	69686783 	stmdbvs	r8!, {r0, r1, r7, r8, r9, sl, sp, lr}^
     a04:	67596783 	ldrbvs	r6, [r9, -r3, lsl #15]
     a08:	67835a84 	strvs	r5, [r3, r4, lsl #21]
     a0c:	83bd6876 			; <UNDEFINED> instruction: 0x83bd6876
     a10:	94e5b1a2 	strbtls	fp, [r5], #418	; 0x1a2
     a14:	596867b1 	stmdbpl	r8!, {r0, r4, r5, r7, r8, r9, sl, sp, lr}^
     a18:	ad5b5b4c 	vldrge	d21, [fp, #-304]	; 0xfffffed0
     a1c:	684a1003 	stmdavs	sl, {r0, r1, ip}^
     a20:	674c4b59 	smlsldvs	r4, ip, r9, fp
     a24:	3e59a04c 	wsllhcc	wr10, wr9, wr12
     a28:	01040200 	mrseq	r0, R12_usr
     a2c:	4b066606 	blmi	19a24c <MV_CPU_LE+0x19a24b>
     a30:	684b5c9f 	stmdavs	fp, {r0, r1, r2, r3, r4, r7, sl, fp, ip, lr}^
     a34:	59bb5a4e 	ldmibpl	fp!, {r1, r2, r3, r6, r9, fp, ip, lr}
     a38:	03599f3f 	cmpeq	r9, #252	; 0xfc
     a3c:	5c4b3c0a 	mcrrpl	12, 0, r3, fp, cr10
     a40:	59405983 	stmdbpl	r0, {r0, r1, r7, r8, fp, ip, lr}^
     a44:	4d4b4b4d 	vstrmi	d20, [fp, #-308]	; 0xfffffecc
     a48:	59bb4b4c 	ldmibpl	fp!, {r2, r3, r6, r8, r9, fp, lr}
     a4c:	4d5b4b3f 	vldrmi	d20, [fp, #-252]	; 0xffffff04
     a50:	3f59bb59 	svccc	0x0059bb59
     a54:	0903599f 	stmdbeq	r3, {r0, r1, r2, r3, r4, r7, r8, fp, ip, lr}
     a58:	005d4b3c 	subseq	r4, sp, ip, lsr fp
     a5c:	06010402 	streq	r0, [r1], -r2, lsl #8
     a60:	bb68064a 	bllt	1a02390 <MV_CPU_LE+0x1a0238f>
     a64:	599f4059 	ldmibpl	pc, {r0, r3, r4, r6, lr}	; <UNPREDICTABLE>
     a68:	4b5a4b3f 	blmi	169376c <MV_CPU_LE+0x169376b>
     a6c:	4b3f5983 	blmi	fd7080 <MV_CPU_LE+0xfd707f>
     a70:	84581303 	ldrbhi	r1, [r8], #-771	; 0x303
     a74:	3f598359 	svccc	0x00598359
     a78:	5983594b 	stmibpl	r3, {r0, r1, r3, r6, r8, fp, ip, lr}
     a7c:	0a034b3e 	beq	d377c <MV_CPU_LE+0xd377b>
     a80:	2f5a6858 	svccs	0x005a6858
     a84:	08595959 	ldmdaeq	r9, {r0, r3, r4, r6, r8, fp, ip, lr}^
     a88:	04020014 	streq	r0, [r2], #-20
     a8c:	06200601 	strteq	r0, [r0], -r1, lsl #12
     a90:	305c4b75 	subscc	r4, ip, r5, ror fp
     a94:	163a022f 	ldrtne	r0, [sl], -pc, lsr #4
     a98:	594a0903 	stmdbpl	sl, {r0, r1, r8, fp}^
     a9c:	22083e4c 	andcs	r3, r8, #1216	; 0x4c0
     aa0:	02009d91 	andeq	r9, r0, #9280	; 0x2440
     aa4:	2e060104 	wmululcs	wr0, wr6, wr4
     aa8:	02040200 	andeq	r0, r4, #0
     aac:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     ab0:	02002e03 	andeq	r2, r0, #48	; 0x30
     ab4:	30060304 	andcc	r0, r6, r4, lsl #6
     ab8:	03040200 	movweq	r0, #16896	; 0x4200
     abc:	04020091 	streq	r0, [r2], #-145	; 0x91
     ac0:	02009d03 	andeq	r9, r0, #192	; 0xc0
     ac4:	2e060104 	wmululcs	wr0, wr6, wr4
     ac8:	02040200 	andeq	r0, r4, #0
     acc:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     ad0:	02002e03 	andeq	r2, r0, #48	; 0x30
     ad4:	30060304 	andcc	r0, r6, r4, lsl #6
     ad8:	03040200 	movweq	r0, #16896	; 0x4200
     adc:	0402006c 	streq	r0, [r2], #-108	; 0x6c
     ae0:	02008403 	andeq	r8, r0, #50331648	; 0x3000000
     ae4:	004b0304 	subeq	r0, fp, r4, lsl #6
     ae8:	a0030402 	andge	r0, r3, r2, lsl #8
     aec:	03040200 	movweq	r0, #16896	; 0x4200
     af0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     af4:	02004b03 	andeq	r4, r0, #3072	; 0xc00
     af8:	00830304 	addeq	r0, r3, r4, lsl #6
     afc:	a0030402 	andge	r0, r3, r2, lsl #8
     b00:	03040200 	movweq	r0, #16896	; 0x4200
     b04:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     b08:	02004b03 	andeq	r4, r0, #3072	; 0xc00
     b0c:	00830304 	addeq	r0, r3, r4, lsl #6
     b10:	a0030402 	andge	r0, r3, r2, lsl #8
     b14:	03040200 	movweq	r0, #16896	; 0x4200
     b18:	774e6c67 	strbvc	r6, [lr, -r7, ror #24]
     b1c:	00bc6868 	adcseq	r6, ip, r8, ror #16
     b20:	06010402 	streq	r0, [r1], -r2, lsl #8
     b24:	7a910620 	bvc	fe4423ac <uiXorRegsMaskBackup+0xbe430fe4>
     b28:	5a3d3e75 	bpl	f50504 <MV_CPU_LE+0xf50503>
     b2c:	3d849f68 	stccc	15, cr9, [r4, #416]	; 0x1a0
     b30:	004b6784 	subeq	r6, fp, r4, lsl #15
     b34:	69010402 	stmdbvs	r1, {r1, sl}
     b38:	01040200 	mrseq	r0, R12_usr
     b3c:	3e3d3f9f 	mrccc	15, 1, r3, cr13, cr15, {4}
     b40:	bb685a3d 	bllt	1a1743c <MV_CPU_LE+0x1a1743b>
     b44:	004b674c 	subeq	r6, fp, ip, asr #14
     b48:	69010402 	stmdbvs	r1, {r1, sl}
     b4c:	01040200 	mrseq	r0, R12_usr
     b50:	687a3e9f 	ldmdavs	sl!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp}^
     b54:	004b68bb 	strheq	r6, [fp], #-139	; 0xffffff75
     b58:	69010402 	stmdbvs	r1, {r1, sl}
     b5c:	01040200 	mrseq	r0, R12_usr
     b60:	88753e9f 	ldmdahi	r5!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp}^
     b64:	4c75774e 	ldclmi	7, cr7, [r5], #-312	; 0xfffffec8
     b68:	3ead4d68 	cdpcc	13, 10, cr4, cr13, cr8, {3}
     b6c:	752f862f 	strvc	r8, [pc, #-1583]!	; 545 <MV_CPU_LE+0x544>
     b70:	5b2f7675 	blpl	bde54c <MV_CPU_LE+0xbde54b>
     b74:	7578753f 	ldrbvc	r7, [r8, #-1343]!	; 0x53f
     b78:	a12f5a59 	teqge	pc, r9, asr sl	; <UNPREDICTABLE>
     b7c:	0200593f 	andeq	r5, r0, #1032192	; 0xfc000
     b80:	004b0204 	subeq	r0, fp, r4, lsl #4
     b84:	59020402 	stmdbpl	r2, {r1, sl}
     b88:	02040200 	andeq	r0, r4, #0
     b8c:	04020083 	streq	r0, [r2], #-131	; 0x83
     b90:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
     b94:	004b0204 	subeq	r0, fp, r4, lsl #4
     b98:	9f020402 	svcls	0x00020402
     b9c:	02040200 	andeq	r0, r4, #0
     ba0:	04020059 	streq	r0, [r2], #-89	; 0x59
     ba4:	58790302 	ldmdapl	r9!, {r1, r8, r9}^
     ba8:	01040200 	mrseq	r0, R12_usr
     bac:	03064a06 	movweq	r4, #27142	; 0x6a06
     bb0:	00593c09 	subseq	r3, r9, r9, lsl #24
     bb4:	4b020402 	blmi	81bc4 <MV_CPU_LE+0x81bc3>
     bb8:	02040200 	andeq	r0, r4, #0
     bbc:	04020059 	streq	r0, [r2], #-89	; 0x59
     bc0:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
     bc4:	00590204 	subseq	r0, r9, r4, lsl #4
     bc8:	54020402 	strpl	r0, [r2], #-1026	; 0x402
     bcc:	01040200 	mrseq	r0, R12_usr
     bd0:	42064a06 	andmi	r4, r6, #24576	; 0x6000
     bd4:	04020059 	streq	r0, [r2], #-89	; 0x59
     bd8:	02004b02 	andeq	r4, r0, #2048	; 0x800
     bdc:	00590204 	subseq	r0, r9, r4, lsl #4
     be0:	83020402 	movwhi	r0, #9218	; 0x2402
     be4:	02040200 	andeq	r0, r4, #0
     be8:	04020059 	streq	r0, [r2], #-89	; 0x59
     bec:	02005402 	andeq	r5, r0, #33554432	; 0x2000000
     bf0:	4a060104 	bmi	181008 <MV_CPU_LE+0x181007>
     bf4:	1a024206 	bne	91414 <MV_CPU_LE+0x91413>
     bf8:	82010100 	andhi	r0, r1, #0
     bfc:	02000002 	andeq	r0, r0, #2
     c00:	00006e00 	andeq	r6, r0, r0, lsl #28
     c04:	fb010200 	blx	4140e <MV_CPU_LE+0x4140d>
     c08:	01000d0e 	tsteq	r0, lr, lsl #26
     c0c:	00010101 	andeq	r0, r1, r1, lsl #2
     c10:	00010000 	andeq	r0, r1, r0
     c14:	2f2e0100 	svccs	0x002e0100
     c18:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c1c:	2d637273 	stclcs	2, cr7, [r3, #-460]!	; 0xfffffe34
     c20:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c24:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
     c28:	692f2e00 	stmdbvs	pc!, {r9, sl, fp, sp}	; <UNPREDICTABLE>
     c2c:	692d636e 	pushvs	{r1, r2, r3, r5, r6, r8, r9, sp, lr}
     c30:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     c34:	006c616e 	rsbeq	r6, ip, lr, ror #2
     c38:	5f766d00 	svcpl	0x00766d00
     c3c:	682e736f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}
     c40:	00000100 	andeq	r0, r0, r0, lsl #2
     c44:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     c48:	6165725f 	cmnvs	r5, pc, asr r2
     c4c:	656c5f64 	strbvs	r5, [ip, #-3940]!	; 0xf64
     c50:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
     c54:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
     c58:	00000200 	andeq	r0, r0, r0, lsl #4
     c5c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     c60:	5f77685f 	svcpl	0x0077685f
     c64:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
     c68:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
     c6c:	0300682e 	movweq	r6, #2094	; 0x82e
     c70:	00000000 	andeq	r0, r0, r0
     c74:	85c40205 	strbhi	r0, [r4, #517]	; 0x205
     c78:	81034000 	mrshi	r4, (UNDEF: 3)
     c7c:	3e4d0103 	wmacucc	wr0, wr13, wr3
     c80:	03020421 	movweq	r0, #9249	; 0x2421
     c84:	5f667de4 	svcpl	0x00667de4
     c88:	68764d3e 	ldmdavs	r6!, {r1, r2, r3, r4, r5, r8, sl, fp, lr}^
     c8c:	0402009f 	streq	r0, [r2], #-159	; 0x9f
     c90:	02006a01 	andeq	r6, r0, #4096	; 0x1000
     c94:	3f9f0104 	svccc	0x009f0104
     c98:	4b5b59be 	blmi	16d7398 <MV_CPU_LE+0x16d7397>
     c9c:	02004bae 	andeq	r4, r0, #178176	; 0x2b800
     ca0:	58060104 	stmdapl	r6, {r2, r8}
     ca4:	753d4b06 	ldrvc	r4, [sp, #-2822]!	; 0xb06
     ca8:	59084b67 	stmdbpl	r8, {r0, r1, r2, r5, r6, r8, r9, fp, lr}
     cac:	4b674b67 	blmi	19d3a50 <MV_CPU_LE+0x19d3a4f>
     cb0:	67085908 	strvs	r5, [r8, -r8, lsl #18]
     cb4:	08720375 	ldmdaeq	r2!, {r0, r2, r4, r5, r6, r8, r9}^
     cb8:	04020074 	streq	r0, [r2], #-116	; 0x74
     cbc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     cc0:	04020063 	streq	r0, [r2], #-99	; 0x63
     cc4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     cc8:	bb4a2503 	bllt	128a0dc <MV_CPU_LE+0x128a0db>
     ccc:	033140c0 	teqeq	r1, #192	; 0xc0
     cd0:	9f6d740d 	svcls	0x006d740d
     cd4:	6a75694c 	bvs	1d5b20c <MV_CPU_LE+0x1d5b20b>
     cd8:	9f9f4d4e 	svcls	0x009f4d4e
     cdc:	bb75a668 	bllt	1d6a684 <MV_CPU_LE+0x1d6a683>
     ce0:	bb7569ad 	bllt	1d5b39c <MV_CPU_LE+0x1d5b39b>
     ce4:	6ac9d83d 	bvs	ff276de0 <uiXorRegsMaskBackup+0xbf265a18>
     ce8:	3c6003ad 	stclcc	3, cr0, [r0], #-692	; 0xfffffd4c
     cec:	01040200 	mrseq	r0, R12_usr
     cf0:	03064a06 	movweq	r4, #27142	; 0x6a06
     cf4:	0200662c 	andeq	r6, r0, #46137344	; 0x2c00000
     cf8:	4a060204 	bmi	181510 <MV_CPU_LE+0x18150f>
     cfc:	01040200 	mrseq	r0, R12_usr
     d00:	0e03064a 	cdpeq	6, 0, cr0, cr3, cr10, {2}
     d04:	02004b82 	andeq	r4, r0, #133120	; 0x20800
     d08:	58060104 	stmdapl	r6, {r2, r8}
     d0c:	02040200 	andeq	r0, r4, #0
     d10:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     d14:	02002e03 	andeq	r2, r0, #48	; 0x30
     d18:	22060304 	andcs	r0, r6, #268435456	; 0x10000000
     d1c:	03040200 	movweq	r0, #16896	; 0x4200
     d20:	02005908 	andeq	r5, r0, #131072	; 0x20000
     d24:	09030304 	stmdbeq	r3, {r2, r8, r9}
     d28:	02005808 	andeq	r5, r0, #524288	; 0x80000
     d2c:	73030304 	movwvc	r0, #13060	; 0x3304
     d30:	04020090 	streq	r0, [r2], #-144	; 0x90
     d34:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     d38:	00824203 	addeq	r4, r2, r3, lsl #4
     d3c:	06010402 	streq	r0, [r1], -r2, lsl #8
     d40:	d003064a 	andle	r0, r3, sl, asr #12
     d44:	009f6600 	addseq	r6, pc, r0, lsl #12
     d48:	69010402 	stmdbvs	r1, {r1, sl}
     d4c:	01040200 	mrseq	r0, R12_usr
     d50:	699f3f9f 	ldmibvs	pc, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp}	; <UNPREDICTABLE>
     d54:	6a4ca078 	bvs	1328f3c <MV_CPU_LE+0x1328f3b>
     d58:	740f032f 	strvc	r0, [pc], #-815	; d60 <MV_CPU_LE+0xd5f>
     d5c:	3d414174 	wstrdcc	wr4, [r1, #-464]	; 0xfffffe30
     d60:	3d3d4b3d 	fldmdbxcc	sp!, {d4-d33}	;@ Deprecated
     d64:	3e3d3d3d 	mrccc	13, 1, r3, cr13, cr13, {1}
     d68:	02040200 	andeq	r0, r4, #0
     d6c:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     d70:	009d0802 	addseq	r0, sp, r2, lsl #16
     d74:	06010402 	streq	r0, [r1], -r2, lsl #8
     d78:	21bf064a 			; <UNDEFINED> instruction: 0x21bf064a
     d7c:	a13c0d03 	teqge	ip, r3, lsl #26
     d80:	0402009f 	streq	r0, [r2], #-159	; 0x9f
     d84:	02006901 	andeq	r6, r0, #16384	; 0x4000
     d88:	3f9f0104 	svccc	0x009f0104
     d8c:	d8083d4b 	stmdale	r8, {r0, r1, r3, r6, r8, sl, fp, ip, sp}
     d90:	14084d3f 	strne	r4, [r8], #-3391	; 0xd3f
     d94:	01040200 	mrseq	r0, R12_usr
     d98:	4c06ba06 	stcmi	10, cr11, [r6], {6}
     d9c:	ae08af08 	cdpge	15, 0, cr10, cr8, cr8, {0}
     da0:	08142f02 	ldmdaeq	r4, {r1, r8, r9, sl, fp, sp}
     da4:	089f089f 	ldmeq	pc, {r0, r1, r2, r3, r4, r7, fp}	; <UNPREDICTABLE>
     da8:	08910891 	ldmeq	r1, {r0, r4, r7, fp}
     dac:	4e3e4e9f 	mrcmi	14, 1, r4, cr14, cr15, {4}
     db0:	003c6303 	eorseq	r6, ip, r3, lsl #6
     db4:	06010402 	streq	r0, [r1], -r2, lsl #8
     db8:	2603064a 	strcs	r0, [r3], -sl, asr #12
     dbc:	3d42bbc8 	vstrcc	d27, [r2, #-800]	; 0xfffffce0
     dc0:	414f4b3d 	cmpmi	pc, sp, lsr fp	; <UNPREDICTABLE>
     dc4:	01040200 	mrseq	r0, R12_usr
     dc8:	4b064a06 	blmi	1935e8 <MV_CPU_LE+0x1935e7>
     dcc:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     dd0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
     dd4:	4b404c67 	blmi	1013f78 <MV_CPU_LE+0x1013f77>
     dd8:	0200594b 	andeq	r5, r0, #1228800	; 0x12c000
     ddc:	3c060104 	wstrwcc	wr0, [r6], #-16
     de0:	02040200 	andeq	r0, r4, #0
     de4:	4b4b063c 	blmi	12c26dc <MV_CPU_LE+0x12c26db>
     de8:	3d3d3d4d 	ldccc	13, cr3, [sp, #-308]!	; 0xfffffecc
     dec:	4b4c3d3d 	blmi	13102e8 <MV_CPU_LE+0x13102e7>
     df0:	3d4d434e 	stclcc	3, cr4, [sp, #-312]	; 0xfffffec8
     df4:	3d3f5b3d 	fldmdbxcc	pc!, {d5-d34}	;@ Deprecated
     df8:	0200415a 	andeq	r4, r0, #-2147483626	; 0x80000016
     dfc:	3c060104 	wstrwcc	wr0, [r6], #-16
     e00:	3e4b3d06 	cdpcc	13, 4, cr3, cr11, cr6, {0}
     e04:	91bb753f 			; <UNDEFINED> instruction: 0x91bb753f
     e08:	08753d6a 	ldmdaeq	r5!, {r1, r3, r5, r6, r8, sl, fp, ip, sp}^
     e0c:	4b224b4c 	blmi	893b44 <MV_CPU_LE+0x893b43>
     e10:	4b224b22 	blmi	893aa0 <MV_CPU_LE+0x893a9f>
     e14:	91755a22 	cmnls	r5, r2, lsr #20
     e18:	adbb754d 	ldcge	5, cr7, [fp, #308]!	; 0x134
     e1c:	4b6a4b67 	blmi	1a93bc0 <MV_CPU_LE+0x1a93bbf>
     e20:	9c089f08 	stcls	15, cr9, [r8], {8}
     e24:	01040200 	mrseq	r0, R12_usr
     e28:	02004a06 	andeq	r4, r0, #24576	; 0x6000
     e2c:	03060104 	movweq	r0, #24836	; 0x6104
     e30:	03ba7ec1 			; <UNDEFINED> instruction: 0x03ba7ec1
     e34:	3e4a01c6 	cdpcc	1, 4, cr0, cr10, cr6, {6}
     e38:	0875084b 	ldmdaeq	r5!, {r0, r1, r3, r6, fp}^
     e3c:	04020056 	streq	r0, [r2], #-86	; 0x56
     e40:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     e44:	08753d5f 	ldmdaeq	r5!, {r0, r1, r2, r3, r4, r6, r8, sl, fp, ip, sp}^
     e48:	4b224b4c 	blmi	893b80 <MV_CPU_LE+0x893b7f>
     e4c:	4b224b22 	blmi	893adc <MV_CPU_LE+0x893adb>
     e50:	91755a22 	cmnls	r5, r2, lsr #20
     e54:	adbb754d 	ldcge	5, cr7, [fp, #308]!	; 0x134
     e58:	004b6868 	subeq	r6, fp, r8, ror #16
     e5c:	4b020402 	blmi	81e6c <MV_CPU_LE+0x81e6b>
     e60:	02040200 	andeq	r0, r4, #0
     e64:	04020075 	streq	r0, [r2], #-117	; 0x75
     e68:	00720802 	rsbseq	r0, r2, r2, lsl #16
     e6c:	06010402 	streq	r0, [r1], -r2, lsl #8
     e70:	0057064a 	subseq	r0, r7, sl, asr #12
     e74:	06010402 	streq	r0, [r1], -r2, lsl #8
     e78:	2f5f064a 	svccs	0x005f064a
     e7c:	01000c02 	tsteq	r0, r2, lsl #24
     e80:	00018801 	andeq	r8, r1, r1, lsl #16
     e84:	71000200 	mrsvc	r0, R8_usr
     e88:	02000000 	andeq	r0, r0, #0
     e8c:	0d0efb01 	vstreq	d15, [lr, #-4]
     e90:	01010100 	mrseq	r0, (UNDEF: 17)
     e94:	00000001 	andeq	r0, r0, r1
     e98:	01000001 	tsteq	r0, r1
     e9c:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
     ea0:	72730063 	rsbsvc	r0, r3, #99	; 0x63
     ea4:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
     ea8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     eac:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
     eb0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     eb4:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
     eb8:	616e7265 	cmnvs	lr, r5, ror #4
     ebc:	6d00006c 	wstrbvs	wr0, [r0, #-108]
     ec0:	736f5f76 	cmnvc	pc, #472	; 0x1d8
     ec4:	0100682e 	tsteq	r0, lr, lsr #16
     ec8:	64640000 	strbtvs	r0, [r4]
     ecc:	735f3372 	cmpvc	pc, #-939524095	; 0xc8000001
     ed0:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
     ed4:	0200632e 	andeq	r6, r0, #-1207959552	; 0xb8000000
     ed8:	64640000 	strbtvs	r0, [r4]
     edc:	685f3372 	ldmdavs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ee0:	72745f77 	rsbsvc	r5, r4, #476	; 0x1dc
     ee4:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
     ee8:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     eec:	00000300 	andeq	r0, r0, r0, lsl #6
     ef0:	6f58766d 	svcvs	0x0058766d
     ef4:	00682e72 	rsbeq	r2, r8, r2, ror lr
     ef8:	00000003 	andeq	r0, r0, r3
     efc:	fc020500 	stc2	5, cr0, [r2], {0}
     f00:	03400093 	movteq	r0, #147	; 0x93
     f04:	4d010381 	stcmi	3, cr0, [r1, #-516]	; 0xfffffdfc
     f08:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
     f0c:	667dd903 	ldrbtvs	sp, [sp], -r3, lsl #18
     f10:	4c213e4b 	stcmi	14, cr3, [r1], #-300	; 0xfffffed4
     f14:	01040200 	mrseq	r0, R12_usr
     f18:	3d340847 	ldccc	8, cr0, [r4, #-284]!	; 0xfffffee4
     f1c:	02004c21 	andeq	r4, r0, #8448	; 0x2100
     f20:	7a470104 	bvc	11c1338 <MV_CPU_LE+0x11c1337>
     f24:	12087503 	andne	r7, r8, #12582912	; 0xc00000
     f28:	200b0335 	andcs	r0, fp, r5, lsr r3
     f2c:	77661403 	strbvc	r1, [r6, -r3, lsl #8]!
     f30:	3d3f4c4b 	ldccc	12, cr4, [pc, #-300]!	; e0c <MV_CPU_LE+0xe0b>
     f34:	3d4b7768 	stclcc	7, cr7, [fp, #-416]	; 0xfffffe60
     f38:	01040200 	mrseq	r0, R12_usr
     f3c:	08063c06 	stmdaeq	r6, {r1, r2, sl, fp, ip, sp}
     f40:	3c0d0321 	stccc	3, cr0, [sp], {33}	; 0x21
     f44:	01040200 	mrseq	r0, R12_usr
     f48:	4c06c806 	stcmi	8, cr12, [r6], {6}
     f4c:	4bc9bb4b 	blmi	ff26fc80 <uiXorRegsMaskBackup+0xbf25e8b8>
     f50:	040200b6 	streq	r0, [r2], #-182	; 0xb6
     f54:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     f58:	1c4a7203 	mcrrne	2, 0, r7, sl, cr3
     f5c:	01040200 	mrseq	r0, R12_usr
     f60:	03064a06 	movweq	r4, #27142	; 0x6a06
     f64:	03304a1d 	teqeq	r0, #118784	; 0x1d000
     f68:	78d601bc 	ldmvc	r6, {r2, r3, r4, r5, r7, r8}^
     f6c:	3f4c4b30 	svccc	0x004c4b30
     f70:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     f74:	02004b02 	andeq	r4, r0, #2048	; 0x800
     f78:	00830204 	addeq	r0, r3, r4, lsl #4
     f7c:	48020402 	stmdami	r2, {r1, sl}
     f80:	01040200 	mrseq	r0, R12_usr
     f84:	50064a06 	andpl	r4, r6, r6, lsl #20
     f88:	04020030 	streq	r0, [r2], #-48	; 0x30
     f8c:	02004b02 	andeq	r4, r0, #2048	; 0x800
     f90:	00750204 	rsbseq	r0, r5, r4, lsl #4
     f94:	48020402 	stmdami	r2, {r1, sl}
     f98:	01040200 	mrseq	r0, R12_usr
     f9c:	50064a06 	andpl	r4, r6, r6, lsl #20
     fa0:	004a0c03 	subeq	r0, sl, r3, lsl #24
     fa4:	06010402 	streq	r0, [r1], -r2, lsl #8
     fa8:	4b4c06c8 	blmi	1302ad0 <MV_CPU_LE+0x1302acf>
     fac:	b64bc9bb 			; <UNDEFINED> instruction: 0xb64bc9bb
     fb0:	01040200 	mrseq	r0, R12_usr
     fb4:	03064a06 	movweq	r4, #27142	; 0x6a06
     fb8:	02003c72 	andeq	r3, r0, #29184	; 0x7200
     fbc:	4a060104 	bmi	1813d4 <MV_CPU_LE+0x1813d3>
     fc0:	4a170306 	bmi	5c1be0 <MV_CPU_LE+0x5c1bdf>
     fc4:	c80c032f 	stmdagt	ip, {r0, r1, r2, r3, r5, r8, r9}
     fc8:	004d3e6a 	subeq	r3, sp, sl, ror #28
     fcc:	06010402 	streq	r0, [r1], -r2, lsl #8
     fd0:	3f690620 	svccc	0x00690620
     fd4:	599f4b59 	ldmibpl	pc, {r0, r3, r4, r6, r8, r9, fp, lr}	; <UNPREDICTABLE>
     fd8:	3d9f4b4c 	vldrcc	d4, [pc, #304]	; 1110 <MV_CPU_LE+0x110f>
     fdc:	4b5b3d59 	blmi	16d0548 <MV_CPU_LE+0x16d0547>
     fe0:	4b4b4b3d 	blmi	12d3cdc <MV_CPU_LE+0x12d3cdb>
     fe4:	409f5b3e 	addsmi	r5, pc, lr, lsr fp	; <UNPREDICTABLE>
     fe8:	02004b4c 	andeq	r4, r0, #77824	; 0x13000
     fec:	004b0204 	subeq	r0, fp, r4, lsl #4
     ff0:	65020402 	strvs	r0, [r2, #-1026]	; 0x402
     ff4:	01040200 	mrseq	r0, R12_usr
     ff8:	4d064a06 	vstrmi	s8, [r6, #-24]	; 0xffffffe8
     ffc:	c80a032f 	stmdagt	sl, {r0, r1, r2, r3, r5, r8, r9}
    1000:	3e68a04e 	wsrlhcc	wr10, wr8, wr14
    1004:	683d773d 	ldmdavs	sp!, {r0, r2, r3, r4, r5, r8, r9, sl, ip, sp, lr}
    1008:	01000602 	tsteq	r0, r2, lsl #12
    100c:	00039c01 	andeq	r9, r3, r1, lsl #24
    1010:	6f000200 	svcvs	0x00000200
    1014:	02000000 	andeq	r0, r0, #0
    1018:	0d0efb01 	vstreq	d15, [lr, #-4]
    101c:	01010100 	mrseq	r0, (UNDEF: 17)
    1020:	00000001 	andeq	r0, r0, r1
    1024:	01000001 	tsteq	r0, r1
    1028:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    102c:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    1030:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1034:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1038:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    103c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1040:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    1044:	616e7265 	cmnvs	lr, r5, ror #4
    1048:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    104c:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    1050:	0100682e 	tsteq	r0, lr, lsr #16
    1054:	64640000 	strbtvs	r0, [r4]
    1058:	775f3372 			; <UNDEFINED> instruction: 0x775f3372
    105c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1060:	76656c5f 			; <UNDEFINED> instruction: 0x76656c5f
    1064:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    1068:	00632e67 	rsbeq	r2, r3, r7, ror #28
    106c:	64000002 	strvs	r0, [r0], #-2
    1070:	5f337264 	svcpl	0x00337264
    1074:	745f7768 	ldrbvc	r7, [pc], #-1896	; 107c <MV_CPU_LE+0x107b>
    1078:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
    107c:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
    1080:	00030068 	andeq	r0, r3, r8, rrx
    1084:	05000000 	streq	r0, [r0]
    1088:	0098ec02 	addseq	lr, r8, r2, lsl #24
    108c:	03810340 	orreq	r0, r1, #1
    1090:	213e4d01 	teqcs	lr, r1, lsl #26
    1094:	e7030204 	str	r0, [r3, -r4, lsl #4]
    1098:	435a667d 	cmpmi	sl, #131072000	; 0x7d00000
    109c:	863d5975 			; <UNDEFINED> instruction: 0x863d5975
    10a0:	68764c3e 	ldmdavs	r6!, {r1, r2, r3, r4, r5, sl, fp, lr}^
    10a4:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    10a8:	02006a01 	andeq	r6, r0, #4096	; 0x1000
    10ac:	3e9f0104 	wmadduxcc	wr0, wr15, wr4
    10b0:	ad4b6876 	stclge	8, cr6, [fp, #-472]	; 0xfffffe28
    10b4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    10b8:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    10bc:	67753d4b 	ldrbvs	r3, [r5, -fp, asr #26]!
    10c0:	0859084b 	ldmdaeq	r9, {r0, r1, r3, r6, fp}^
    10c4:	75670859 	strbvc	r0, [r7, #-2137]!	; 0x859
    10c8:	74087603 	strvc	r7, [r8], #-1539	; 0x603
    10cc:	01040200 	mrseq	r0, R12_usr
    10d0:	64064a06 	strvs	r4, [r6], #-2566	; 0xa06
    10d4:	01040200 	mrseq	r0, R12_usr
    10d8:	03064a06 	movweq	r4, #27142	; 0x6a06
    10dc:	9f3d4a24 	svcls	0x003d4a24
    10e0:	03303f6c 	teqeq	r0, #432	; 0x1b0
    10e4:	424a740c 	submi	r7, sl, #201326592	; 0xc000000
    10e8:	683d69a0 	ldmdavs	sp!, {r5, r7, r8, fp, sp, lr}
    10ec:	3dad4b3d 	stccc	11, cr4, [sp, #244]!	; 0xf4
    10f0:	9fa14c4c 	svcls	0x00a14c4c
    10f4:	3e68699f 	mcrcc	9, 3, r6, cr8, cr15, {4}
    10f8:	083ed808 	ldmdaeq	lr!, {r3, fp, ip, lr, pc}
    10fc:	e5083ed8 	str	r3, [r8, #-3800]	; 0xed8
    1100:	3fc9083e 	svccc	0x00c9083e
    1104:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1108:	003c0601 	eorseq	r0, ip, r1, lsl #12
    110c:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    1110:	03040200 	movweq	r0, #16896	; 0x4200
    1114:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1118:	91220603 	teqls	r2, r3, lsl #12
    111c:	0891083e 	ldmeq	r1, {r1, r2, r3, r4, r5, fp}
    1120:	085f0859 	ldmdaeq	pc, {r0, r3, r4, r6, fp}^	; <UNPREDICTABLE>
    1124:	083e3e3d 	ldmdaeq	lr!, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp}
    1128:	026b0367 	rsbeq	r0, fp, #-1677721599	; 0x9c000001
    112c:	0200012c 	andeq	r0, r0, #11
    1130:	4a060104 	bmi	181548 <MV_CPU_LE+0x181547>
    1134:	58190306 	ldmdapl	r9, {r1, r2, r8, r9}
    1138:	6649039f 			; <UNDEFINED> instruction: 0x6649039f
    113c:	01040200 	mrseq	r0, R12_usr
    1140:	80064a06 	andhi	r4, r6, r6, lsl #20
    1144:	01040200 	mrseq	r0, R12_usr
    1148:	03064a06 	movweq	r4, #27142	; 0x6a06
    114c:	02004a3d 	andeq	r4, r0, #249856	; 0x3d000
    1150:	004b0204 	subeq	r0, fp, r4, lsl #4
    1154:	08020402 	stmdaeq	r2, {r1, sl}
    1158:	04020073 	streq	r0, [r2], #-115	; 0x73
    115c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1160:	5ae64b5b 	bpl	ff993ed4 <uiXorRegsMaskBackup+0xbf982b0c>
    1164:	7fb6033e 	svcvc	0x00b6033e
    1168:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    116c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1170:	4a00ce03 	bmi	34984 <MV_CPU_LE+0x34983>
    1174:	9f4b5b59 	svcls	0x004b5b59
    1178:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    117c:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
    1180:	67753d4b 	ldrbvs	r3, [r5, -fp, asr #26]!
    1184:	03674b67 	cmneq	r7, #105472	; 0x19c00
    1188:	02004a78 	andeq	r4, r0, #491520	; 0x78000
    118c:	4a060104 	bmi	1815a4 <MV_CPU_LE+0x1815a3>
    1190:	02005606 	andeq	r5, r0, #6291456	; 0x600000
    1194:	4a060104 	bmi	1815ac <MV_CPU_LE+0x1815ab>
    1198:	3c110306 	ldccc	3, cr0, [r1], {6}
    119c:	9f684b75 	svcls	0x00684b75
    11a0:	0c032f6a 	stceq	15, cr2, [r3], {106}	; 0x6a
    11a4:	4c415af2 	mcrrmi	10, 15, r5, r1, cr2
    11a8:	3d597540 	ldclcc	5, cr7, [r9, #-256]	; 0xffffff00
    11ac:	764c3e86 	strbvc	r3, [ip], -r6, lsl #29
    11b0:	02009f68 	andeq	r9, r0, #416	; 0x1a0
    11b4:	006a0104 	rsbeq	r0, sl, r4, lsl #2
    11b8:	9f010402 	svcls	0x00010402
    11bc:	4b68763e 	blmi	1a1eabc <MV_CPU_LE+0x1a1eabb>
    11c0:	02004bad 	andeq	r4, r0, #177152	; 0x2b400
    11c4:	58060104 	stmdapl	r6, {r2, r8}
    11c8:	753d4b06 	ldrvc	r4, [sp, #-2822]!	; 0xb06
    11cc:	59084b67 	stmdbpl	r8, {r0, r1, r2, r5, r6, r8, r9, fp, lr}
    11d0:	67085908 	strvs	r5, [r8, -r8, lsl #18]
    11d4:	08760375 	ldmdaeq	r6!, {r0, r2, r4, r5, r6, r8, r9}^
    11d8:	04020074 	streq	r0, [r2], #-116	; 0x74
    11dc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    11e0:	04020064 	streq	r0, [r2], #-100	; 0x64
    11e4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    11e8:	3d4a2203 	stclcc	2, cr2, [sl, #-12]
    11ec:	4b3f6b9f 	blmi	fdc070 <MV_CPU_LE+0xfdc06f>
    11f0:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    11f4:	02004b02 	andeq	r4, r0, #2048	; 0x800
    11f8:	00ab0204 	adceq	r0, fp, r4, lsl #4
    11fc:	06010402 	streq	r0, [r1], -r2, lsl #8
    1200:	0056064a 	subseq	r0, r6, sl, asr #12
    1204:	06010402 	streq	r0, [r1], -r2, lsl #8
    1208:	7744064a 	strbvc	r0, [r4, -sl, asr #12]
    120c:	820d0330 	andhi	r0, sp, #-1073741824	; 0xc0000000
    1210:	423d3166 	eorsmi	r3, sp, #-2147483623	; 0x80000019
    1214:	863d5975 			; <UNDEFINED> instruction: 0x863d5975
    1218:	c99f9f4b 	ldmibgt	pc, {r0, r1, r3, r6, r8, r9, sl, fp, ip, pc}	; <UNPREDICTABLE>
    121c:	68d8684c 	ldmvs	r8, {r2, r3, r6, fp, sp, lr}^
    1220:	004a7403 	subeq	r7, sl, r3, lsl #8
    1224:	06010402 	streq	r0, [r1], -r2, lsl #8
    1228:	1303064a 	movwne	r0, #13898	; 0x364a
    122c:	a06aa03c 	rsbge	sl, sl, ip, lsr r0
    1230:	4bb14b69 	blmi	fec53fdc <uiXorRegsMaskBackup+0xbec42c14>
    1234:	040200d8 	streq	r0, [r2], #-216	; 0xd8
    1238:	02006901 	andeq	r6, r0, #16384	; 0x4000
    123c:	039f0104 	orrseq	r0, pc, #1
    1240:	02003c79 	andeq	r3, r0, #30976	; 0x7900
    1244:	4a060104 	bmi	18165c <MV_CPU_LE+0x18165b>
    1248:	3c0c0306 	stccc	3, cr0, [ip], {6}
    124c:	4cca4ba0 	vstmiami	sl, {d20-<overflow reg d35>}
    1250:	4d68d868 	stclmi	8, cr13, [r8, #-416]!	; 0xfffffe60
    1254:	6e9f40f4 	mrcvs	0, 4, r4, cr15, cr4, {7}
    1258:	d8684c9f 	stmdale	r8!, {r0, r1, r2, r3, r4, r7, sl, fp, lr}^
    125c:	4a460368 	bmi	1182004 <MV_CPU_LE+0x1182003>
    1260:	01040200 	mrseq	r0, R12_usr
    1264:	03064a06 	movweq	r4, #27142	; 0x6a06
    1268:	754a00c0 	strbvc	r0, [sl, #-192]	; 0xc0
    126c:	4b756a4b 	blmi	1d5bba0 <MV_CPU_LE+0x1d5bb9f>
    1270:	9fa04b69 	svcls	0x00a04b69
    1274:	d868ca4b 	stmdale	r8!, {r0, r1, r3, r6, r9, fp, lr, pc}^
    1278:	4a730368 	bmi	1cc2020 <MV_CPU_LE+0x1cc201f>
    127c:	01040200 	mrseq	r0, R12_usr
    1280:	03064a06 	movweq	r4, #27142	; 0x6a06
    1284:	9f3d3c12 	svcls	0x003d3c12
    1288:	0f032f6a 	svceq	0x00032f6a
    128c:	4f3d76ac 	svcmi	0x003d76ac
    1290:	4c6ba091 	wstrhmi	wr10, [fp], #-145
    1294:	c1694bbb 	strhgt	r4, [r9, #-187]!	; 0xffffff45
    1298:	00bbca3d 	adcseq	ip, fp, sp, lsr sl
    129c:	6a010402 	bvs	422ac <MV_CPU_LE+0x422ab>
    12a0:	01040200 	mrseq	r0, R12_usr
    12a4:	4bdb3f9f 	blmi	ff6d1128 <uiXorRegsMaskBackup+0xbf6bfd60>
    12a8:	01040200 	mrseq	r0, R12_usr
    12ac:	02005806 	andeq	r5, r0, #393216	; 0x60000
    12b0:	002e0204 	eoreq	r0, lr, r4, lsl #4
    12b4:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    12b8:	03040200 	movweq	r0, #16896	; 0x4200
    12bc:	08912106 	ldmeq	r1, {r1, r2, r8, sp}
    12c0:	04020063 	streq	r0, [r2], #-99	; 0x63
    12c4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    12c8:	3d4a0a03 	vstrcc	s1, [sl, #-12]
    12cc:	4c4b404c 	wstrhmi	wr4, [fp], #-76
    12d0:	0a034ca0 	beq	d4558 <MV_CPU_LE+0xd4557>
    12d4:	bbca3d4a 	bllt	ff290804 <uiXorRegsMaskBackup+0xbf27f43c>
    12d8:	01040200 	mrseq	r0, R12_usr
    12dc:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    12e0:	753f9f01 	ldrvc	r9, [pc, #-3841]!	; 3e7 <MV_CPU_LE+0x3e6>
    12e4:	02004b87 	andeq	r4, r0, #138240	; 0x21c00
    12e8:	58060104 	stmdapl	r6, {r2, r8}
    12ec:	02040200 	andeq	r0, r4, #0
    12f0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    12f4:	02002e03 	andeq	r2, r0, #48	; 0x30
    12f8:	21060304 	tstcs	r6, r4, lsl #6
    12fc:	01040200 	mrseq	r0, R12_usr
    1300:	02007508 	andeq	r7, r0, #33554432	; 0x2000000
    1304:	49080104 	stmdbmi	r8, {r2, r8}
    1308:	0859084c 	ldmdaeq	r9, {r2, r3, r6, fp}^
    130c:	04020059 	streq	r0, [r2], #-89	; 0x59
    1310:	06900601 	ldreq	r0, [r0], r1, lsl #12
    1314:	2c027608 	stccs	6, cr7, [r2], {8}
    1318:	9d670813 	stclls	8, cr0, [r7, #-76]!	; 0xffffffb4
    131c:	08740323 	ldmdaeq	r4!, {r0, r1, r5, r8, r9}^
    1320:	04020066 	streq	r0, [r2], #-102	; 0x66
    1324:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1328:	3d581003 	wldrhcc	wr1, [r8, #-3]
    132c:	003c5303 	eorseq	r5, ip, r3, lsl #6
    1330:	06010402 	streq	r0, [r1], -r2, lsl #8
    1334:	3103064a 	tstcc	r3, sl, asr #12
    1338:	02003d4a 	andeq	r3, r0, #4736	; 0x1280
    133c:	004b0204 	subeq	r0, fp, r4, lsl #4
    1340:	08020402 	stmdaeq	r2, {r1, sl}
    1344:	04020073 	streq	r0, [r2], #-115	; 0x73
    1348:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    134c:	3d2f674e 	stccc	7, cr6, [pc, #-312]!	; 121c <MV_CPU_LE+0x121b>
    1350:	003c4103 	eorseq	r4, ip, r3, lsl #2
    1354:	06010402 	streq	r0, [r1], -r2, lsl #8
    1358:	0049064a 	subeq	r0, r9, sl, asr #12
    135c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1360:	c803064a 	stmdagt	r3, {r1, r3, r6, r9, sl}
    1364:	02005800 	andeq	r5, r0, #0
    1368:	4a060204 	bmi	181b80 <MV_CPU_LE+0x181b7f>
    136c:	01040200 	mrseq	r0, R12_usr
    1370:	1103064a 	tstne	r3, sl, asr #12
    1374:	02004b4a 	andeq	r4, r0, #75776	; 0x12800
    1378:	58060104 	stmdapl	r6, {r2, r8}
    137c:	02040200 	andeq	r0, r4, #0
    1380:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1384:	02002e03 	andeq	r2, r0, #48	; 0x30
    1388:	21060304 	tstcs	r6, r4, lsl #6
    138c:	03040200 	movweq	r0, #16896	; 0x4200
    1390:	02005908 	andeq	r5, r0, #131072	; 0x20000
    1394:	59080304 	stmdbpl	r8, {r2, r8, r9}
    1398:	03040200 	movweq	r0, #16896	; 0x4200
    139c:	0402008c 	streq	r0, [r2], #-140	; 0x8c
    13a0:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    13a4:	2f689152 	svccs	0x00689152
    13a8:	01000702 	tsteq	r0, r2, lsl #14
    13ac:	00020401 	andeq	r0, r2, r1, lsl #8
    13b0:	6c000200 	stcvs	2, cr0, [r0], {0}
    13b4:	02000000 	andeq	r0, r0, #0
    13b8:	0d0efb01 	vstreq	d15, [lr, #-4]
    13bc:	01010100 	mrseq	r0, (UNDEF: 17)
    13c0:	00000001 	andeq	r0, r0, r1
    13c4:	01000001 	tsteq	r0, r1
    13c8:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    13cc:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    13d0:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    13d4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    13d8:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    13dc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    13e0:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    13e4:	616e7265 	cmnvs	lr, r5, ror #4
    13e8:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    13ec:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    13f0:	0100682e 	tsteq	r0, lr, lsr #16
    13f4:	766d0000 	strbtvc	r0, [sp], -r0
    13f8:	2e726f58 	mrccs	15, 3, r6, cr2, cr8, {2}
    13fc:	00020063 	andeq	r0, r2, r3, rrx
    1400:	72646400 	rsbvc	r6, r4, #0
    1404:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    1408:	6172745f 	cmnvs	r2, pc, asr r4
    140c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    1410:	00682e67 	rsbeq	r2, r8, r7, ror #28
    1414:	6d000003 	wstrbvs	wr0, [r0, #-3]
    1418:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    141c:	0300682e 	movweq	r6, #2094	; 0x82e
    1420:	00000000 	andeq	r0, r0, r0
    1424:	ad080205 	stcge	2, cr0, [r8, #-20]	; 0xffffffec
    1428:	81034000 	mrshi	r4, (UNDEF: 3)
    142c:	3e4d0103 	wmacucc	wr0, wr13, wr3
    1430:	03020421 	movweq	r0, #9249	; 0x2421
    1434:	4d667dc7 	stclmi	13, cr7, [r6, #-796]!	; 0xfffffce4
    1438:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    143c:	02004b02 	andeq	r4, r0, #2048	; 0x800
    1440:	1f080204 	svcne	0x00080204
    1444:	01040200 	mrseq	r0, R12_usr
    1448:	3e064a06 	vmlacc.f32	s8, s12, s12
    144c:	02040200 	andeq	r0, r4, #0
    1450:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1454:	001f0802 	andseq	r0, pc, r2, lsl #16
    1458:	06010402 	streq	r0, [r1], -r2, lsl #8
    145c:	3d3f064a 	ldccc	6, cr0, [pc, #-296]!	; 133c <MV_CPU_LE+0x133b>
    1460:	02040200 	andeq	r0, r4, #0
    1464:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1468:	02008302 	andeq	r8, r0, #134217728	; 0x8000000
    146c:	00b80204 	adcseq	r0, r8, r4, lsl #4
    1470:	06010402 	streq	r0, [r1], -r2, lsl #8
    1474:	6979064a 	ldmdbvs	r9!, {r1, r3, r6, r9, sl}^
    1478:	3df4bc59 	ldclcc	12, cr11, [r4, #356]!	; 0x164
    147c:	083da04b 	ldmdaeq	sp!, {r0, r1, r3, r6, sp, pc}
    1480:	4b224b14 	blmi	8940d8 <MV_CPU_LE+0x8940d7>
    1484:	4b224b22 	blmi	894114 <MV_CPU_LE+0x894113>
    1488:	03e5af23 	mvneq	sl, #140	; 0x8c
    148c:	02004a69 	andeq	r4, r0, #430080	; 0x69000
    1490:	4a060104 	bmi	1818a8 <MV_CPU_LE+0x1818a7>
    1494:	3c1b0306 	ldccc	3, cr0, [fp], {6}
    1498:	833fcb4d 	teqhi	pc, #78848	; 0x13400
    149c:	02040200 	andeq	r0, r4, #0
    14a0:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    14a4:	0200f102 	andeq	pc, r0, #-2147483648	; 0x80000000
    14a8:	4a060104 	bmi	1818c0 <MV_CPU_LE+0x1818bf>
    14ac:	02003e06 	andeq	r3, r0, #96	; 0x60
    14b0:	004b0204 	subeq	r0, fp, r4, lsl #4
    14b4:	f1020402 			; <UNDEFINED> instruction: 0xf1020402
    14b8:	01040200 	mrseq	r0, R12_usr
    14bc:	3f064a06 	svccc	0x00064a06
    14c0:	ba120375 	blt	48229c <MV_CPU_LE+0x48229b>
    14c4:	0402004d 	streq	r0, [r2], #-77	; 0x4d
    14c8:	02004b02 	andeq	r4, r0, #2048	; 0x800
    14cc:	00590204 	subseq	r0, r9, r4, lsl #4
    14d0:	56020402 	strpl	r0, [r2], -r2, lsl #8
    14d4:	01040200 	mrseq	r0, R12_usr
    14d8:	03064a06 	movweq	r4, #27142	; 0x6a06
    14dc:	13034a0d 	movwne	r4, #14861	; 0x3a0d
    14e0:	22085c66 	andcs	r5, r8, #26112	; 0x6600
    14e4:	2fc94b4b 	svccs	0x00c94b4b
    14e8:	5d821203 	stcpl	2, cr1, [r2, #12]
    14ec:	3e3e3e3e 	mrccc	14, 1, r3, cr14, cr14, {1}
    14f0:	02003e68 	andeq	r3, r0, #1664	; 0x680
    14f4:	004b0104 	subeq	r0, fp, r4, lsl #2
    14f8:	2d010402 	stccs	4, cr0, [r1, #-8]
    14fc:	3e4e3e32 	mcrcc	14, 2, r3, cr14, cr2, {1}
    1500:	4be5404c 	blmi	ff951638 <uiXorRegsMaskBackup+0xbf940270>
    1504:	ca4bcc4b 	bgt	12f4638 <MV_CPU_LE+0x12f4637>
    1508:	754b75be 	strbvc	r7, [fp, #-1470]	; 0x5be
    150c:	3dd9da6a 	vldrcc	s27, [r9, #424]	; 0x1a8
    1510:	2fa00869 	svccs	0x00a00869
    1514:	5a821303 	bpl	fe086128 <uiXorRegsMaskBackup+0xbe074d60>
    1518:	82130375 	andshi	r0, r3, #-738197503	; 0xd4000001
    151c:	683e3e78 	ldmdavs	lr!, {r3, r4, r5, r6, r9, sl, fp, ip, sp}
    1520:	0a033f3e 	beq	d1220 <MV_CPU_LE+0xd121f>
    1524:	4b4be53c 	blmi	12faa1c <MV_CPU_LE+0x12faa1b>
    1528:	6acccccc 	bvs	ff334860 <uiXorRegsMaskBackup+0xbf323498>
    152c:	2fa00869 	svccs	0x00a00869
    1530:	78742303 	ldmdavc	r4!, {r0, r1, r8, r9, sp}^
    1534:	3e683e3e 	mcrcc	14, 3, r3, cr8, cr14, {1}
    1538:	4ce5403e 	wstrhmi	wr4, [r5], #62
    153c:	5b435b76 	blpl	10d831c <MV_CPU_LE+0x10d831b>
    1540:	5b234b3f 	blpl	8d4244 <MV_CPU_LE+0x8d4243>
    1544:	03234b3f 	teqeq	r3, #64512	; 0xfc00
    1548:	1b033c69 	blne	d06f4 <MV_CPU_LE+0xd06f3>
    154c:	08cbcb20 	stmiaeq	fp, {r5, r8, r9, fp, lr, pc}^
    1550:	18032fa0 	stmdane	r3, {r5, r7, r8, r9, sl, fp, sp}
    1554:	403e4e74 	eorsmi	r4, lr, r4, ror lr
    1558:	3e764de5 	cdpcc	13, 7, cr4, cr6, cr5, {7}
    155c:	032f3e3e 	teqeq	pc, #992	; 0x3e0
    1560:	3e6a7419 	mcrcc	4, 3, r7, cr10, cr9, {0}
    1564:	02005b40 	andeq	r5, r0, #65536	; 0x10000
    1568:	3c060104 	wstrwcc	wr0, [r6], #-16
    156c:	9f083d06 	svcls	0x00083d06
    1570:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    1574:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1578:	3f9f083d 	svccc	0x009f083d
    157c:	01040200 	mrseq	r0, R12_usr
    1580:	3d063c06 	stccc	12, cr3, [r6, #-24]	; 0xffffffe8
    1584:	003f9f08 	eorseq	r9, pc, r8, lsl #30
    1588:	06010402 	streq	r0, [r1], -r2, lsl #8
    158c:	083d063c 	ldmdaeq	sp!, {r2, r3, r4, r5, r9, sl}
    1590:	0200409f 	andeq	r4, r0, #159	; 0x9f
    1594:	3c060104 	wstrwcc	wr0, [r6], #-16
    1598:	2f413d06 	svccs	0x00413d06
    159c:	86821f03 	strhi	r1, [r2], r3, lsl #30
    15a0:	403e3e3f 	eorsmi	r3, lr, pc, lsr lr
    15a4:	1424023d 	strtne	r0, [r4], #-573	; 0x23d
    15a8:	e5152502 	ldr	r2, [r5, #-1282]	; 0x502
    15ac:	2fc9c9f3 	svccs	0x00c9c9f3
    15b0:	01000702 	tsteq	r0, r2, lsl #14
    15b4:	0001e501 	andeq	lr, r1, r1, lsl #10
    15b8:	64000200 	strvs	r0, [r0], #-512	; 0x200
    15bc:	02000000 	andeq	r0, r0, #0
    15c0:	0d0efb01 	vstreq	d15, [lr, #-4]
    15c4:	01010100 	mrseq	r0, (UNDEF: 17)
    15c8:	00000001 	andeq	r0, r0, r1
    15cc:	01000001 	tsteq	r0, r1
    15d0:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    15d4:	72730063 	rsbsvc	r0, r3, #99	; 0x63
    15d8:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    15dc:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    15e0:	2e006c61 	cdpcs	12, 0, cr6, cr0, cr1, {3}
    15e4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    15e8:	746e692d 	strbtvc	r6, [lr], #-2349	; 0x92d
    15ec:	616e7265 	cmnvs	lr, r5, ror #4
    15f0:	6d00006c 	wstrbvs	wr0, [r0, #-108]
    15f4:	736f5f76 	cmnvc	pc, #472	; 0x1d8
    15f8:	0100682e 	tsteq	r0, lr, lsr #16
    15fc:	64640000 	strbtvs	r0, [r4]
    1600:	645f3372 	ldrbvs	r3, [pc], #-882	; 1608 <MV_CPU_LE+0x1607>
    1604:	632e7366 	teqvs	lr, #-1744830463	; 0x98000001
    1608:	00000200 	andeq	r0, r0, r0, lsl #4
    160c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1610:	5f77685f 	svcpl	0x0077685f
    1614:	69617274 	stmdbvs	r1!, {r2, r4, r5, r6, r9, ip, sp, lr}^
    1618:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
    161c:	0300682e 	movweq	r6, #2094	; 0x82e
    1620:	00000000 	andeq	r0, r0, r0
    1624:	b7b40205 	ldrlt	r0, [r4, r5, lsl #4]!
    1628:	81034000 	mrshi	r4, (UNDEF: 3)
    162c:	3e4d0103 	wmacucc	wr0, wr13, wr3
    1630:	03020421 	movweq	r0, #9249	; 0x2421
    1634:	58667de3 	stmdapl	r6!, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr}^
    1638:	f43d4d31 			; <UNDEFINED> instruction: 0xf43d4d31
    163c:	0c0321e6 	wstrweq	wr2, [r3], #-920	; 0xfffffc68
    1640:	f20358d6 	vtst.8	<illegal reg q2.5>, <illegal reg q9.5>, q3
    1644:	68403c01 	stmdavs	r0, {r0, sl, fp, ip, sp}^
    1648:	4b75683d 	blmi	1d5b744 <MV_CPU_LE+0x1d5b743>
    164c:	68677568 	stmdavs	r7!, {r3, r5, r6, r8, sl, ip, sp, lr}^
    1650:	684c4b77 	stmdavs	ip, {r0, r1, r2, r4, r5, r6, r8, r9, fp, lr}^
    1654:	689f689f 	ldmvs	pc, {r0, r1, r2, r3, r4, r7, fp, sp, lr}	; <UNPREDICTABLE>
    1658:	0402009f 	streq	r0, [r2], #-159	; 0x9f
    165c:	02006b01 	andeq	r6, r0, #1024	; 0x400
    1660:	409f0104 	addsmi	r0, pc, r4, lsl #2
    1664:	4c68bb76 	stclmi	11, cr11, [r8], #-472	; 0xfffffe28
    1668:	683d683e 	ldmdavs	sp!, {r1, r2, r3, r4, r5, fp, sp, lr}
    166c:	596c67a0 	stmdbpl	ip!, {r5, r7, r8, r9, sl, sp, lr}^
    1670:	685c4c68 	ldmdavs	ip, {r3, r5, r6, sl, fp, lr}^
    1674:	01040200 	mrseq	r0, R12_usr
    1678:	0402004e 	streq	r0, [r2], #-78	; 0x4e
    167c:	3d3e9f01 	ldccc	15, cr9, [lr, #-4]!
    1680:	68594d68 	ldmdavs	r9, {r3, r5, r6, r8, sl, fp, lr}^
    1684:	68a068a0 	stmiavs	r0!, {r5, r7, fp, sp, lr}
    1688:	9f4d68a0 	svcls	0x004d68a0
    168c:	01040200 	mrseq	r0, R12_usr
    1690:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    1694:	a05abb01 	subsge	fp, sl, r1, lsl #22
    1698:	4c68a068 	wstrhmi	wr10, [r8], #-104
    169c:	4b3dad4b 	blmi	f6cbd0 <MV_CPU_LE+0xf6cbcf>
    16a0:	68d869ca 	ldmvs	r8, {r1, r3, r6, r7, r8, fp, sp, lr}^
    16a4:	d8693e4c 	stmdale	r9!, {r2, r3, r6, r9, sl, fp, ip, sp}^
    16a8:	4b594d68 	blmi	1654c50 <MV_CPU_LE+0x1654c4f>
    16ac:	68d869ca 	ldmvs	r8, {r1, r3, r6, r7, r8, fp, sp, lr}^
    16b0:	9fbb754d 	svcls	0x00bb754d
    16b4:	9fbb7569 	svcls	0x00bb7569
    16b8:	00664e03 	rsbeq	r4, r6, r3, lsl #28
    16bc:	06010402 	streq	r0, [r1], -r2, lsl #8
    16c0:	3603064a 	strcc	r0, [r3], -sl, asr #12
    16c4:	9f689f4a 	svcls	0x00689f4a
    16c8:	01040200 	mrseq	r0, R12_usr
    16cc:	0402006b 	streq	r0, [r2], #-107	; 0x6b
    16d0:	a03e9f01 	eorsge	r9, lr, r1, lsl #30
    16d4:	684b7568 	stmdavs	fp, {r3, r5, r6, r8, sl, ip, sp, lr}^
    16d8:	306a6775 	rsbcc	r6, sl, r5, ror r7
    16dc:	66d60b03 	ldrbvs	r0, [r6], r3, lsl #22
    16e0:	3c029003 	wstrbcc	wr9, [r2], #-3
    16e4:	683d5a40 	ldmdavs	sp!, {r6, r9, fp, ip, lr}
    16e8:	75684b75 	strbvc	r4, [r8, #-2933]!	; 0xb75
    16ec:	4c756967 	ldclmi	9, cr6, [r5], #-412	; 0xfffffe64
    16f0:	9f699f69 	svcls	0x00699f69
    16f4:	02009f69 	andeq	r9, r0, #420	; 0x1a4
    16f8:	006c0104 	rsbeq	r0, ip, r4, lsl #2
    16fc:	9f010402 	svcls	0x00010402
    1700:	a0af3e3f 	adcge	r3, pc, pc, lsr lr	; <UNPREDICTABLE>
    1704:	4c685c69 	stclmi	12, cr5, [r8], #-420	; 0xfffffe5c
    1708:	683d683e 	ldmdavs	sp!, {r1, r2, r3, r4, r5, fp, sp, lr}
    170c:	5a6c689f 	bpl	1b1b990 <MV_CPU_LE+0x1b1b98f>
    1710:	685d4c68 	ldmdavs	sp, {r3, r5, r6, sl, fp, lr}^
    1714:	01040200 	mrseq	r0, R12_usr
    1718:	0402004e 	streq	r0, [r2], #-78	; 0x4e
    171c:	3e3e9f01 	cdpcc	15, 3, cr9, cr14, cr1, {0}
    1720:	9f3e4c68 	svcls	0x003e4c68
    1724:	a06a699f 	mlsge	sl, pc, r9, r6	; <UNPREDICTABLE>
    1728:	04020068 	streq	r0, [r2], #-104	; 0x68
    172c:	02004e01 	andeq	r4, r0, #16
    1730:	3f9f0104 	svccc	0x009f0104
    1734:	020068a0 	andeq	r6, r0, #10485760	; 0xa00000
    1738:	004e0104 	subeq	r0, lr, r4, lsl #2
    173c:	bb010402 	bllt	4274c <MV_CPU_LE+0x4274b>
    1740:	a069a05b 	rsbge	sl, r9, fp, asr r0
    1744:	9f689f69 	svcls	0x00689f69
    1748:	01040200 	mrseq	r0, R12_usr
    174c:	0402006a 	streq	r0, [r2], #-106	; 0x6a
    1750:	bd3f9f01 	ldclt	15, cr9, [pc, #-4]!	; 1754 <MV_CPU_LE+0x1753>
    1754:	4c689f4b 	stclmi	15, cr9, [r8], #-300	; 0xfffffed4
    1758:	4b75ae4b 	blmi	1d6d08c <MV_CPU_LE+0x1d6d08b>
    175c:	d869c94b 	stmdale	r9!, {r0, r1, r3, r6, r8, fp, lr, pc}^
    1760:	69754d68 	ldmdbvs	r5!, {r3, r5, r6, r8, sl, fp, lr}^
    1764:	3d4e68d8 	stclcc	8, cr6, [lr, #-864]	; 0xfffffca0
    1768:	69848376 	stmibvs	r4, {r1, r2, r4, r5, r6, r8, r9, pc}
    176c:	3d4d68d8 	stclcc	8, cr6, [sp, #-864]	; 0xfffffca0
    1770:	69c93e4c 	stmibvs	r9, {r2, r3, r6, r9, sl, fp, ip, sp}^
    1774:	754d68d8 	strbvc	r6, [sp, #-2264]	; 0x8d8
    1778:	7569adbb 	strbvc	sl, [r9, #-3515]!	; 0xdbb
    177c:	ba03c9bb 	blt	f3e70 <MV_CPU_LE+0xf3e6f>
    1780:	0200667f 	andeq	r6, r0, #133169152	; 0x7f00000
    1784:	4a060104 	bmi	181b9c <MV_CPU_LE+0x181b9b>
    1788:	00cb0306 	sbceq	r0, fp, r6, lsl #6
    178c:	699f764a 	ldmibvs	pc, {r1, r3, r6, r9, sl, ip, sp, lr}	; <UNPREDICTABLE>
    1790:	75694b75 	strbvc	r4, [r9, #-2933]!	; 0xb75
    1794:	699f6867 	ldmibvs	pc, {r0, r1, r2, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
    1798:	000d0231 	andeq	r0, sp, r1, lsr r2
    179c:	039b0101 	orrseq	r0, fp, #1073741824	; 0x40000000
    17a0:	00020000 	andeq	r0, r2, r0
    17a4:	00000064 	andeq	r0, r0, r4, rrx
    17a8:	0efb0102 	wmulsmreq	wr0, wr11, wr2
    17ac:	0101000d 	tsteq	r1, sp
    17b0:	00000101 	andeq	r0, r0, r1, lsl #2
    17b4:	00000100 	andeq	r0, r0, r0, lsl #2
    17b8:	692f2e01 	stmdbvs	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    17bc:	7300636e 	movwvc	r6, #878	; 0x36e
    17c0:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    17c4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    17c8:	006c616e 	rsbeq	r6, ip, lr, ror #2
    17cc:	6e692f2e 	cdpvs	15, 6, cr2, cr9, cr14, {1}
    17d0:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    17d4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    17d8:	00006c61 	andeq	r6, r0, r1, ror #24
    17dc:	6f5f766d 	svcvs	0x005f766d
    17e0:	00682e73 	rsbeq	r2, r8, r3, ror lr
    17e4:	64000001 	strvs	r0, [r0], #-1
    17e8:	5f337264 	svcpl	0x00337264
    17ec:	2e737164 	wminshcs	wr7, wr3, wr4
    17f0:	00020063 	andeq	r0, r2, r3, rrx
    17f4:	72646400 	rsbvc	r6, r4, #0
    17f8:	77685f33 			; <UNDEFINED> instruction: 0x77685f33
    17fc:	6172745f 	cmnvs	r2, pc, asr r4
    1800:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
    1804:	00682e67 	rsbeq	r2, r8, r7, ror #28
    1808:	00000003 	andeq	r0, r0, r3
    180c:	08020500 	stmdaeq	r2, {r8, sl}
    1810:	034000c5 	movteq	r0, #197	; 0xc5
    1814:	4d010381 	stcmi	3, cr0, [r1, #-516]	; 0xfffffdfc
    1818:	0204213e 	andeq	r2, r4, #-2147483633	; 0x8000000f
    181c:	667dff03 	ldrbtvs	pc, [sp], -r3, lsl #30	; <UNPREDICTABLE>
    1820:	3d69a050 	wstrhcc	wr10, [r9, #-80]!
    1824:	a24b3f68 	subge	r3, fp, #416	; 0x1a0
    1828:	039f9f4d 	orrseq	r9, pc, #308	; 0x134
    182c:	409f6609 	addsmi	r6, pc, r9, lsl #12
    1830:	3c6c039f 	stclcc	3, cr0, [ip], #-636	; 0xfffffd84
    1834:	01040200 	mrseq	r0, R12_usr
    1838:	6f064a06 	svcvs	0x00064a06
    183c:	01040200 	mrseq	r0, R12_usr
    1840:	03064a06 	movweq	r4, #27142	; 0x6a06
    1844:	6a9f3c1f 	bvs	fe7d08c8 <uiXorRegsMaskBackup+0xbe7bf500>
    1848:	9f684b75 	svcls	0x00684b75
    184c:	0c032f68 	stceq	15, cr2, [r3], {104}	; 0x68
    1850:	69a05074 	stmibvs	r0!, {r2, r4, r5, r6, ip, lr}
    1854:	a14b693d 	cmpge	fp, sp, lsr r9
    1858:	039f9f4d 	orrseq	r9, pc, #308	; 0x134
    185c:	409f6609 	addsmi	r6, pc, r9, lsl #12
    1860:	3c6c039f 	stclcc	3, cr0, [ip], #-636	; 0xfffffd84
    1864:	01040200 	mrseq	r0, R12_usr
    1868:	70064a06 	andvc	r4, r6, r6, lsl #20
    186c:	01040200 	mrseq	r0, R12_usr
    1870:	03064a06 	movweq	r4, #27142	; 0x6a06
    1874:	6a9f3c1e 	bvs	fe7d08f4 <uiXorRegsMaskBackup+0xbe7bf52c>
    1878:	9f684b75 	svcls	0x00684b75
    187c:	0e032f68 	cdpeq	15, 0, cr2, cr3, cr8, {3}
    1880:	03417482 	movteq	r7, #5250	; 0x1482
    1884:	02003c10 	andeq	r3, r0, #4096	; 0x1000
    1888:	3c060104 	wstrwcc	wr0, [r6], #-16
    188c:	02040200 	andeq	r0, r4, #0
    1890:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1894:	02002e03 	andeq	r2, r0, #48	; 0x30
    1898:	21060304 	tstcs	r6, r4, lsl #6
    189c:	01040200 	mrseq	r0, R12_usr
    18a0:	02003c06 	andeq	r3, r0, #1536	; 0x600
    18a4:	003c0204 	eorseq	r0, ip, r4, lsl #4
    18a8:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    18ac:	03040200 	movweq	r0, #16896	; 0x4200
    18b0:	02002106 	andeq	r2, r0, #-2147483647	; 0x80000001
    18b4:	3c060104 	wstrwcc	wr0, [r6], #-16
    18b8:	02040200 	andeq	r0, r4, #0
    18bc:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    18c0:	02002e03 	andeq	r2, r0, #48	; 0x30
    18c4:	22060304 	andcs	r0, r6, #268435456	; 0x10000000
    18c8:	4b4b4b3d 	blmi	12d45c4 <MV_CPU_LE+0x12d45c3>
    18cc:	9f3e4c4b 	svcls	0x003e4c4b
    18d0:	04020041 	streq	r0, [r2], #-65	; 0x41
    18d4:	02004b02 	andeq	r4, r0, #2048	; 0x800
    18d8:	00830204 	addeq	r0, r3, r4, lsl #4
    18dc:	80020402 	andhi	r0, r2, r2, lsl #8
    18e0:	01040200 	mrseq	r0, R12_usr
    18e4:	50064a06 	andpl	r4, r6, r6, lsl #20
    18e8:	489f4b3d 	ldmmi	pc, {r0, r2, r3, r4, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    18ec:	01040200 	mrseq	r0, R12_usr
    18f0:	4e064a06 	vmlami.f32	s8, s12, s12
    18f4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    18f8:	003c0601 	eorseq	r0, ip, r1, lsl #12
    18fc:	3c020402 	stccc	4, cr0, [r2], {2}
    1900:	03040200 	movweq	r0, #16896	; 0x4200
    1904:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    1908:	003f0603 	eorseq	r0, pc, r3, lsl #12
    190c:	4b020402 	blmi	8291c <MV_CPU_LE+0x8291b>
    1910:	02040200 	andeq	r0, r4, #0
    1914:	04020081 	streq	r0, [r2], #-129	; 0x81
    1918:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    191c:	4a09034e 	bmi	24265c <MV_CPU_LE+0x24265b>
    1920:	02040200 	andeq	r0, r4, #0
    1924:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    1928:	02007302 	andeq	r7, r0, #134217728	; 0x8000000
    192c:	4a060104 	bmi	181d44 <MV_CPU_LE+0x181d43>
    1930:	30314f06 	eorscc	r4, r1, r6, lsl #30
    1934:	00914b4d 	addseq	r4, r1, sp, asr #22
    1938:	06010402 	streq	r0, [r1], -r2, lsl #8
    193c:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1940:	00f20802 	rscseq	r0, r2, r2, lsl #16
    1944:	20030402 	andcs	r0, r3, r2, lsl #8
    1948:	03040200 	movweq	r0, #16896	; 0x4200
    194c:	00d32106 	sbcseq	r2, r3, r6, lsl #2
    1950:	06010402 	streq	r0, [r1], -r2, lsl #8
    1954:	4051064a 	subsmi	r0, r1, sl, asr #12
    1958:	93083b67 	movwls	r3, #35687	; 0x8b67
    195c:	964b413e 			; <UNDEFINED> instruction: 0x964b413e
    1960:	820c03a0 	andhi	r0, ip, #-2147483646	; 0x80000002
    1964:	ad3e3f3d 	ldcge	15, cr3, [lr, #-244]!	; 0xffffff0c
    1968:	ad4f674b 	stclge	7, cr6, [pc, #-300]	; 1844 <MV_CPU_LE+0x1843>
    196c:	3e414b67 	vmlscc.f64	d20, d1, d23
    1970:	673e3ed7 			; <UNDEFINED> instruction: 0x673e3ed7
    1974:	af753e6a 	svcge	0x00753e6a
    1978:	740d0387 	strvc	r0, [sp], #-903	; 0x387
    197c:	77913e77 			; <UNDEFINED> instruction: 0x77913e77
    1980:	7faa0391 	svcvc	0x00aa0391
    1984:	02001d74 	andeq	r1, r0, #7424	; 0x1d00
    1988:	4a060104 	bmi	181da0 <MV_CPU_LE+0x181d9f>
    198c:	00df0306 	sbcseq	r0, pc, r6, lsl #6
    1990:	5a3d4358 	bpl	f526f8 <MV_CPU_LE+0xf526f7>
    1994:	4a7eff03 	bmi	1fc15a8 <MV_CPU_LE+0x1fc15a7>
    1998:	01040200 	mrseq	r0, R12_usr
    199c:	03064a06 	movweq	r4, #27142	; 0x6a06
    19a0:	035800fa 	cmpeq	r8, #250	; 0xfa
    19a4:	4b41200a 	blmi	10499d4 <MV_CPU_LE+0x10499d3>
    19a8:	03777b91 	cmneq	r7, #148480	; 0x24400
    19ac:	02003c74 	andeq	r3, r0, #29696	; 0x7400
    19b0:	4a060104 	bmi	181dc8 <MV_CPU_LE+0x181dc7>
    19b4:	7ee40306 	cdpvc	3, 14, cr0, cr4, cr6, {0}
    19b8:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    19bc:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    19c0:	4a01b903 	bmi	6fdd4 <MV_CPU_LE+0x6fdd3>
    19c4:	020f032f 	andeq	r0, pc, #-1140850688	; 0xbc000000
    19c8:	5a780125 	bpl	1e01e64 <MV_CPU_LE+0x1e01e63>
    19cc:	3f50595e 	svccc	0x0050595e
    19d0:	0e032f51 	mcreq	15, 0, r2, cr3, cr1, {2}
    19d4:	403d7674 	eorsmi	r7, sp, r4, ror r6
    19d8:	00404ba0 	subeq	r4, r0, r0, lsr #23
    19dc:	c9010402 	stmdbgt	r1, {r1, sl}
    19e0:	01040200 	mrseq	r0, R12_usr
    19e4:	00863057 	addeq	r3, r6, r7, asr r0
    19e8:	c9010402 	stmdbgt	r1, {r1, sl}
    19ec:	01040200 	mrseq	r0, R12_usr
    19f0:	72033157 	andvc	r3, r3, #-1073741803	; 0xc0000015
    19f4:	04020082 	streq	r0, [r2], #-130	; 0x82
    19f8:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    19fc:	3e4a1303 	cdpcc	3, 4, cr1, cr10, cr3, {0}
    1a00:	ad3e40ad 	wldrbge	wr4, [lr, #-173]!
    1a04:	0f037540 	svceq	0x00037540
    1a08:	03742e08 	cmneq	r4, #128	; 0x80
    1a0c:	00a12e0f 	adceq	r2, r1, pc, lsl #28
    1a10:	4b020402 	blmi	82a20 <MV_CPU_LE+0x82a1f>
    1a14:	02040200 	andeq	r0, r4, #0
    1a18:	0402009d 	streq	r0, [r2], #-157	; 0x9d
    1a1c:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1a20:	3e2f4b50 	mcrcc	11, 1, r4, cr15, cr0, {2}
    1a24:	d2924cbc 	addsle	r4, r2, #48128	; 0xbc00
    1a28:	01040200 	mrseq	r0, R12_usr
    1a2c:	52064a06 	andpl	r4, r6, #24576	; 0x6000
    1a30:	083b3f3f 	ldmdaeq	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
    1a34:	3c0e03be 	stccc	3, cr0, [lr], {190}	; 0xbe
    1a38:	3d6a4b83 	fstmdbxcc	sl!, {d20-d84}	;@ Deprecated
    1a3c:	adb1944b 	ldcge	4, cr9, [r1, #300]!	; 0x12c
    1a40:	90740391 			; <UNDEFINED> instruction: 0x90740391
    1a44:	01040200 	mrseq	r0, R12_usr
    1a48:	03064a06 	movweq	r4, #27142	; 0x6a06
    1a4c:	4b4b4a19 	blmi	12d42b8 <MV_CPU_LE+0x12d42b7>
    1a50:	57b1a192 			; <UNDEFINED> instruction: 0x57b1a192
    1a54:	00ba7603 	adcseq	r7, sl, r3, lsl #12
    1a58:	06010402 	streq	r0, [r1], -r2, lsl #8
    1a5c:	0f03064a 	svceq	0x0003064a
    1a60:	7fab034a 	svcvc	0x00ab034a
    1a64:	0402004a 	streq	r0, [r2], #-74	; 0x4a
    1a68:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1a6c:	4a00d703 	bmi	37680 <MV_CPU_LE+0x3767f>
    1a70:	080f032f 	stmdaeq	pc, {r0, r1, r2, r3, r5, r8, r9}	; <UNPREDICTABLE>
    1a74:	0f03744a 	svceq	0x0003744a
    1a78:	0200a12e 	andeq	sl, r0, #-2147483637	; 0x8000000b
    1a7c:	004b0204 	subeq	r0, fp, r4, lsl #4
    1a80:	9d020402 	stcls	4, cr0, [r2, #-8]
    1a84:	01040200 	mrseq	r0, R12_usr
    1a88:	4d064a06 	vstrmi	s8, [r6, #-24]	; 0xffffffe8
    1a8c:	3e2f4b85 	vmulcc.f64	d4, d31, d5
    1a90:	00a8924c 	adceq	r9, r8, ip, asr #4
    1a94:	06010402 	streq	r0, [r1], -r2, lsl #8
    1a98:	3f52064a 	svccc	0x0052064a
    1a9c:	03e7083e 	mvneq	r0, #4063232	; 0x3e0000
    1aa0:	4b833c0e 	blmi	fe0d0ae0 <uiXorRegsMaskBackup+0xbe0bf718>
    1aa4:	944b3d69 	strbls	r3, [fp], #-3433	; 0xd69
    1aa8:	0391ad33 	orrseq	sl, r1, #3264	; 0xcc0
    1aac:	02009074 	andeq	r9, r0, #116	; 0x74
    1ab0:	4a060104 	bmi	181ec8 <MV_CPU_LE+0x181ec7>
    1ab4:	4a190306 	bmi	6426d4 <MV_CPU_LE+0x6426d3>
    1ab8:	3f924b4b 	svccc	0x00924b4b
    1abc:	9e7603b0 	mrcls	3, 3, r0, cr6, cr0, {5}
    1ac0:	01040200 	mrseq	r0, R12_usr
    1ac4:	03064a06 	movweq	r4, #27142	; 0x6a06
    1ac8:	b0034a0e 	andlt	r4, r3, lr, lsl #20
    1acc:	02004a7f 	andeq	r4, r0, #520192	; 0x7f000
    1ad0:	4a060104 	bmi	181ee8 <MV_CPU_LE+0x181ee7>
    1ad4:	00d20306 	sbcseq	r0, r2, r6, lsl #6
    1ad8:	0d032f4a 	stceq	15, cr2, [r3, #-296]	; 0xfffffed8
    1adc:	090379c8 	stmdbeq	r3, {r3, r6, r7, r8, fp, ip, sp, lr}
    1ae0:	19084b9e 	stmdbne	r8, {r1, r2, r3, r4, r7, r8, r9, fp, lr}
    1ae4:	3dac0d03 	stccc	13, cr0, [ip, #12]!
    1ae8:	3d423d3f 	stclcc	13, cr3, [r2, #-252]	; 0xffffff04
    1aec:	5d03f408 	stcpl	4, cr15, [r3, #-32]	; 0xffffffe0
    1af0:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    1af4:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1af8:	2f4a3403 	svccs	0x004a3403
    1afc:	4b334ab2 	blmi	cd45cc <MV_CPU_LE+0xcd45cb>
    1b00:	9f4b3dae 	svcls	0x004b3dae
    1b04:	04020048 	streq	r0, [r2], #-72	; 0x48
    1b08:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1b0c:	674b6750 	smlsldvs	r6, fp, r0, r7
    1b10:	39ae083b 	stmibcc	lr!, {r0, r1, r3, r4, r5, fp}
    1b14:	01040200 	mrseq	r0, R12_usr
    1b18:	43064a06 	movwmi	r4, #27142	; 0x6a06
    1b1c:	3b674b67 	blcc	19d48c0 <MV_CPU_LE+0x19d48bf>
    1b20:	0039ae08 	eorseq	sl, r9, r8, lsl #28
    1b24:	06010402 	streq	r0, [r1], -r2, lsl #8
    1b28:	6d03064a 	stcvs	6, cr0, [r3, #-296]	; 0xfffffed8
    1b2c:	0402003c 	streq	r0, [r2], #-60	; 0x3c
    1b30:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
    1b34:	2f4a1b03 	svccs	0x004a1b03
    1b38:	01000e02 	tsteq	r0, r2, lsl #28
    1b3c:	Address 0x00001b3c is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	64446975 	strbvs	r6, [r4], #-2421	; 0x975
       4:	64695772 	strbtvs	r5, [r9], #-1906	; 0x772
       8:	75006874 	strvc	r6, [r0, #-2164]	; 0x874
       c:	62614669 	rsbvs	r4, r1, #110100480	; 0x6900000
      10:	5f564d00 	svcpl	0x00564d00
      14:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
      18:	4152545f 	cmpmi	r2, pc, asr r4
      1c:	4e494e49 	cdpmi	14, 4, cr4, cr9, cr9, {2}
      20:	4e495f47 	cdpmi	15, 4, cr5, cr9, cr7, {2}
      24:	74005449 	strvc	r5, [r0], #-1097	; 0x449
      28:	00657079 	rsbeq	r7, r5, r9, ror r0
      2c:	43566975 	cmpmi	r6, #1916928	; 0x1d4000
      30:	6572464f 	ldrbvs	r4, [r2, #-1615]!	; 0x64f
      34:	69750071 	ldmdbvs	r5!, {r0, r4, r5, r6}^
      38:	6b6c4348 	blvs	1b10d60 <MV_CPU_LE+0x1b10d5f>
      3c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
      40:	73007350 	movwvc	r7, #848	; 0x350
      44:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
      48:	52766944 	rsbspl	r6, r6, #1114112	; 0x110000
      4c:	6f697461 	svcvs	0x00697461
      50:	316f7431 	cmncc	pc, r1, lsr r4	; <UNPREDICTABLE>
      54:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
      58:	6f6c2067 	svcvs	0x006c2067
      5c:	7520676e 	strvc	r6, [r0, #-1902]!	; 0x76e
      60:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
      64:	2064656e 	rsbcs	r6, r4, lr, ror #10
      68:	00746e69 	rsbseq	r6, r4, r9, ror #28
      6c:	7443766d 	strbvc	r7, [r3], #-1645	; 0x66d
      70:	65526c72 	ldrbvs	r6, [r2, #-3186]	; 0xc72
      74:	74654776 	strbtvc	r4, [r5], #-1910	; 0x776
      78:	62616600 	rsbvs	r6, r1, #0
      7c:	71657246 	cmnvc	r5, r6, asr #4
      80:	72646400 	rsbvc	r6, r4, #0
      84:	744c4333 	strbvc	r4, [ip], #-819	; 0x333
      88:	6c61566f 	stclvs	6, cr5, [r1], #-444	; 0xfffffe44
      8c:	4c436469 	mcrrmi	4, 6, r6, r3, cr9
      90:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
      94:	4454444f 	ldrbmi	r4, [r4], #-1103	; 0x44f
      98:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
      9c:	6c006369 	stcvs	3, cr6, [r0], {105}	; 0x69
      a0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
      a4:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
      a8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
      ac:	5f564d00 	svcpl	0x00564d00
      b0:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
      b4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
      b8:	59545f52 	ldmdbpl	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^
      bc:	62004550 	andvs	r4, r0, #335544320	; 0x14000000
      c0:	43535144 	cmpmi	r3, #17
      c4:	6c414b4c 	mcrrvs	11, 4, r4, r1, cr12
      c8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
      cc:	64640064 	strbtvs	r0, [r4], #-100	; 0x64
      d0:	695f3372 	ldmdbvs	pc, {r1, r4, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
      d4:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
      d8:	64640063 	strbtvs	r0, [r4], #-99	; 0x63
      dc:	68433372 	stmdavs	r3, {r1, r4, r5, r6, r8, r9, ip, sp}^
      e0:	436b6365 	cmnmi	fp, #-1811939327	; 0x94000001
      e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
      e8:	65720067 	ldrbvs	r0, [r2, #-103]!	; 0x67
      ec:	64615f67 	strbtvs	r5, [r1], #-3943	; 0xf67
      f0:	43007264 	movwmi	r7, #612	; 0x264
      f4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
      f8:	55425f47 	strbpl	r5, [r2, #-3911]	; 0xf47
      fc:	49575f53 	ldmdbmi	r7, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
     100:	00485444 	subeq	r5, r8, r4, asr #8
     104:	61446375 	hvcvs	17973	; 0x4635
     108:	64006174 	strvs	r6, [r0], #-372	; 0x174
     10c:	6d5f7264 	ldclvs	2, cr7, [pc, #-400]	; ffffff84 <uiXorRegsMaskBackup+0xbffeebbc>
     110:	7365646f 	cmnvc	r5, #1862270976	; 0x6f000000
     114:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
     118:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     11c:	79546769 	ldmdbvc	r4, {r0, r3, r5, r6, r8, r9, sl, sp, lr}^
     120:	5f006570 	svcpl	0x00006570
     124:	44766d5f 	ldrbtmi	r6, [r6], #-3423	; 0xd5f
     128:	4d6d6172 	wstrdmi	wr6, [sp, #-456]!	; 0xfffffe38
     12c:	696e4963 	stmdbvs	lr!, {r0, r1, r5, r6, r8, fp, lr}^
     130:	64640074 	strbtvs	r0, [r4], #-116	; 0x74
     134:	645f3372 	ldrbvs	r3, [pc], #-882	; 13c <MV_CPU_LE+0x13b>
     138:	30345f62 	eorscc	r5, r4, r2, ror #30
     13c:	6d5f0030 	wldrhvs	wr0, [pc, #-48]
     140:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     144:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     148:	6c730072 	wldrhvs	wr0, [r3], #-114
     14c:	41657661 	cmnmi	r5, r1, ror #12
     150:	00726464 	rsbseq	r6, r2, r4, ror #8
     154:	4f697561 	svcmi	0x00697561
     158:	74535444 	ldrbvc	r5, [r3], #-1092	; 0x444
     15c:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
     160:	72646400 	rsbvc	r6, r4, #0
     164:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     168:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     16c:	64446369 	strbvs	r6, [r4], #-873	; 0x369
     170:	646f4d72 	strbtvs	r4, [pc], #-3442	; 178 <MV_CPU_LE+0x177>
     174:	64640065 	strbtvs	r0, [r4], #-101	; 0x65
     178:	524d3372 	subpl	r3, sp, #-939524095	; 0xc8000001
     17c:	6d6f4353 	stclvs	3, cr4, [pc, #-332]!	; 38 <MV_CPU_LE+0x37>
     180:	646e616d 	strbtvs	r6, [lr], #-365	; 0x16d
     184:	53697500 	cmnpl	r9, #0
     188:	62757263 	rsbsvs	r7, r5, #805306374	; 0x30000006
     18c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
     190:	5f564d00 	svcpl	0x00564d00
     194:	4c4f4f42 	mcrrmi	15, 4, r4, pc, cr2
     198:	72646400 	rsbvc	r6, r4, #0
     19c:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     1a0:	464f4356 			; <UNDEFINED> instruction: 0x464f4356
     1a4:	00716572 	rsbseq	r6, r1, r2, ror r5
     1a8:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
     1ac:	79546769 	ldmdbvc	r4, {r0, r3, r5, r6, r8, r9, sl, sp, lr}^
     1b0:	72006570 	andvc	r6, r0, #469762048	; 0x1c000000
     1b4:	765f6765 	ldrbvc	r6, [pc], -r5, ror #14
     1b8:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
     1bc:	616c7300 	cmnvs	ip, r0, lsl #6
     1c0:	76006576 			; <UNDEFINED> instruction: 0x76006576
     1c4:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
     1c8:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
     1cc:	75007465 	strvc	r7, [r0, #-1125]	; 0x465
     1d0:	6d655469 	stclvs	4, cr5, [r5, #-420]!	; 0xfffffe5c
     1d4:	756f4370 	strbvc	r4, [pc, #-880]!	; fffffe6c <uiXorRegsMaskBackup+0xbffeeaa4>
     1d8:	7300746e 	movwvc	r7, #1134	; 0x46e
     1dc:	754e636f 	strbvc	r6, [lr, #-879]	; 0x36f
     1e0:	6464006d 	strbtvs	r0, [r4], #-109	; 0x6d
     1e4:	6e493372 	mcrvs	3, 2, r3, cr9, cr2, {3}
     1e8:	73007469 	movwvc	r7, #1129	; 0x469
     1ec:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     1f0:	46757043 	ldrbtmi	r7, [r5], -r3, asr #32
     1f4:	6c436261 	mcrrvs	2, 6, r6, r3, cr1
     1f8:	486f546b 	stmdami	pc!, {r0, r1, r3, r5, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     1fc:	006b6c43 	rsbeq	r6, fp, r3, asr #24
     200:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     204:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     208:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     20c:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     210:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
     214:	67655269 	strbvs	r5, [r5, -r9, ror #4]!
     218:	72646400 	rsbvc	r6, r4, #0
     21c:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     220:	6e455343 	cdpvs	3, 4, cr5, cr5, cr3, {2}
     224:	6f724661 	svcvs	0x00724661
     228:	6765526d 	strbvs	r5, [r5, -sp, ror #4]!
     22c:	6f687300 	svcvs	0x00687300
     230:	69207472 	stmdbvs	r0!, {r1, r4, r5, r6, sl, ip, sp, lr}
     234:	4100746e 	tstmi	r0, lr, ror #8
     238:	37524444 	ldrbcc	r4, [r2, -r4, asr #8]
     23c:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
     240:	72646400 	rsbvc	r6, r4, #0
     244:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     248:	4f626146 	svcmi	0x00626146
     24c:	75007470 	strvc	r7, [r0, #-1136]	; 0x470
     250:	63634569 	cmnvs	r3, #440401920	; 0x1a400000
     254:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     258:	5f474946 	svcpl	0x00474946
     25c:	544c554d 	strbpl	r5, [ip], #-1357	; 0x54d
     260:	53435f49 	movtpl	r5, #16201	; 0x3f49
     264:	5f564d00 	svcpl	0x00564d00
     268:	494d454d 	stmdbmi	sp, {r0, r2, r3, r6, r8, sl, lr}^
     26c:	454c5f4f 	strbmi	r5, [ip, #-3919]	; 0xf4f
     270:	525f3233 	subspl	r3, pc, #805306371	; 0x30000003
     274:	00444145 	subeq	r4, r4, r5, asr #2
     278:	41676572 	smcmi	30290	; 0x7652
     27c:	00726464 	rsbseq	r6, r2, r4, ror #8
     280:	555f564d 	ldrbpl	r5, [pc, #-1613]	; fffffc3b <uiXorRegsMaskBackup+0xbffee873>
     284:	64640038 	strbtvs	r0, [r4], #-56	; 0x38
     288:	415f3372 	cmpmi	pc, r2, ror r3	; <UNPREDICTABLE>
     28c:	62645f30 	rsbvs	r5, r4, #192	; 0xc0
     290:	3030365f 	eorscc	r3, r0, pc, asr r6
     294:	54697500 	strbtpl	r7, [r9], #-1280	; 0x500
     298:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
     29c:	65724674 	ldrbvs	r4, [r2, #-1652]!	; 0x674
     2a0:	64610071 	strbtvs	r0, [r1], #-113	; 0x71
     2a4:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
     2a8:	564d0073 			; <UNDEFINED> instruction: 0x564d0073
     2ac:	434f535f 	movtmi	r5, #62303	; 0xf35f
     2b0:	414f425f 	cmpmi	pc, pc, asr r2	; <UNPREDICTABLE>
     2b4:	525f4452 	subspl	r4, pc, #1375731712	; 0x52000000
     2b8:	75005645 	strvc	r5, [r0, #-1605]	; 0x645
     2bc:	32524d69 	subscc	r4, r2, #6720	; 0x1a40
     2c0:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     2c4:	70630065 	rsbvc	r0, r3, r5, rrx
     2c8:	65724675 	ldrbvs	r4, [r2, #-1653]!	; 0x675
     2cc:	69750071 	ldmdbvs	r5!, {r0, r4, r5, r6}^
     2d0:	6f437343 	svcvs	0x00437343
     2d4:	00746e75 	rsbseq	r6, r4, r5, ror lr
     2d8:	73436975 	movtvc	r6, #14709	; 0x3975
     2dc:	00616e45 	rsbeq	r6, r1, r5, asr #28
     2e0:	545f564d 	ldrbpl	r5, [pc], #-1613	; 2e8 <MV_CPU_LE+0x2e7>
     2e4:	5f495357 	svcpl	0x00495357
     2e8:	52444441 	subpl	r4, r4, #1090519040	; 0x41000000
     2ec:	5f564d00 	svcpl	0x00564d00
     2f0:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
     2f4:	444f4d5f 	strbmi	r4, [pc], #-3423	; 2fc <MV_CPU_LE+0x2fb>
     2f8:	75005345 	strvc	r5, [r0, #-837]	; 0x345
     2fc:	6d655469 	stclvs	4, cr5, [r5, #-420]!	; 0xfffffe5c
     300:	6c660070 	wstrhvs	wr0, [r6], #-112
     304:	0074616f 	rsbseq	r6, r4, pc, ror #2
     308:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 254 <MV_CPU_LE+0x253>
     30c:	6d6f2f65 	stclvs	15, cr2, [pc, #-404]!	; 180 <MV_CPU_LE+0x17f>
     310:	2f696972 	svccs	0x00696972
     314:	6a6f7270 	bvs	1bdccdc <MV_CPU_LE+0x1bdccdb>
     318:	73746365 	cmnvc	r4, #-1811939327	; 0x94000001
     31c:	6f62752f 	svcvs	0x0062752f
     320:	752f746f 	strvc	r7, [pc, #-1135]!	; fffffeb9 <uiXorRegsMaskBackup+0xbffeeaf1>
     324:	6f6f622d 	svcvs	0x006f622d
     328:	30322d74 	eorscc	r2, r2, r4, ror sp
     32c:	312e3131 	teqcc	lr, r1, lsr r1
     330:	6f742f32 	svcvs	0x00742f32
     334:	2f736c6f 	svccs	0x00736c6f
     338:	5f6e6962 	svcpl	0x006e6962
     33c:	5f726468 	svcpl	0x00726468
     340:	616d7261 	cmnvs	sp, r1, ror #4
     344:	335f6164 	cmpcc	pc, #25
     348:	4d003037 	wstrbmi	wr3, [r0, #-55]
     34c:	31555f56 	cmpcc	r5, r6, asr pc
     350:	616d0036 	cmnvs	sp, r6, lsr r0
     354:	00316b73 	eorseq	r6, r1, r3, ror fp
     358:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     35c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     360:	69756100 	ldmdbvs	r5!, {r8, sp, lr}^
     364:	4354444f 	cmpmi	r4, #1325400064	; 0x4f000000
     368:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     36c:	6e750067 	wcmpgtshvs	wr0, wr5, wr7
     370:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     374:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     378:	00726168 	rsbseq	r6, r2, r8, ror #2
     37c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     380:	5f30415f 	svcpl	0x0030415f
     384:	365f6472 			; <UNDEFINED> instruction: 0x365f6472
     388:	6d003030 	wstrbvs	wr3, [r0, #-48]
     38c:	326b7361 	rsbcc	r7, fp, #-2080374783	; 0x84000001
     390:	53697500 	cmnpl	r9, #0
     394:	62757263 	rsbsvs	r7, r5, #805306374	; 0x30000006
     398:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
     39c:	69686300 	stmdbvs	r8!, {r8, r9, sp, lr}^
     3a0:	616f4270 	smcvs	62496	; 0xf420
     3a4:	65526472 	ldrbvs	r6, [r2, #-1138]	; 0x472
     3a8:	69750076 	ldmdbvs	r5!, {r1, r2, r4, r5, r6}^
     3ac:	46757043 	ldrbtmi	r7, [r5], -r3, asr #32
     3b0:	00716572 	rsbseq	r6, r1, r2, ror r5
     3b4:	736c6176 	cmnvc	ip, #-2147483619	; 0x8000001d
     3b8:	6d5f5f00 	ldclvs	15, cr5, [pc]	; 3c0 <MV_CPU_LE+0x3bf>
     3bc:	61724476 	cmnvs	r2, r6, ror r4
     3c0:	646f4d6d 	strbtvs	r4, [pc], #-3437	; 3c8 <MV_CPU_LE+0x3c7>
     3c4:	6d007365 	stcvs	3, cr7, [r0, #-404]	; 0xfffffe6c
     3c8:	5465726f 	strbtpl	r7, [r5], #-623	; 0x26f
     3cc:	326e6568 	rsbcc	r6, lr, #436207616	; 0x1a000000
     3d0:	6d003635 	stcvs	6, cr3, [r0, #-212]	; 0xffffff2c
     3d4:	5f65646f 	svcpl	0x0065646f
     3d8:	656d616e 	strbvs	r6, [sp, #-366]!	; 0x16e
     3dc:	56697500 	strbtpl	r7, [r9], -r0, lsl #10
     3e0:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
     3e4:	6f004c43 	svcvs	0x00004c43
     3e8:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
     3ec:	6f003174 	svcvs	0x00003174
     3f0:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
     3f4:	64003274 	strvs	r3, [r0], #-628	; 0x274
     3f8:	6c62756f 	stclvs	5, cr7, [r2], #-444	; 0xfffffe44
     3fc:	564d0065 	strbpl	r0, [sp], -r5, rrx
     400:	5357545f 	cmppl	r7, #1593835520	; 0x5f000000
     404:	4c535f49 	mrrcmi	15, 4, r5, r3, cr9
     408:	00455641 	subeq	r5, r5, r1, asr #12
     40c:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     410:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
     414:	34204320 	strtcc	r4, [r0], #-800	; 0x320
     418:	322e362e 	eorcc	r3, lr, #48234496	; 0x2e00000
     41c:	72646400 	rsbvc	r6, r4, #0
     420:	6c615633 	stclvs	6, cr5, [r1], #-204	; 0xffffff34
     424:	4c436469 	mcrrmi	4, 6, r6, r3, cr9
     428:	4c436f74 	mcrrmi	15, 7, r6, r3, cr4
     42c:	5f304100 	svcpl	0x00304100
     430:	73004452 	movwvc	r4, #1106	; 0x452
     434:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     438:	44757043 	ldrbtmi	r7, [r5], #-67	; 0x43
     43c:	61527264 	cmpvs	r2, r4, ror #4
     440:	736f6974 	cmnvc	pc, #1900544	; 0x1d0000
     444:	5f564d00 	svcpl	0x00564d00
     448:	00323355 	eorseq	r3, r2, r5, asr r3
     44c:	54766d5f 	ldrbtpl	r6, [r6], #-3423	; 0xd5f
     450:	53697377 	cmnpl	r9, #-603979775	; 0xdc000001
     454:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
     458:	57756100 	ldrbpl	r6, [r5, -r0, lsl #2]!
     45c:	61426e69 	cmpvs	r2, r9, ror #28
     460:	70756b63 	rsbsvc	r6, r5, r3, ror #22
     464:	46697500 	strbtmi	r7, [r9], -r0, lsl #10
     468:	704f6261 	subvc	r6, pc, r1, ror #4
     46c:	666f0074 			; <UNDEFINED> instruction: 0x666f0074
     470:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
     474:	72646400 	rsbvc	r6, r4, #0
     478:	73655233 	cmnvc	r5, #805306371	; 0x30000003
     47c:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
     480:	53646e41 	cmnpl	r4, #1040	; 0x410
     484:	69467465 	stmdbvs	r6, {r0, r2, r5, r6, sl, ip, sp, lr}^
     488:	576c616e 	strbpl	r6, [ip, -lr, ror #2]!
     48c:	6f646e69 	svcvs	0x00646e69
     490:	64007377 	strvs	r7, [r0], #-887	; 0x377
     494:	47337264 	ldrmi	r7, [r3, -r4, ror #4]!
     498:	70437465 	subvc	r7, r3, r5, ror #8
     49c:	65724675 	ldrbvs	r4, [r2, #-1653]!	; 0x675
     4a0:	64640071 	strbtvs	r0, [r4], #-113	; 0x71
     4a4:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
     4a8:	61745374 	cmnvs	r4, r4, ror r3
     4ac:	4d636974 	stclmi	9, cr6, [r3, #-464]!	; 0xfffffe30
     4b0:	6c615643 	stclvs	6, cr5, [r1], #-268	; 0xfffffef4
     4b4:	64006575 	strvs	r6, [r0], #-1397	; 0x575
     4b8:	5f337264 	svcpl	0x00337264
     4bc:	645f3041 	ldrbvs	r3, [pc], #-65	; 4c4 <MV_CPU_LE+0x4c3>
     4c0:	30345f62 	eorscc	r5, r4, r2, ror #30
     4c4:	5f5f0030 	svcpl	0x005f0030
     4c8:	7244766d 	subvc	r7, r4, #114294784	; 0x6d00000
     4cc:	72546d61 	subsvc	r6, r4, #6208	; 0x1840
     4d0:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
     4d4:	6e49676e 	cdpvs	7, 4, cr6, cr9, cr14, {3}
     4d8:	43007469 	movwmi	r7, #1129	; 0x469
     4dc:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
     4e0:	43455f47 	movtmi	r5, #24391	; 0x5f47
     4e4:	65720043 	ldrbvs	r0, [r2, #-67]!	; 0x43
     4e8:	6d754e76 	ldclvs	14, cr4, [r5, #-472]!	; 0xfffffe28
     4ec:	72646400 	rsbvc	r6, r4, #0
     4f0:	62645f33 	rsbvs	r5, r4, #204	; 0xcc
     4f4:	3030365f 	eorscc	r3, r0, pc, asr r6
     4f8:	72646400 	rsbvc	r6, r4, #0
     4fc:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     500:	754e5343 	strbvc	r5, [lr, #-835]	; 0x343
     504:	6f72466d 	svcvs	0x0072466d
     508:	6765526d 	strbvs	r5, [r5, -sp, ror #4]!
     50c:	43697500 	cmnmi	r9, #0
     510:	6975004c 	ldmdbvs	r5!, {r2, r3, r6}^
     514:	754e7343 	strbvc	r7, [lr, #-835]	; 0x343
     518:	3041006d 	subcc	r0, r1, sp, rrx
     51c:	4143505f 	qdaddmi	r5, pc, r3	; <UNPREDICTABLE>
     520:	68630043 	stmdavs	r3!, {r0, r1, r6}^
     524:	64497069 	strbvs	r7, [r9], #-105	; 0x69
     528:	5f564d00 	svcpl	0x00564d00
     52c:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
     530:	5f434d5f 	svcpl	0x00434d5f
     534:	54494e49 	strbpl	r4, [r9], #-3657	; 0xe49
     538:	73777400 	cmnvc	r7, #0
     53c:	616c5369 	cmnvs	ip, r9, ror #6
     540:	62006576 	andvs	r6, r0, #494927872	; 0x1d800000
     544:	574c4c50 	smlsldpl	r4, ip, r0, ip
     548:	74615041 	strbtvc	r5, [r1], #-65	; 0x41
     54c:	64006863 	strvs	r6, [r0], #-2147	; 0x863
     550:	5f337264 	svcpl	0x00337264
     554:	63616370 	cmnvs	r1, #-1073741823	; 0xc0000001
     558:	3030365f 	eorscc	r3, r0, pc, asr r6
     55c:	43697500 	cmnmi	r9, #0
     560:	64640073 	strbtvs	r0, [r4], #-115	; 0x73
     564:	61533372 	cmpvs	r3, r2, ror r3
     568:	6e416576 	mcrvs	5, 2, r6, cr1, cr6, {3}
     56c:	74655364 	strbtvc	r5, [r5], #-868	; 0x364
     570:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
     574:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
     578:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
     57c:	0073776f 	rsbseq	r7, r3, pc, ror #14
     580:	75615f73 	strbvc	r5, [r1, #-3955]!	; 0xf73
     584:	76694469 	strbtvc	r4, [r9], -r9, ror #8
     588:	69746152 	ldmdbvs	r4!, {r1, r4, r6, r8, sp, lr}^
     58c:	6f74326f 	svcvs	0x0074326f
     590:	44410031 	strbmi	r0, [r1], #-49	; 0x31
     594:	30315244 	eorscc	r5, r1, r4, asr #4
     598:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
     59c:	4d697500 	stclmi	5, cr7, [r9]
     5a0:	61563152 	cmpvs	r6, r2, asr r1
     5a4:	0065756c 	rsbeq	r7, r5, ip, ror #10
     5a8:	435f564d 	cmpmi	pc, #80740352	; 0x4d00000
     5ac:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
     5b0:	59545f47 	ldmdbpl	r4, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
     5b4:	64004550 	strvs	r4, [r0], #-1360	; 0x550
     5b8:	00747365 	rsbseq	r7, r4, r5, ror #6
     5bc:	6c697475 	stclvs	4, cr7, [r9], #-468	; 0xfffffe2c
     5c0:	00632e73 	rsbeq	r2, r3, r3, ror lr
     5c4:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
     5c8:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
     5cc:	70636d65 	rsbvc	r6, r3, r5, ror #26
     5d0:	766d0079 			; <UNDEFINED> instruction: 0x766d0079
     5d4:	74726155 	ldrbtvc	r6, [r2], #-341	; 0x155
     5d8:	63746547 	cmnvs	r4, #297795584	; 0x11c00000
     5dc:	55766d00 	ldrbpl	r6, [r6, #-3328]!	; 0xd00
     5e0:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     5e4:	0074696e 	rsbseq	r6, r4, lr, ror #18
     5e8:	72615570 	rsbvc	r5, r1, #469762048	; 0x1c000000
     5ec:	726f5074 	rsbvc	r5, pc, #116	; 0x74
     5f0:	65640074 	strbvs	r0, [r4, #-116]!	; 0x74
     5f4:	756e5f63 	strbvc	r5, [lr, #-3939]!	; 0xf63
     5f8:	6162006d 	cmnvs	r2, sp, rrx
     5fc:	69446475 	stmdbvs	r4, {r0, r2, r4, r5, r6, sl, sp, lr}^
     600:	6f736976 	svcvs	0x00736976
     604:	75700072 	ldrbvc	r0, [r0, #-114]!	; 0x72
     608:	74616474 	strbtvc	r6, [r1], #-1140	; 0x474
     60c:	766d0061 	strbtvc	r0, [sp], -r1, rrx
     610:	74726155 	ldrbtvc	r6, [r2], #-341	; 0x155
     614:	63747550 	cmnvs	r4, #335544320	; 0x14000000
     618:	646f6d00 	strbtvs	r6, [pc], #-3328	; 620 <MV_CPU_LE+0x61f>
     61c:	6c61765f 	stclvs	6, cr7, [r1], #-380	; 0xfffffe84
     620:	64617000 	strbtvs	r7, [r1]
     624:	61700031 	cmnvs	r0, r1, lsr r0
     628:	70003264 	andvc	r3, r0, r4, ror #4
     62c:	00336461 	eorseq	r6, r3, r1, ror #8
     630:	35646170 	strbcc	r6, [r4, #-368]!	; 0x170
     634:	64617000 	strbtvs	r7, [r1]
     638:	61700036 	cmnvs	r0, r6, lsr r0
     63c:	70003764 	andvc	r3, r0, r4, ror #14
     640:	00386461 	eorseq	r6, r8, r1, ror #8
     644:	676e656c 	strbvs	r6, [lr, -ip, ror #10]!
     648:	74006874 	strvc	r6, [r0], #-2164	; 0x874
     64c:	4354706d 	cmpmi	r4, #109	; 0x6d
     650:	61526b6c 	cmpvs	r2, ip, ror #22
     654:	4d006574 	stcmi	5, cr6, [r0, #-464]	; 0xfffffe30
     658:	41555f56 	cmpmi	r5, r6, asr pc
     65c:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
     660:	0054524f 	subseq	r5, r4, pc, asr #4
     664:	6155766d 	cmpvs	r5, sp, ror #12
     668:	6f507472 	svcvs	0x00507472
     66c:	6d007472 	stcvs	4, cr7, [r0, #-456]	; 0xfffffe38
     670:	72615576 	rsbvc	r5, r1, #494927872	; 0x1d800000
     674:	74735474 	ldrbtvc	r5, [r3], #-1140	; 0x474
     678:	75700063 	ldrbvc	r0, [r0, #-99]!	; 0x63
     67c:	72747374 	rsbsvc	r7, r4, #-805306367	; 0xd0000001
     680:	00676e69 	rsbeq	r6, r7, r9, ror #28
     684:	2f637273 	svccs	0x00637273
     688:	6155766d 	cmpvs	r5, sp, ror #12
     68c:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
     690:	616c6600 	cmnvs	ip, r0, lsl #12
     694:	61700067 	cmnvs	r0, r7, rrx
     698:	6d003464 	stcvs	4, cr3, [r0, #-400]	; 0xfffffe70
     69c:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     6a0:	6c654469 	stclvs	4, cr4, [r5], #-420	; 0xfffffe5c
     6a4:	74007961 	strvc	r7, [r0], #-2401	; 0x961
     6a8:	44697377 	strbtmi	r7, [r9], #-887	; 0x377
     6ac:	54617461 	strbtpl	r7, [r1], #-1121	; 0x461
     6b0:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
     6b4:	0074696d 	rsbseq	r6, r4, sp, ror #18
     6b8:	535f564d 	cmppl	pc, #80740352	; 0x4d00000
     6bc:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
     6c0:	72660053 	rsbvc	r0, r6, #83	; 0x53
     6c4:	74007165 	strvc	r7, [r0], #-357	; 0x165
     6c8:	41697377 	smcmi	38711	; 0x9737
     6cc:	37726464 	ldrbcc	r6, [r2, -r4, ror #8]!
     6d0:	53746942 	cmnpl	r4, #1081344	; 0x108000
     6d4:	70007465 	andvc	r7, r0, r5, ror #8
     6d8:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     6dc:	7000676e 	andvc	r6, r0, lr, ror #14
     6e0:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     6e4:	76616c53 			; <UNDEFINED> instruction: 0x76616c53
     6e8:	6c620065 	wstrhvs	wr0, [r2], #-101
     6ec:	536b636f 	cmnpl	fp, #-1140850687	; 0xbc000001
     6f0:	52657a69 	rsbpl	r7, r5, #430080	; 0x69000
     6f4:	65740064 	ldrbvs	r0, [r4, #-100]!	; 0x64
     6f8:	6f00706d 	svcvs	0x0000706d
     6fc:	6c426666 	mcrrvs	6, 6, r6, r2, cr6
     700:	006b636f 	rsbeq	r6, fp, pc, ror #6
     704:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     708:	67726154 			; <UNDEFINED> instruction: 0x67726154
     70c:	664f7465 	strbvs	r7, [pc], -r5, ror #8
     710:	65537366 	ldrbvs	r7, [r3, #-870]	; 0x366
     714:	77740074 			; <UNDEFINED> instruction: 0x77740074
     718:	64416973 	strbvs	r6, [r1], #-2419	; 0x973
     71c:	30317264 	eorscc	r7, r1, r4, ror #4
     720:	53746942 	cmnpl	r4, #1081344	; 0x108000
     724:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
     728:	6b636f6c 	blvs	18dc4e0 <MV_CPU_LE+0x18dc4df>
     72c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
     730:	62007257 	andvs	r7, r0, #1879048197	; 0x70000005
     734:	6b636f6c 	blvs	18dc4ec <MV_CPU_LE+0x18dc4eb>
     738:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
     73c:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
     740:	466c6175 			; <UNDEFINED> instruction: 0x466c6175
     744:	00716572 	rsbseq	r6, r1, r2, ror r5
     748:	65446975 	strbvs	r6, [r4, #-2421]	; 0x975
     74c:	0079616c 	rsbseq	r6, r9, ip, ror #2
     750:	75746361 	ldrbvc	r6, [r4, #-865]!	; 0x361
     754:	004e6c61 	subeq	r6, lr, r1, ror #24
     758:	69737774 	ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}^
     75c:	47737453 			; <UNDEFINED> instruction: 0x47737453
     760:	4d007465 	stcmi	4, cr7, [r0, #-404]	; 0xfffffe6c
     764:	00385f56 	eorseq	r5, r8, r6, asr pc
     768:	73775470 	cmnvc	r7, #1879048192	; 0x70000000
     76c:	64644169 	strbtvs	r4, [r4], #-361	; 0x169
     770:	68630072 	stmdavs	r3!, {r1, r4, r5, r6}^
     774:	754e6e61 	strbvc	r6, [lr, #-3681]	; 0xe61
     778:	766d006d 	strbtvc	r0, [sp], -sp, rrx
     77c:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     780:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     784:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     788:	00746553 	rsbseq	r6, r4, r3, asr r5
     78c:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     790:	72576973 	subsvc	r6, r7, #1884160	; 0x1cc000
     794:	00657469 	rsbeq	r7, r5, r9, ror #8
     798:	5366666f 	cmnpl	r6, #116391936	; 0x6f00000
     79c:	00657a69 	rsbeq	r7, r5, r9, ror #20
     7a0:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     7a4:	6e496973 	mcrvs	9, 2, r6, cr9, cr3, {3}
     7a8:	5f007469 	svcpl	0x00007469
     7ac:	7754766d 	ldrbvc	r7, [r4, -sp, ror #12]
     7b0:	6d436973 	stclvs	9, cr6, [r3, #-460]	; 0xfffffe34
     7b4:	69750064 	ldmdbvs	r5!, {r2, r5, r6}^
     7b8:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
     7bc:	75007365 	strvc	r7, [r0, #-869]	; 0x365
     7c0:	6c635469 	stclvs	4, cr5, [r3], #-420	; 0xfffffe5c
     7c4:	766d006b 	strbtvc	r0, [sp], -fp, rrx
     7c8:	69737754 	ldmdbvs	r3!, {r2, r4, r6, r8, r9, sl, ip, sp, lr}^
     7cc:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     7d0:	53746942 	cmnpl	r4, #1081344	; 0x108000
     7d4:	67007465 	strvs	r7, [r0, -r5, ror #8]
     7d8:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
     7dc:	61436c61 	cmpvs	r3, r1, ror #24
     7e0:	6e456c6c 	cdpvs	12, 4, cr6, cr5, cr12, {3}
     7e4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     7e8:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     7ec:	41656369 	cmnmi	r5, r9, ror #6
     7f0:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     7f4:	74007373 	strvc	r7, [r0], #-883	; 0x373
     7f8:	44697377 	strbtmi	r7, [r9], #-887	; 0x377
     7fc:	52617461 	rsbpl	r7, r1, #1627389952	; 0x61000000
     800:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     804:	6d006576 	stcvs	5, cr6, [r0, #-472]	; 0xfffffe28
     808:	73775476 	cmnvc	r7, #1979711488	; 0x76000000
     80c:	61655269 	cmnvs	r5, r9, ror #4
     810:	72730064 	rsbsvc	r0, r3, #100	; 0x64
     814:	69622f63 	stmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
     818:	64685f6e 	strbtvs	r5, [r8], #-3950	; 0xf6e
     81c:	77745f72 			; <UNDEFINED> instruction: 0x77745f72
     820:	632e6973 	teqvs	lr, #1884160	; 0x1cc000
     824:	54766d00 	ldrbtpl	r6, [r6], #-3328	; 0xd00
     828:	41697377 	smcmi	38711	; 0x9737
     82c:	53726464 	cmnpl	r2, #1677721600	; 0x64000000
     830:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
     834:	69677261 	stmdbvs	r7!, {r0, r5, r6, r9, ip, sp, lr}^
     838:	7774006e 	ldrbvc	r0, [r4, -lr, rrx]!
     83c:	6e496973 	mcrvs	9, 2, r6, cr9, cr3, {3}
     840:	676c4674 			; <UNDEFINED> instruction: 0x676c4674
     844:	00726c43 	rsbseq	r6, r2, r3, asr #24
     848:	6f6c4270 	svcvs	0x006c4270
     84c:	70006b63 	andvc	r6, r0, r3, ror #22
     850:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
     854:	73777400 	cmnvc	r7, #0
     858:	69614d69 	stmdbvs	r1!, {r0, r3, r5, r6, r8, sl, fp, lr}^
     85c:	746e496e 	strbtvc	r4, [lr], #-2414	; 0x96e
     860:	00746547 	rsbseq	r6, r4, r7, asr #10
     864:	6e497369 	cdpvs	3, 4, cr7, cr9, cr9, {3}
     868:	616c4674 	smcvs	50276	; 0xc464
     86c:	77740067 	ldrbvc	r0, [r4, -r7, rrx]!
     870:	69546973 	ldmdbvs	r4, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     874:	756f656d 	strbvc	r6, [pc, #-1389]!	; 30f <MV_CPU_LE+0x30e>
     878:	6b684374 	blvs	1a11650 <MV_CPU_LE+0x1a1164f>
     87c:	5f564d00 	svcpl	0x00564d00
     880:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
     884:	4952575f 	ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     888:	66004554 			; <UNDEFINED> instruction: 0x66004554
     88c:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
     890:	79636e61 	stmdbvc	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
     894:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     898:	6772614d 	ldrbvs	r6, [r2, -sp, asr #2]!
     89c:	61006e69 	tstvs	r0, r9, ror #28
     8a0:	61757463 	cmnvs	r5, r3, ror #8
     8a4:	74004d6c 	strvc	r4, [r0], #-3436	; 0xd6c
     8a8:	41697377 	smcmi	38711	; 0x9737
     8ac:	69426b63 	stmdbvs	r2, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     8b0:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
     8b4:	73777400 	cmnvc	r7, #0
     8b8:	73655269 	cmnvc	r5, #-1879048186	; 0x90000006
     8bc:	4d007465 	stcmi	4, cr7, [r0, #-404]	; 0xfffffe6c
     8c0:	5a485f56 	bpl	1218620 <MV_CPU_LE+0x121861f>
     8c4:	5f564d00 	svcpl	0x00564d00
     8c8:	49535754 	ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, ip, lr}^
     8cc:	4145525f 	cmpmi	r5, pc, asr r2
     8d0:	564d0044 	strbpl	r0, [sp], -r4, asr #32
     8d4:	5357545f 	cmppl	r7, #1593835520	; 0x5f000000
     8d8:	4d435f49 	stclmi	15, cr5, [r3, #-292]	; 0xfffffedc
     8dc:	6f630044 	svcvs	0x00630044
     8e0:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
     8e4:	69740064 	ldmdbvs	r4!, {r2, r5, r6}^
     8e8:	756f656d 	strbvc	r6, [pc, #-1389]!	; 383 <MV_CPU_LE+0x382>
     8ec:	72730074 	rsbsvc	r0, r3, #116	; 0x74
     8f0:	6f436d61 	svcvs	0x00436d61
     8f4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     8f8:	63727300 	cmnvs	r2, #0
     8fc:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
     900:	6172735f 	cmnvs	r2, pc, asr r3
     904:	6766636d 	strbvs	r6, [r6, -sp, ror #6]!
     908:	7300632e 	movwvc	r6, #814	; 0x32e
     90c:	726f7075 	rsbvc	r7, pc, #117	; 0x75
     910:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     914:	614c7361 	cmpvs	ip, r1, ror #6
     918:	636e6574 	cmnvs	lr, #486539264	; 0x1d000000
     91c:	00736569 	rsbseq	r6, r3, r9, ror #10
     920:	72666572 	rsbvc	r6, r6, #478150656	; 0x1c800000
     924:	49687365 	stmdbmi	r8!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^
     928:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     92c:	006c6176 	rsbeq	r6, ip, r6, ror r1
     930:	63456975 	movtvs	r6, #22901	; 0x5975
     934:	616e4563 	cmnvs	lr, r3, ror #10
     938:	63727300 	cmnvs	r2, #0
     93c:	7264642f 	rsbvc	r6, r4, #788529152	; 0x2f000000
     940:	70735f33 	rsbsvc	r5, r3, r3, lsr pc
     944:	00632e64 	rsbeq	r2, r3, r4, ror #28
     948:	466e696d 	strbtmi	r6, [lr], -sp, ror #18
     94c:	4172756f 	cmnmi	r2, pc, ror #10
     950:	76697463 	strbtvc	r7, [r9], -r3, ror #8
     954:	6e695765 	cdpvs	7, 6, cr5, cr9, cr5, {3}
     958:	616c6544 	cmnvs	ip, r4, asr #10
     95c:	64640079 	strbtvs	r0, [r4], #-121	; 0x79
     960:	70533372 	subsvc	r3, r3, r2, ror r3
     964:	6d755364 	ldclvs	3, cr5, [r5, #-400]!	; 0xfffffe70
     968:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     96c:	6d656d00 	stclvs	13, cr6, [r5]
     970:	5479726f 	ldrbtpl	r7, [r9], #-623	; 0x26f
     974:	00657079 	rsbeq	r7, r5, r9, ror r0
     978:	576e696d 	strbpl	r6, [lr, -sp, ror #18]!
     97c:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     980:	6f636552 	svcvs	0x00636552
     984:	79726576 	ldmdbvc	r2!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
     988:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     98c:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     990:	6c637943 	stclvs	9, cr7, [r3], #-268	; 0xfffffef4
     994:	6d695465 	stclvs	4, cr5, [r9, #-404]!	; 0xfffffe6c
     998:	756e0065 	strbvc	r0, [lr, #-101]!	; 0x65
     99c:	4d664f6d 	stclmi	15, cr4, [r6, #-436]!	; 0xfffffe4c
     9a0:	6c75646f 	ldclvs	4, cr6, [r5], #-444	; 0xfffffe44
     9a4:	6e615265 	cdpvs	2, 6, cr5, cr1, cr5, {3}
     9a8:	7300736b 	movwvc	r7, #875	; 0x36b
     9ac:	61566470 	cmpvs	r6, r0, ror r4
     9b0:	7073006c 	rsbsvc	r0, r3, ip, rrx
     9b4:	77615264 	strbvc	r5, [r1, -r4, ror #4]!
     9b8:	61746144 	cmnvs	r4, r4, asr #2
     9bc:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     9c0:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
     9c4:	6f546576 	svcvs	0x00546576
     9c8:	63657250 	cmnvs	r5, #5
     9cc:	67726168 	ldrbvs	r6, [r2, -r8, ror #2]!
     9d0:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
     9d4:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
     9d8:	006d754e 	rsbeq	r7, sp, lr, asr #10
     9dc:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
     9e0:	4d737365 	ldclmi	3, cr7, [r3, #-404]!	; 0xfffffe6c
     9e4:	6f727269 	svcvs	0x00727269
     9e8:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     9ec:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     9f0:	54736152 	ldrbtpl	r6, [r3], #-338	; 0x152
     9f4:	7361436f 	cmnvc	r1, #-1140850687	; 0xbc000001
     9f8:	616c6544 	cmnvs	ip, r4, asr #10
     9fc:	75610079 	strbvc	r0, [r1, #-121]!	; 0x79
     a00:	6d694469 	stclvs	4, cr4, [r9, #-420]!	; 0xfffffe5c
     a04:	6464416d 	strbtvs	r4, [r4], #-365	; 0x16d
     a08:	564d0072 			; <UNDEFINED> instruction: 0x564d0072
     a0c:	4d49445f 	stclmi	4, cr4, [r9, #-380]	; 0xfffffe84
     a10:	4e495f4d 	cdpmi	15, 4, cr5, cr9, cr13, {2}
     a14:	64004f46 	strvs	r4, [r0], #-3910	; 0xf46
     a18:	496d6d69 	stmdbmi	sp!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}^
     a1c:	006f666e 	rsbeq	r6, pc, lr, ror #12
     a20:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
     a24:	61566369 	cmpvs	r6, r9, ror #6
     a28:	756e006c 	strbvc	r0, [lr, #-108]!	; 0x6c
     a2c:	43664f6d 	cmnmi	r6, #436	; 0x1b4
     a30:	64416c6f 	strbvs	r6, [r1], #-3183	; 0xc6f
     a34:	75007264 	strvc	r7, [r0, #-612]	; 0x264
     a38:	52444469 	subpl	r4, r4, #1761607680	; 0x69000000
     a3c:	546b6c43 	strbtpl	r6, [fp], #-3139	; 0xc43
     a40:	00656d69 	rsbeq	r6, r5, r9, ror #26
     a44:	61746164 	cmnvs	r4, r4, ror #2
     a48:	74646957 	strbtvc	r6, [r4], #-2391	; 0x957
     a4c:	69640068 	stmdbvs	r4!, {r3, r5, r6}^
     a50:	61526d6d 	cmpvs	r2, sp, ror #26
     a54:	61436b6e 	cmpvs	r3, lr, ror #22
     a58:	69636170 	stmdbvs	r3!, {r4, r5, r6, r8, sp, lr}^
     a5c:	70007974 	andvc	r7, r0, r4, ror r9
     a60:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
     a64:	496d7553 	stmdbmi	sp!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
     a68:	006f666e 	rsbeq	r6, pc, lr, ror #12
     a6c:	44695570 	strbtmi	r5, [r9], #-1392	; 0x570
     a70:	69577264 	ldmdbvs	r7, {r2, r5, r6, r9, ip, sp, lr}^
     a74:	00687464 	rsbeq	r7, r8, r4, ror #8
     a78:	4f6d756e 	svcmi	0x006d756e
     a7c:	6e614266 	cdpvs	2, 6, cr4, cr1, cr6, {3}
     a80:	6e4f736b 	cdpvs	3, 4, cr7, cr15, cr11, {3}
     a84:	68636145 	stmdavs	r3!, {r0, r2, r6, r8, sp, lr}^
     a88:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
     a8c:	4d006563 	stcmi	5, cr6, [r0, #-396]	; 0xfffffe74
     a90:	545f4d45 	ldrbpl	r4, [pc], #-3397	; a98 <MV_CPU_LE+0xa97>
     a94:	5f455059 	svcpl	0x00455059
     a98:	31524444 	cmpcc	r2, r4, asr #8
     a9c:	4d454d00 	stclmi	13, cr4, [r5]
     aa0:	5059545f 	subspl	r5, r9, pc, asr r4
     aa4:	44445f45 	strbmi	r5, [r4], #-3909	; 0xf45
     aa8:	4d003252 	stcmi	2, cr3, [r0, #-328]	; 0xfffffeb8
     aac:	545f4d45 	ldrbpl	r4, [pc], #-3397	; ab4 <MV_CPU_LE+0xab3>
     ab0:	5f455059 	svcpl	0x00455059
     ab4:	33524444 	cmpcc	r2, #1140850688	; 0x44000000
     ab8:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     abc:	41776f52 	cmnmi	r7, r2, asr pc
     ac0:	76697463 	strbtvc	r7, [r9], -r3, ror #8
     ac4:	526f5465 	rsbpl	r5, pc, #1694498816	; 0x65000000
     ac8:	6341776f 	movtvs	r7, #5999	; 0x176f
     acc:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
     ad0:	52697500 	rsbpl	r7, r9, #0
     ad4:	69750043 	ldmdbvs	r5!, {r0, r1, r6}^
     ad8:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
     adc:	00726564 	rsbseq	r6, r2, r4, ror #10
     ae0:	6f727265 	svcvs	0x00727265
     ae4:	65684372 	strbvs	r4, [r8, #-882]!	; 0x372
     ae8:	79546b63 	ldmdbvc	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
     aec:	75006570 	strvc	r6, [r0, #-1392]	; 0x570
     af0:	61745369 	cmnvs	r4, r9, ror #6
     af4:	56636974 			; <UNDEFINED> instruction: 0x56636974
     af8:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
     afc:	4c574369 	mrrcmi	3, 6, r4, r7, cr9
     b00:	5f564d00 	svcpl	0x00564d00
     b04:	4f4d454d 	svcmi	0x004d454d
     b08:	545f5952 	ldrbpl	r5, [pc], #-2386	; b10 <MV_CPU_LE+0xb0f>
     b0c:	00455059 	subeq	r5, r5, r9, asr r0
     b10:	61726473 	cmnvs	r2, r3, ror r4
     b14:	6469576d 	strbtvs	r5, [r9], #-1901	; 0x76d
     b18:	64006874 	strvs	r6, [r0], #-2164	; 0x874
     b1c:	67337264 	ldrvs	r7, [r3, -r4, ror #4]!
     b20:	69447465 	stmdbvs	r4, {r0, r2, r5, r6, sl, ip, sp, lr}^
     b24:	754e6d6d 	strbvc	r6, [lr, #-3437]	; 0xd6d
     b28:	6d5f006d 	wldrhvs	wr0, [pc, #-109]
     b2c:	6d694476 	stclvs	4, cr4, [r9, #-472]!	; 0xfffffe28
     b30:	666e496d 	strbtvs	r4, [lr], -sp, ror #18
     b34:	6464006f 	strbtvs	r0, [r4], #-111	; 0x6f
     b38:	69443372 	stmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
     b3c:	6e754676 	mrcvs	6, 3, r4, cr5, cr6, {3}
     b40:	69750063 	ldmdbvs	r5!, {r0, r1, r5, r6}^
     b44:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     b48:	454d0065 	strbmi	r0, [sp, #-101]	; 0x65
     b4c:	59545f4d 	ldmdbpl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b50:	535f4550 	cmppl	pc, #335544320	; 0x14000000
     b54:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
     b58:	72646400 	rsbvc	r6, r4, #0
     b5c:	6e754433 	mrcvs	4, 3, r4, cr5, cr3, {1}
     b60:	65537469 	ldrbvs	r7, [r3, #-1129]	; 0x469
     b64:	00707574 	rsbseq	r7, r0, r4, ror r5
     b68:	6d6d6964 	stclvs	9, cr6, [sp, #-400]!	; 0xfffffe70
     b6c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
     b70:	6d696400 	stclvs	4, cr6, [r9]
     b74:	7474416d 	ldrbtvc	r4, [r4], #-365	; 0x16d
     b78:	75626972 	strbvc	r6, [r2, #-2418]!	; 0x972
     b7c:	00736574 	rsbseq	r6, r3, r4, ror r5
     b80:	4d766d5f 	ldclmi	13, cr6, [r6, #-380]!	; 0xfffffe84
     b84:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
     b88:	70795479 	rsbsvc	r5, r9, r9, ror r4
     b8c:	64640065 	strbtvs	r0, [r4], #-101	; 0x65
     b90:	70533372 	subsvc	r3, r3, r2, ror r3
     b94:	696e4964 	stmdbvs	lr!, {r2, r5, r6, r8, fp, lr}^
     b98:	69640074 	stmdbvs	r4!, {r2, r4, r5, r6}^
     b9c:	79546d6d 	ldmdbvc	r4, {r0, r2, r3, r5, r6, r8, sl, fp, sp, lr}^
     ba0:	6e496570 	mcrvs	5, 2, r6, cr9, cr0, {3}
     ba4:	6d006f66 	stcvs	15, cr6, [r0, #-408]	; 0xfffffe68
     ba8:	72576e69 	subsvc	r6, r7, #1680	; 0x690
     bac:	54657469 	strbtpl	r7, [r5], #-1129	; 0x469
     bb0:	6165526f 	cmnvs	r5, pc, ror #4
     bb4:	646d4364 	strbtvs	r4, [sp], #-868	; 0x364
     bb8:	616c6544 	cmnvs	ip, r4, asr #10
     bbc:	69750079 	ldmdbvs	r5!, {r0, r3, r4, r5, r6}^
     bc0:	00627553 	rsbeq	r7, r2, r3, asr r5
     bc4:	4f6d756e 	svcmi	0x006d756e
     bc8:	776f5266 	strbvc	r5, [pc, -r6, ror #4]!
     bcc:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     bd0:	69447000 	stmdbvs	r4, {ip, sp, lr}^
     bd4:	6e496d6d 	cdpvs	13, 4, cr6, cr9, cr13, {3}
     bd8:	75006f66 	strvc	r6, [r0, #-3942]	; 0xf66
     bdc:	6d694469 	stclvs	4, cr4, [r9, #-420]!	; 0xfffffe5c
     be0:	756f436d 	strbvc	r4, [pc, #-877]!	; 87b <MV_CPU_LE+0x87a>
     be4:	6d00746e 	stcvs	4, cr7, [r0, #-440]	; 0xfffffe48
     be8:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
     bec:	6f546461 	svcvs	0x00546461
     bf0:	63657250 	cmnvs	r5, #5
     bf4:	646d4368 	strbtvs	r4, [sp], #-872	; 0x368
     bf8:	616c6544 	cmnvs	ip, r4, asr #10
     bfc:	69750079 	ldmdbvs	r5!, {r0, r3, r4, r5, r6}^
     c00:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
     c04:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     c08:	72666552 	rsbvc	r6, r6, #343932928	; 0x14800000
     c0c:	52687365 	rsbpl	r7, r8, #-1811939327	; 0x94000001
     c10:	766f6365 	strbtvc	r6, [pc], -r5, ror #6
     c14:	00797265 	rsbseq	r7, r9, r5, ror #4
     c18:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     c1c:	4d746547 	ldclmi	5, cr6, [r4, #-284]!	; 0xfffffee4
     c20:	61566e69 	cmpvs	r6, r9, ror #28
     c24:	0065756c 	rsbeq	r7, r5, ip, ror #10
     c28:	6d6d6964 	stclvs	9, cr6, [sp, #-400]!	; 0xfffffe70
     c2c:	496d7553 	stmdbmi	sp!, {r0, r1, r4, r6, r8, sl, ip, sp, lr}^
     c30:	006f666e 	rsbeq	r6, pc, lr, ror #12
     c34:	70536975 	subsvc	r6, r3, r5, ror r9
     c38:	6c615664 	stclvs	6, cr5, [r1], #-400	; 0xfffffe70
     c3c:	6d756e00 	ldclvs	14, cr6, [r5]
     c40:	4f726562 	svcmi	0x00726562
     c44:	76654466 	strbtvc	r4, [r5], -r6, ror #8
     c48:	73656369 	cmnvc	r5, #-1543503871	; 0xa4000001
     c4c:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     c50:	50776f52 	rsbspl	r6, r7, r2, asr pc
     c54:	68636572 	stmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     c58:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
     c5c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     c60:	67657200 	strbvs	r7, [r5, -r0, lsl #4]!
     c64:	6d6d6944 	stclvs	9, cr6, [sp, #-272]!	; 0xfffffef0
     c68:	73004352 	movwvc	r4, #850	; 0x352
     c6c:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
     c70:	61706143 	cmnvs	r0, r3, asr #2
     c74:	79746963 	ldmdbvc	r4!, {r0, r1, r5, r6, r8, fp, sp, lr}^
     c78:	72646400 	rsbvc	r6, r4, #0
     c7c:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
     c80:	5678614d 	ldrbtpl	r6, [r8], -sp, asr #2
     c84:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
     c88:	6e696d00 	cdpvs	13, 6, cr6, cr9, cr0, {0}
     c8c:	4c736143 	wldrdmi	wr6, [r3], #-268	; 0xfffffef4
     c90:	69547461 	ldmdbvs	r4, {r0, r5, r6, sl, ip, sp, lr}^
     c94:	7500656d 	strvc	r6, [r0, #-1389]	; 0x56d
     c98:	6d695469 	stclvs	4, cr5, [r9, #-420]!	; 0xfffffe5c
     c9c:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     ca0:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
     ca4:	6b6c4348 	blvs	1b119cc <MV_CPU_LE+0x1b119cb>
     ca8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     cac:	72646400 	rsbvc	r6, r4, #0
     cb0:	6f745333 	svcvs	0x00745333
     cb4:	6d695470 	stclvs	4, cr5, [r9, #-448]!	; 0xfffffe40
     cb8:	75007265 	strvc	r7, [r0, #-613]	; 0x265
     cbc:	4d6c5269 	stclmi	2, cr5, [ip, #-420]!	; 0xfffffe5c
     cc0:	68506e69 	ldmdavs	r0, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
     cc4:	00657361 	rsbeq	r7, r5, r1, ror #6
     cc8:	75615f67 	strbvc	r5, [r1, #-3943]!	; 0xf67
     ccc:	504c5269 	subpl	r5, ip, r9, ror #4
     cd0:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
     cd4:	62006e72 	andvs	r6, r0, #1824	; 0x720
     cd8:	42726f58 	rsbsmi	r6, r2, #352	; 0x160
     cdc:	73617079 	cmnvc	r1, #121	; 0x79
     ce0:	69750073 	ldmdbvs	r5!, {r0, r1, r4, r5, r6}^
     ce4:	32445254 	subcc	r5, r4, #1073741829	; 0x40000005
     ce8:	67004452 	smlsdvs	r0, r2, r4, r4
     cec:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     cf0:	61504c57 	cmpvs	r0, r7, asr ip
     cf4:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     cf8:	6975006e 	ldmdbvs	r5!, {r1, r2, r3, r5, r6}^
     cfc:	4f6d754e 	svcmi	0x006d754e
     d00:	00534366 	subseq	r4, r3, r6, ror #6
     d04:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     d08:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     d0c:	6d695474 	stclvs	4, cr5, [r9, #-464]!	; 0xfffffe30
     d10:	75007265 	strvc	r7, [r0, #-613]	; 0x265
     d14:	646f4d69 	strbtvs	r4, [pc], #-3433	; d1c <MV_CPU_LE+0xd1b>
     d18:	5f670065 	svcpl	0x00670065
     d1c:	57697561 	strbpl	r7, [r9, -r1, ror #10]!
     d20:	766e494c 	strbtvc	r4, [lr], -ip, asr #18
     d24:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
     d28:	006e7265 	rsbeq	r7, lr, r5, ror #4
     d2c:	61724470 	cmnvs	r2, r0, ror r4
     d30:	666e496d 	strbtvs	r4, [lr], -sp, ror #18
     d34:	7273006f 	rsbsvc	r0, r3, #111	; 0x6f
     d38:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
     d3c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     d40:	642f6c61 	strtvs	r6, [pc], #-3169	; d48 <MV_CPU_LE+0xd47>
     d44:	5f337264 	svcpl	0x00337264
     d48:	745f7768 	ldrbvc	r7, [pc], #-1896	; d50 <MV_CPU_LE+0xd4f>
     d4c:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
     d50:	2e676e69 	cdpcs	14, 6, cr6, cr7, cr9, {3}
     d54:	69750063 	ldmdbvs	r5!, {r0, r1, r5, r6}^
     d58:	614d6c52 	cmpvs	sp, r2, asr ip
     d5c:	61685078 	smcvs	34056	; 0x8508
     d60:	5f006573 	svcpl	0x00006573
     d64:	7244766d 	subvc	r7, r4, #114294784	; 0x6d00000
     d68:	6e496d61 	cdpvs	13, 4, cr6, cr9, cr1, {3}
     d6c:	4d006f66 	stcmi	15, cr6, [r0, #-408]	; 0xfffffe68
     d70:	44495f56 	strbmi	r5, [r9], #-3926	; 0xf56
     d74:	6200454c 	andvs	r4, r0, #318767104	; 0x13000000
     d78:	44676552 	strbtmi	r6, [r7], #-1362	; 0x552
     d7c:	536d6d69 	cmnpl	sp, #6720	; 0x1a40
     d80:	5770696b 	ldrbpl	r6, [r0, -fp, ror #18]!
     d84:	5462004c 	strbtpl	r0, [r2], #-76	; 0x4c
     d88:	52706d65 	rsbspl	r6, r0, #6464	; 0x1940
     d8c:	6f697461 	svcvs	0x00697461
     d90:	50697500 	rsbpl	r7, r9, r0, lsl #10
     d94:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
     d98:	5f564d00 	svcpl	0x00564d00
     d9c:	62003233 	andvs	r3, r0, #805306371	; 0x30000003
     da0:	746c754d 	strbtvc	r7, [ip], #-1357	; 0x54d
     da4:	4d734369 	ldclmi	3, cr4, [r3, #-420]!	; 0xfffffe5c
     da8:	75535352 	ldrbvc	r5, [r3, #-850]	; 0x352
     dac:	726f7070 	rsbvc	r7, pc, #112	; 0x70
     db0:	682f0074 	stmdavs	pc!, {r2, r4, r5, r6}	; <UNPREDICTABLE>
     db4:	2f656d6f 	svccs	0x00656d6f
     db8:	6164616e 	cmnvs	r4, lr, ror #2
     dbc:	614d2f76 	hvcvs	54006	; 0xd2f6
     dc0:	6c657672 	stclvs	6, cr7, [r5], #-456	; 0xfffffe38
     dc4:	72412f6c 	subvc	r2, r1, #432	; 0x1b0
     dc8:	6164616d 	cmnvs	r4, sp, ror #2
     dcc:	2f303733 	svccs	0x00303733
     dd0:	6f6f4255 	svcvs	0x006f4255
     dd4:	2d752f74 	ldclcs	15, cr2, [r5, #-464]!	; 0xfffffe30
     dd8:	746f6f62 	strbtvc	r6, [pc], #-3938	; de0 <MV_CPU_LE+0xddf>
     ddc:	312e312d 	teqcc	lr, sp, lsr #2
     de0:	742f332e 	strtvc	r3, [pc], #-814	; de8 <MV_CPU_LE+0xde7>
     de4:	736c6f6f 	cmnvc	ip, #444	; 0x1bc
     de8:	6e69622f 	cdpvs	2, 6, cr6, cr9, cr15, {1}
     dec:	7264685f 	rsbvc	r6, r4, #6225920	; 0x5f0000
     df0:	6d72615f 	wldrdvs	wr6, [r2, #-380]!	; 0xfffffe84
     df4:	5f616461 	svcpl	0x00616461
     df8:	00303733 	eorseq	r3, r0, r3, lsr r7
     dfc:	33726464 	cmncc	r2, #1677721600	; 0x64000000
     e00:	64616f4c 	strbtvs	r6, [r1], #-3916	; 0xf4c
     e04:	61505748 	cmpvs	r0, r8, asr #14
     e08:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     e0c:	7500736e 	strvc	r7, [r0, #-878]	; 0x36e
     e10:	4d543269 	ldclmi	2, cr3, [r4, #-420]	; 0xfffffe5c
     e14:	0065646f 	rsbeq	r6, r5, pc, ror #8
     e18:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
     e1c:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
     e20:	71657246 	cmnvc	r5, r6, asr #4
     e24:	72646400 	rsbvc	r6, r4, #0
     e28:	61655233 	cmnvs	r5, r3, lsr r2
     e2c:	70755064 	rsbsvc	r5, r5, r4, rrx
     e30:	00676552 	rsbeq	r6, r7, r2, asr r5
     e34:	64526975 	ldrbvs	r6, [r2], #-2421	; 0x975
     e38:	44796452 	ldrbtmi	r6, [r9], #-1106	; 0x452
     e3c:	7500796c 	strvc	r7, [r0, #-2412]	; 0x96c
     e40:	72694669 	rsbvc	r4, r9, #110100480	; 0x6900000
     e44:	6f4c7473 	svcvs	0x004c7473
     e48:	6c46706f 	wstrhvs	wr7, [r6], #-111
     e4c:	67006761 	strvs	r6, [r0, -r1, ror #14]
     e50:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     e54:	50736250 	rsbspl	r6, r3, r0, asr r2
     e58:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
     e5c:	62006e72 	andvs	r6, r0, #1824	; 0x720
     e60:	316f7432 	cmncc	pc, r2, lsr r4	; <UNPREDICTABLE>
     e64:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     e68:	7264006f 	rsbvc	r0, r4, #111	; 0x6f
     e6c:	6e496d61 	cdpvs	13, 4, cr6, cr9, cr1, {3}
     e70:	75006f66 	strvc	r6, [r0, #-3942]	; 0xf66
     e74:	53645269 	cmnpl	r4, #-1879048186	; 0x90000006
     e78:	446c706d 	strbtmi	r7, [ip], #-109	; 0x6d
     e7c:	6100796c 	tstvs	r0, ip, ror #18
     e80:	6c576975 	mrrcvs	9, 7, r6, r7, cr5
     e84:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     e88:	64007365 	strvs	r7, [r0], #-869	; 0x365
     e8c:	53337264 	teqpl	r3, #1073741830	; 0x40000006
     e90:	65507465 	ldrbvs	r7, [r0, #-1125]	; 0x465
     e94:	726f6672 	rsbvc	r6, pc, #119537664	; 0x7200000
     e98:	636e616d 	cmnvs	lr, #1073741851	; 0x4000001b
     e9c:	72615065 	rsbvc	r5, r1, #101	; 0x65
     ea0:	00736d61 	rsbseq	r6, r3, r1, ror #26
     ea4:	505f564d 	subspl	r5, pc, sp, asr #12
     ea8:	45535541 	ldrbmi	r5, [r3, #-1345]	; 0x541
     eac:	69750044 	ldmdbvs	r5!, {r2, r6}^
     eb0:	694d6c57 	stmdbvs	sp, {r0, r1, r2, r4, r6, sl, fp, sp, lr}^
     eb4:	6168506e 	cmnvs	r8, lr, rrx
     eb8:	5f006573 	svcpl	0x00006573
     ebc:	7453766d 	ldrbvc	r7, [r3], #-1645	; 0x66d
     ec0:	00657461 	rsbeq	r7, r5, r1, ror #8
     ec4:	344c5262 	strbcc	r5, [ip], #-610	; 0x262
     ec8:	75423030 	strbvc	r3, [r2, #-48]	; 0x30
     ecc:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
     ed0:	4f6d754e 	svcmi	0x006d754e
     ed4:	64745366 	ldrbtvs	r5, [r4], #-870	; 0x366
     ed8:	73707550 	cmnvc	r0, #335544320	; 0x14000000
     edc:	5f564d00 	svcpl	0x00564d00
     ee0:	45444e55 	strbmi	r4, [r4, #-3669]	; 0xe55
     ee4:	454e4946 	strbmi	r4, [lr, #-2374]	; 0x946
     ee8:	54535f44 	ldrbpl	r5, [r3], #-3908	; 0xf44
     eec:	00455441 	subeq	r5, r5, r1, asr #8
     ef0:	52546975 	subspl	r6, r4, #1916928	; 0x1d4000
     ef4:	52573244 	subspl	r3, r7, #1073741828	; 0x40000004
     ef8:	3252575f 	subscc	r5, r2, #24903680	; 0x17c0000
     efc:	64004452 	strvs	r4, [r0], #-1106	; 0x452
     f00:	50337264 	eorspl	r7, r3, r4, ror #4
     f04:	746e6972 	strbtvc	r6, [lr], #-2418	; 0x972
     f08:	73726556 	cmnvc	r2, #360710144	; 0x15800000
     f0c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f10:	415f564d 	cmpmi	pc, sp, asr #12
     f14:	56495443 	strbpl	r5, [r9], -r3, asr #8
     f18:	64640045 	strbtvs	r0, [r4], #-69	; 0x45
     f1c:	72573372 	subsvc	r3, r7, #-939524095	; 0xc8000001
     f20:	50657469 	rsbpl	r7, r5, r9, ror #8
     f24:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
     f28:	69750067 	ldmdbvs	r5!, {r0, r1, r2, r5, r6}^
     f2c:	614d6c57 	cmpvs	sp, r7, asr ip
     f30:	61685078 	smcvs	34056	; 0x8508
     f34:	61006573 	tstvs	r0, r3, ror r5
     f38:	6c526975 	mrrcvs	9, 7, r6, r2, cr5
     f3c:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
     f40:	67007365 	strvs	r7, [r0, -r5, ror #6]
     f44:	6975615f 	ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^
     f48:	6c6c694b 	stclvs	9, cr6, [ip], #-300	; 0xfffffed4
     f4c:	61507265 	cmpvs	r0, r5, ror #4
     f50:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     f54:	5f67006e 	svcpl	0x0067006e
     f58:	53697561 	cmnpl	r9, #406847488	; 0x18400000
     f5c:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
     f60:	61506c61 	cmpvs	r0, r1, ror #24
     f64:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
     f68:	6975006e 	ldmdbvs	r5!, {r1, r2, r3, r5, r6}^
     f6c:	4f6d754e 	svcmi	0x006d754e
     f70:	746f5466 	strbtvc	r5, [pc], #-1126	; f78 <MV_CPU_LE+0xf77>
     f74:	75506c61 	ldrbvc	r6, [r0, #-3169]	; 0xc61
     f78:	62007370 	andvs	r7, r0, #-1073741823	; 0xc0000001
     f7c:	44676552 	strbtmi	r6, [r7], #-1362	; 0x552
     f80:	006d6d69 	rsbeq	r6, sp, r9, ror #26
     f84:	57546975 			; <UNDEFINED> instruction: 0x57546975
     f88:	52573252 	subspl	r3, r7, #536870917	; 0x20000005
     f8c:	72646400 	rsbvc	r6, r4, #0
     f90:	69725033 	ldmdbvs	r2!, {r0, r1, r4, r5, ip, lr}^
     f94:	6850746e 	ldmdavs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
     f98:	6c615679 	stclvs	6, cr5, [r1], #-484	; 0xfffffe1c
     f9c:	00736575 	rsbseq	r6, r3, r5, ror r5
     fa0:	445f564d 	ldrbmi	r5, [pc], #-1613	; fa8 <MV_CPU_LE+0xfa7>
     fa4:	5f4d4152 	svcpl	0x004d4152
     fa8:	4f464e49 	svcmi	0x00464e49
     fac:	72646400 	rsbvc	r6, r4, #0
     fb0:	54774833 	ldrbtpl	r4, [r7], #-2099	; 0x833
     fb4:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
     fb8:	00676e69 	rsbeq	r6, r7, r9, ror #28
     fbc:	706d6574 	rsbvc	r6, sp, r4, ror r5
     fc0:	65740031 	ldrbvs	r0, [r4, #-49]!	; 0x31
     fc4:	0032706d 	eorseq	r7, r2, sp, rrx
     fc8:	61546975 	cmpvs	r4, r5, ror r9
     fcc:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
     fd0:	71657246 	cmnvc	r5, r6, asr #4
     fd4:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
     fd8:	44750079 	ldrbtmi	r0, [r5], #-121	; 0x79
     fdc:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     fe0:	72646400 	rsbvc	r6, r4, #0
     fe4:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
     fe8:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
     fec:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
     ff0:	7748676e 	strbvc	r6, [r8, -lr, ror #14]
     ff4:	44676552 	strbtmi	r6, [r7], #-1362	; 0x552
     ff8:	004d4d49 	subeq	r4, sp, r9, asr #26
     ffc:	62654462 	rsbvs	r4, r5, #1644167168	; 0x62000000
    1000:	6f4d6775 	svcvs	0x004d6775
    1004:	75006564 	strvc	r6, [r0, #-1380]	; 0x564
    1008:	78614d69 	stmdavc	r1!, {r0, r3, r5, r6, r8, sl, fp, lr}^
    100c:	616c6544 	cmnvs	ip, r4, asr #10
    1010:	41620079 	smcmi	8201	; 0x2009
    1014:	6f4c6c6c 	svcvs	0x004c6c6c
    1018:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    101c:	6f436200 	svcvs	0x00436200
    1020:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1024:	506e4972 	rsbpl	r4, lr, r2, ror r9
    1028:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    102c:	73007373 	movwvc	r7, #883	; 0x373
    1030:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    1034:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1038:	2f6c616e 	svccs	0x006c616e
    103c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1040:	6165725f 	cmnvs	r5, pc, asr r2
    1044:	656c5f64 	strbvs	r5, [ip, #-3940]!	; 0xf64
    1048:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    104c:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
    1050:	52697500 	rsbpl	r7, r9, #0
    1054:	6d615364 	stclvs	3, cr5, [r1, #-400]!	; 0xfffffe70
    1058:	44656c70 	strbtmi	r6, [r5], #-3184	; 0xc70
    105c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1060:	4d697500 	stclmi	5, cr7, [r9]
    1064:	75507861 	ldrbvc	r7, [r0, #-2145]	; 0x861
    1068:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    106c:	72646400 	rsbvc	r6, r4, #0
    1070:	61655233 	cmnvs	r5, r3, lsr r2
    1074:	76654c64 	strbtvc	r4, [r5], -r4, ror #24
    1078:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    107c:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
    1080:	43656c67 	cmnmi	r5, #26368	; 0x6700
    1084:	4d6c5273 	stclmi	2, cr5, [ip, #-460]!	; 0xfffffe34
    1088:	0065646f 	rsbeq	r6, r5, pc, ror #8
    108c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1090:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1094:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    1098:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
    109c:	64007748 	strvs	r7, [r0], #-1864	; 0x748
    10a0:	52337264 	eorspl	r7, r3, #1073741830	; 0x40000006
    10a4:	4c646165 	wstrdmi	wr6, [r4], #-404	; 0xfffffe6c
    10a8:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    10ac:	53676e69 	cmnpl	r7, #1680	; 0x690
    10b0:	69750077 	ldmdbvs	r5!, {r0, r1, r2, r4, r5, r6}^
    10b4:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
    10b8:	614d7461 	cmpvs	sp, r1, ror #8
    10bc:	756f4378 	strbvc	r4, [pc, #-888]!	; d4c <MV_CPU_LE+0xd4b>
    10c0:	7500746e 	strvc	r7, [r0, #-1134]	; 0x46e
    10c4:	72645369 	rsbvc	r5, r4, #-1543503871	; 0xa4000001
    10c8:	664f6d61 	strbvs	r6, [pc], -r1, ror #26
    10cc:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
    10d0:	50697500 	rsbpl	r7, r9, r0, lsl #10
    10d4:	754e7075 	strbvc	r7, [lr, #-117]	; 0x75
    10d8:	4662006d 	strbtmi	r0, [r2], -sp, rrx
    10dc:	74737269 	ldrbtvc	r7, [r3], #-617	; 0x269
    10e0:	6574634f 	ldrbvs	r6, [r4, #-847]!	; 0x34f
    10e4:	636f4c74 	cmnvs	pc, #29696	; 0x7400
    10e8:	0064656b 	rsbeq	r6, r4, fp, ror #10
    10ec:	6f4c6975 	svcvs	0x004c6975
    10f0:	64656b63 	strbtvs	r6, [r5], #-2915	; 0xb63
    10f4:	73707550 	cmnvc	r0, #335544320	; 0x14000000
    10f8:	69466200 	stmdbvs	r6, {r9, sp, lr}^
    10fc:	446c616e 	strbtmi	r6, [ip], #-366	; 0x16e
    1100:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    1104:	4c697500 	stclmi	5, cr7, [r9]
    1108:	656b636f 	strbvs	r6, [fp, #-879]!	; 0x36f
    110c:	6d755364 	ldclvs	3, cr5, [r5, #-400]!	; 0xfffffe70
    1110:	50697500 	rsbpl	r7, r9, r0, lsl #10
    1114:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
    1118:	006e694d 	rsbeq	r6, lr, sp, asr #18
    111c:	69466975 	stmdbvs	r6, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1120:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
    1124:	75006d75 	strvc	r6, [r0, #-3445]	; 0xd75
    1128:	6d755369 	ldclvs	3, cr5, [r5, #-420]!	; 0xfffffe5c
    112c:	41697500 	cmnmi	r9, r0, lsl #10
    1130:	75006464 	strvc	r6, [r0, #-1124]	; 0x464
    1134:	6c6e5569 	stclvs	5, cr5, [lr], #-420	; 0xfffffe5c
    1138:	506b636f 	rsbpl	r6, fp, pc, ror #6
    113c:	61007075 	tstvs	r0, r5, ror r0
    1140:	64536975 	ldrbvs	r6, [r3], #-2421	; 0x975
    1144:	446d6172 	strbtmi	r6, [sp], #-370	; 0x172
    1148:	00617461 	rsbeq	r7, r1, r1, ror #8
    114c:	69725762 	ldmdbvs	r2!, {r1, r5, r6, r8, r9, sl, ip, lr}^
    1150:	64006574 	strvs	r6, [r0], #-1396	; 0x574
    1154:	46337264 	ldrtmi	r7, [r3], -r4, ror #4
    1158:	6873756c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    115c:	694c314c 	stmdbvs	ip, {r2, r3, r6, r8, ip, sp}^
    1160:	7000656e 	andvc	r6, r0, lr, ror #10
    1164:	63736544 	cmnvs	r3, #285212672	; 0x11000000
    1168:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    116c:	4d00726f 	stcmi	2, cr7, [r0, #-444]	; 0xfffffe44
    1170:	4c555f56 	mrrcmi	15, 5, r5, r5, cr6	; <UNPREDICTABLE>
    1174:	00474e4f 	subeq	r4, r7, pc, asr #28
    1178:	41637273 	smcmi	14115	; 0x3723
    117c:	00306464 	eorseq	r6, r0, r4, ror #8
    1180:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    1184:	73007375 	movwvc	r7, #885	; 0x375
    1188:	64416372 	strbvs	r6, [r1], #-882	; 0x372
    118c:	6e003164 	wmaxubvs	wr3, wr0, wr4
    1190:	44747865 	ldrbtmi	r7, [r4], #-2149	; 0x865
    1194:	50637365 	rsbpl	r7, r3, r5, ror #6
    1198:	62007274 	andvs	r7, r0, #1073741831	; 0x40000007
    119c:	63657053 	cmnvs	r5, #83	; 0x53
    11a0:	436c6169 	cmnmi	ip, #1073741850	; 0x4000001a
    11a4:	61706d6f 	cmnvs	r0, pc, ror #26
    11a8:	63006572 	movwvs	r6, #1394	; 0x572
    11ac:	32336372 	eorscc	r6, r3, #-939524095	; 0xc8000001
    11b0:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
    11b4:	6400746c 	strvs	r7, [r0], #-1132	; 0x46c
    11b8:	41747365 	cmnmi	r4, r5, ror #6
    11bc:	73006464 	movwvc	r6, #1124	; 0x464
    11c0:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    11c4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    11c8:	2f6c616e 	svccs	0x006c616e
    11cc:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    11d0:	7264735f 	rsbvc	r7, r4, #2080374785	; 0x7c000001
    11d4:	632e6d61 	teqvs	lr, #6208	; 0x1840
    11d8:	72695600 	rsbvc	r5, r9, #0
    11dc:	64640074 	strbtvs	r0, [r4], #-116	; 0x74
    11e0:	72443372 	subvc	r3, r4, #-939524095	; 0xc8000001
    11e4:	72536d61 	subsvc	r6, r3, #6208	; 0x1840
    11e8:	75426d61 	strbvc	r6, [r2, #-3425]	; 0xd61
    11ec:	00747372 	rsbseq	r7, r4, r2, ror r3
    11f0:	50697561 	rsbpl	r7, r9, r1, ror #10
    11f4:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    11f8:	4d006e72 	stcmi	14, cr6, [r0, #-456]	; 0xfffffe38
    11fc:	4d445f56 	stclmi	15, cr5, [r4, #-344]	; 0xfffffea8
    1200:	75610041 	strbvc	r0, [r1, #-65]!	; 0x41
    1204:	73614d69 	cmnvc	r1, #6720	; 0x1a40
    1208:	7461506b 	strbtvc	r5, [r1], #-107	; 0x6b
    120c:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1210:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    1214:	44637243 	strbtmi	r7, [r3], #-579	; 0x243
    1218:	6544616d 	strbvs	r6, [r4, #-365]	; 0x16d
    121c:	62006373 	andvs	r6, r0, #-872415231	; 0xcc000001
    1220:	6b73614d 	blvs	1cd975c <MV_CPU_LE+0x1cd975b>
    1224:	726f7800 	rsbvc	r7, pc, #0
    1228:	6168635f 	cmnvs	r8, pc, asr r3
    122c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1230:	7500745f 	strvc	r7, [r0, #-1119]	; 0x45f
    1234:	74615069 	strbtvc	r5, [r1], #-105	; 0x69
    1238:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    123c:	006e654c 	rsbeq	r6, lr, ip, asr #10
    1240:	435f564d 	cmpmi	pc, #80740352	; 0x4d00000
    1244:	445f4352 	ldrbmi	r4, [pc], #-850	; 124c <MV_CPU_LE+0x124b>
    1248:	445f414d 	ldrbmi	r4, [pc], #-333	; 1250 <MV_CPU_LE+0x124f>
    124c:	00435345 	subeq	r5, r3, r5, asr #6
    1250:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1254:	61726453 	cmnvs	r2, r3, asr r4
    1258:	7269446d 	rsbvc	r4, r9, #1828716544	; 0x6d000000
    125c:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    1260:	61706d6f 	cmnvs	r0, pc, ror #26
    1264:	64006572 	strvs	r6, [r0], #-1394	; 0x572
    1268:	50637365 	rsbpl	r7, r3, r5, ror #6
    126c:	64417968 	strbvs	r7, [r1], #-2408	; 0x968
    1270:	5f007264 	svcpl	0x00007264
    1274:	6f58766d 	svcvs	0x0058766d
    1278:	70795472 	rsbsvc	r5, r9, r2, ror r4
    127c:	69750065 	ldmdbvs	r5!, {r0, r2, r5, r6}^
    1280:	31726156 	cmncc	r2, r6, asr r1
    1284:	56697500 	strbtpl	r7, [r9], -r0, lsl #10
    1288:	00327261 	eorseq	r7, r2, r1, ror #4
    128c:	75506975 	ldrbvc	r6, [r0, #-2421]	; 0x975
    1290:	6f724770 	svcvs	0x00724770
    1294:	00737075 	rsbseq	r7, r3, r5, ror r0
    1298:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0x962
    129c:	00746e43 	rsbseq	r6, r4, r3, asr #28
    12a0:	435f564d 	cmpmi	pc, #80740352	; 0x4d00000
    12a4:	32334352 	eorscc	r4, r3, #1207959553	; 0x48000001
    12a8:	74796200 	ldrbtvc	r6, [r9], #-512	; 0x200
    12ac:	756f4365 	strbvc	r4, [pc, #-869]!	; f4f <MV_CPU_LE+0xf4e>
    12b0:	6300746e 	movwvs	r7, #1134	; 0x46e
    12b4:	6e6e6168 	wmaxshvs	wr6, wr14, wr8
    12b8:	64006c65 	strvs	r6, [r0], #-3173	; 0xc65
    12bc:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    12c0:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    12c4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    12c8:	00657261 	rsbeq	r7, r5, r1, ror #4
    12cc:	53697561 	cmnpl	r9, #406847488	; 0x18400000
    12d0:	6d617264 	stclvs	2, cr7, [r1, #-400]!	; 0xfffffe70
    12d4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    12d8:	61686300 	cmnvs	r8, r0, lsl #6
    12dc:	7570006e 	ldrbvc	r0, [r0, #-110]!	; 0x6e
    12e0:	77654e69 	strbvc	r4, [r5, -r9, ror #28]!
    12e4:	6b636f4c 	blvs	18dd01c <MV_CPU_LE+0x18dd01b>
    12e8:	75506465 	ldrbvc	r6, [r0, #-1125]	; 0x465
    12ec:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
    12f0:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    12f4:	4c697500 	stclmi	5, cr7, [r9]
    12f8:	00656e69 	rsbeq	r6, r5, r9, ror #28
    12fc:	63736564 	cmnvs	r3, #419430400	; 0x19000000
    1300:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
    1304:	00646e61 	rsbeq	r6, r4, r1, ror #28
    1308:	5f726f78 	svcpl	0x00726f78
    130c:	74696177 	strbtvc	r6, [r9], #-375	; 0x177
    1310:	655f6e6f 	ldrbvs	r6, [pc, #-3695]	; 4a9 <MV_CPU_LE+0x4a8>
    1314:	4d00676e 	stcmi	7, cr6, [r0, #-440]	; 0xfffffe48
    1318:	4f585f56 	svcmi	0x00585f56
    131c:	65720052 	ldrbvs	r0, [r2, #-82]!	; 0x52
    1320:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
    1324:	72646400 	rsbvc	r6, r4, #0
    1328:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
    132c:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
    1330:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1334:	7753676e 	ldrbvc	r6, [r3, -lr, ror #14]
    1338:	72646400 	rsbvc	r6, r4, #0
    133c:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
    1340:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
    1344:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    1348:	7748676e 	strbvc	r6, [r8, -lr, ror #14]
    134c:	72646400 	rsbvc	r6, r4, #0
    1350:	69725733 	ldmdbvs	r2!, {r0, r1, r4, r5, r8, r9, sl, ip, lr}^
    1354:	69486574 	stmdbvs	r8, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1358:	71657246 	cmnvc	r5, r6, asr #4
    135c:	00707553 	rsbseq	r7, r0, r3, asr r5
    1360:	52697561 	rsbpl	r7, r9, #406847488	; 0x18400000
    1364:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    1368:	70007374 	andvc	r7, r0, r4, ror r3
    136c:	65736168 	ldrbvs	r6, [r3, #-360]!	; 0x168
    1370:	0078614d 	rsbseq	r6, r8, sp, asr #2
    1374:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1378:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    137c:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
    1380:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
    1384:	6e695367 	cdpvs	3, 6, cr5, cr9, cr7, {3}
    1388:	43656c67 	cmnmi	r5, #26368	; 0x6700
    138c:	72730073 	rsbsvc	r0, r3, #115	; 0x73
    1390:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    1394:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1398:	642f6c61 	strtvs	r6, [pc], #-3169	; 13a0 <MV_CPU_LE+0x139f>
    139c:	5f337264 	svcpl	0x00337264
    13a0:	74697277 	strbtvc	r7, [r9], #-631	; 0x277
    13a4:	656c5f65 	strbvs	r5, [ip, #-3941]!	; 0xf65
    13a8:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    13ac:	632e676e 	teqvs	lr, #28835840	; 0x1b80000
    13b0:	43697500 	cmnmi	r9, #0
    13b4:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    13b8:	70446200 	subvc	r6, r4, r0, lsl #4
    13bc:	6c466564 	mcrrvs	5, 6, r6, r6, cr4
    13c0:	74006761 	strvc	r6, [r0], #-1889	; 0x761
    13c4:	436b6c43 	cmnmi	fp, #17152	; 0x4300
    13c8:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    13cc:	43740073 	cmnmi	r4, #115	; 0x73
    13d0:	69546b6c 	ldmdbvs	r4, {r2, r3, r5, r6, r8, r9, fp, sp, lr}^
    13d4:	00736b63 	rsbseq	r6, r3, r3, ror #22
    13d8:	535f564d 	cmppl	pc, #80740352	; 0x4d00000
    13dc:	54524154 	ldrbpl	r4, [r2], #-340	; 0x154
    13e0:	766d5f00 	strbtvc	r5, [sp], -r0, lsl #30
    13e4:	45726f58 	ldrbmi	r6, [r2, #-3928]!	; 0xf58
    13e8:	75006363 	strvc	r6, [r0, #-867]	; 0x363
    13ec:	73614269 	cmnvc	r1, #-1879048186	; 0x90000006
    13f0:	65730065 	ldrbvs	r0, [r3, #-101]!	; 0x65
    13f4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    13f8:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    13fc:	646c6f00 	strbtvs	r6, [ip], #-3840	; 0xf00
    1400:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1404:	74730065 	ldrbtvc	r0, [r3], #-101	; 0x65
    1408:	50747261 	rsbspl	r7, r4, r1, ror #4
    140c:	69007274 	stmdbvs	r0, {r2, r4, r5, r6, r9, ip, sp, lr}
    1410:	5674696e 	ldrbtpl	r6, [r4], -lr, ror #18
    1414:	6f4c6c61 	svcvs	0x004c6c61
    1418:	69770077 	ldmdbvs	r7!, {r0, r1, r2, r4, r5, r6}^
    141c:	6d754e6e 	ldclvs	14, cr4, [r5, #-440]!	; 0xfffffe48
    1420:	61747300 	cmnvs	r4, r0, lsl #6
    1424:	75006574 	strvc	r6, [r0, #-1396]	; 0x574
    1428:	726f5869 	rsbvc	r5, pc, #6881280	; 0x690000
    142c:	73676552 	cmnvc	r7, #343932928	; 0x14800000
    1430:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
    1434:	6b636142 	blvs	18d9944 <MV_CPU_LE+0x18d9943>
    1438:	69007075 	stmdbvs	r0, {r0, r2, r4, r5, r6, ip, sp, lr}
    143c:	5674696e 	ldrbtpl	r6, [r4], -lr, ror #18
    1440:	69486c61 	stmdbvs	r8, {r0, r5, r6, sl, fp, sp, lr}^
    1444:	65006867 	strvs	r6, [r0, #-2151]	; 0x867
    1448:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
    144c:	766d0065 	strbtvc	r0, [sp], -r5, rrx
    1450:	43726f58 	cmnmi	r2, #352	; 0x160
    1454:	536c7274 	cmnpl	ip, #1073741831	; 0x40000007
    1458:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
    145c:	73795376 	cmnvc	r9, #-671088639	; 0xd8000001
    1460:	49726f58 	ldmdbmi	r2!, {r3, r4, r6, r8, r9, sl, fp, sp, lr}^
    1464:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1468:	535f564d 	cmppl	pc, #80740352	; 0x4d00000
    146c:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
    1470:	58697500 	stmdapl	r9!, {r8, sl, ip, sp, lr}^
    1474:	6552726f 	ldrbvs	r7, [r2, #-623]	; 0x26f
    1478:	614d7367 	cmpvs	sp, r7, ror #6
    147c:	61426b73 	hvcvs	9907	; 0x26b3
    1480:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1484:	5f564d00 	svcpl	0x00564d00
    1488:	54534552 	ldrbpl	r4, [r3], #-1362	; 0x552
    148c:	00545241 	subseq	r5, r4, r1, asr #4
    1490:	585f564d 	ldmdapl	pc, {r0, r2, r3, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
    1494:	4f5f524f 	svcmi	0x005f524f
    1498:	52524556 	subspl	r4, r2, #360710144	; 0x15800000
    149c:	5f454449 	svcpl	0x00454449
    14a0:	47524154 			; <UNDEFINED> instruction: 0x47524154
    14a4:	74005445 	strvc	r5, [r0], #-1093	; 0x445
    14a8:	006b6c43 	rsbeq	r6, fp, r3, asr #24
    14ac:	54726f78 	ldrbtpl	r6, [r2], #-3960	; 0xf78
    14b0:	00657079 	rsbeq	r7, r5, r9, ror r0
    14b4:	6f58766d 	svcvs	0x0058766d
    14b8:	61725472 	cmnvs	r2, r2, ror r4
    14bc:	6566736e 	strbvs	r7, [r6, #-878]!	; 0x36e
    14c0:	61740072 	cmnvs	r4, r2, ror r0
    14c4:	74656772 	strbtvc	r6, [r5], #-1906	; 0x772
    14c8:	524f5800 	subpl	r5, pc, #0
    14cc:	58454e5f 	stmdapl	r5, {r0, r1, r2, r3, r4, r6, r9, sl, fp, lr}^
    14d0:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    14d4:	6d004353 	stcvs	3, cr4, [r0, #-332]	; 0xfffffeb4
    14d8:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    14dc:	43636345 	cmnmi	r3, #335544321	; 0x14000001
    14e0:	6e61656c 	cdpvs	5, 6, cr6, cr1, cr12, {3}
    14e4:	58697500 	stmdapl	r9!, {r8, sl, ip, sp, lr}^
    14e8:	6552726f 	ldrbvs	r7, [r2, #-623]	; 0x26f
    14ec:	61427367 	cmpvs	r2, r7, ror #6
    14f0:	61426573 	hvcvs	9811	; 0x2653
    14f4:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    14f8:	524f5800 	subpl	r5, pc, #0
    14fc:	5453445f 	ldrbpl	r4, [r3], #-1119	; 0x45f
    1500:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    1504:	564d0052 			; <UNDEFINED> instruction: 0x564d0052
    1508:	4f54535f 	svcmi	0x0054535f
    150c:	6f780050 	svcvs	0x00780050
    1510:	61684372 	smcvs	33842	; 0x8432
    1514:	74506e69 	ldrbvc	r6, [r0], #-3689	; 0xe69
    1518:	58700072 	ldmdapl	r0!, {r1, r4, r5, r6}^
    151c:	6345726f 	movtvs	r7, #21103	; 0x526f
    1520:	6e6f4363 	cdpvs	3, 6, cr4, cr15, cr3, {3}
    1524:	00676966 	rsbeq	r6, r7, r6, ror #18
    1528:	43726f78 	cmnmi	r2, #480	; 0x1e0
    152c:	4e6e6168 	wmaxshmi	wr6, wr14, wr8
    1530:	78006d75 	stmdavc	r0, {r0, r2, r4, r5, r6, r8, sl, fp, sp, lr}
    1534:	7443726f 	strbvc	r7, [r3], #-623	; 0x26f
    1538:	6d006c72 	stcvs	12, cr6, [r0, #-456]	; 0xfffffe38
    153c:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1540:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
    1544:	65646972 	strbvs	r6, [r4, #-2418]!	; 0x972
    1548:	00746553 	rsbseq	r6, r4, r3, asr r5
    154c:	43766d5f 	cmnmi	r6, #6080	; 0x17c0
    1550:	616d6d6f 	cmnvs	sp, pc, ror #26
    1554:	6d00646e 	stcvs	4, cr6, [r0, #-440]	; 0xfffffe48
    1558:	73795376 	cmnvc	r9, #-671088639	; 0xd8000001
    155c:	46726f58 	uhsaxmi	r6, r2, r8
    1560:	73696e69 	cmnvc	r9, #1680	; 0x690
    1564:	564d0068 	strbpl	r0, [sp], -r8, rrx
    1568:	5541505f 	strbpl	r5, [r1, #-95]	; 0x5f
    156c:	53004553 	movwpl	r4, #1363	; 0x553
    1570:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    1574:	30524444 	subscc	r4, r2, r4, asr #8
    1578:	43525300 	cmpmi	r2, #0
    157c:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    1580:	53003152 	movwpl	r3, #338	; 0x152
    1584:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    1588:	32524444 	subscc	r4, r2, #1140850688	; 0x44000000
    158c:	43525300 	cmpmi	r2, #0
    1590:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    1594:	53003352 	movwpl	r3, #850	; 0x352
    1598:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    159c:	34524444 	ldrbcc	r4, [r2], #-1092	; 0x444
    15a0:	43525300 	cmpmi	r2, #0
    15a4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    15a8:	53003552 	movwpl	r3, #1362	; 0x552
    15ac:	415f4352 	cmpmi	pc, r2, asr r3	; <UNPREDICTABLE>
    15b0:	36524444 	ldrbcc	r4, [r2], -r4, asr #8
    15b4:	43525300 	cmpmi	r2, #0
    15b8:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    15bc:	70003752 	andvc	r3, r0, r2, asr r7
    15c0:	6f697265 	svcvs	0x00697265
    15c4:	45636964 	strbmi	r6, [r3, #-2404]!	; 0x964
    15c8:	6c62616e 	wstrdvs	wr6, [r2], #-440	; 0xfffffe48
    15cc:	72730065 	rsbsvc	r0, r3, #101	; 0x65
    15d0:	6e692d63 	cdpvs	13, 6, cr2, cr9, cr3, {3}
    15d4:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    15d8:	6d2f6c61 	stcvs	12, cr6, [pc, #-388]!	; 145c <MV_CPU_LE+0x145b>
    15dc:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    15e0:	4d00632e 	stcmi	3, cr6, [r0, #-184]	; 0xffffff48
    15e4:	4f435f56 	svcmi	0x00435f56
    15e8:	4e414d4d 	cdpmi	13, 4, cr4, cr1, cr13, {2}
    15ec:	766d0044 	strbtvc	r0, [sp], -r4, asr #32
    15f0:	45726f58 	ldrbmi	r6, [r2, #-3928]!	; 0xf58
    15f4:	75436363 	strbvc	r6, [r3, #-867]	; 0x363
    15f8:	69547272 	ldmdbvs	r4, {r1, r4, r5, r6, r9, ip, sp, lr}^
    15fc:	4772656d 	ldrbmi	r6, [r2, -sp, ror #10]!
    1600:	6d007465 	stcvs	4, cr7, [r0, #-404]	; 0xfffffe6c
    1604:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1608:	496d654d 	stmdbmi	sp!, {r0, r2, r3, r6, r8, sl, sp, lr}^
    160c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1610:	6f58766d 	svcvs	0x0058766d
    1614:	6c614872 	stclvs	8, cr4, [r1], #-456	; 0xfffffe38
    1618:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    161c:	5f564d00 	svcpl	0x00564d00
    1620:	5f524f58 	svcpl	0x00524f58
    1624:	45505954 	ldrbmi	r5, [r0, #-2388]	; 0x954
    1628:	73656400 	cmnvc	r5, #0
    162c:	72745074 	rsbsvc	r5, r4, #116	; 0x74
    1630:	58766d00 	ldmdapl	r6!, {r8, sl, fp, sp, lr}^
    1634:	7453726f 	ldrbvc	r7, [r3], #-623	; 0x26f
    1638:	47657461 	strbmi	r7, [r5, -r1, ror #8]!
    163c:	4d007465 	stcmi	4, cr7, [r0, #-404]	; 0xfffffe6c
    1640:	4f585f56 	svcmi	0x00585f56
    1644:	43455f52 	movtmi	r5, #24402	; 0x5f52
    1648:	766d0043 	strbtvc	r0, [sp], -r3, asr #32
    164c:	43726f58 	cmnmi	r2, #352	; 0x160
    1650:	616d6d6f 	cmnvs	sp, pc, ror #26
    1654:	6553646e 	ldrbvs	r6, [r3, #-1134]	; 0x46e
    1658:	6d5f0074 	wldrhvs	wr0, [pc, #-116]
    165c:	726f5876 	rsbvc	r5, pc, #7733248	; 0x760000
    1660:	7265764f 	rsbvc	r7, r5, #82837504	; 0x4f00000
    1664:	65646972 	strbvs	r6, [r4, #-2418]!	; 0x972
    1668:	67726154 			; <UNDEFINED> instruction: 0x67726154
    166c:	64007465 	strvs	r7, [r0], #-1125	; 0x465
    1670:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    1674:	6f4c7366 	svcvs	0x004c7366
    1678:	69483277 	stmdbvs	r8, {r0, r1, r2, r4, r5, r6, r9, ip, sp}^
    167c:	73006867 	movwvc	r6, #2151	; 0x867
    1680:	692d6372 	pushvs	{r1, r4, r5, r6, r8, r9, sp, lr}
    1684:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1688:	2f6c616e 	svccs	0x006c616e
    168c:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    1690:	7366645f 	cmnvc	r6, #1593835520	; 0x5f000000
    1694:	6400632e 	strvs	r6, [r0], #-814	; 0x32e
    1698:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    169c:	69487366 	stmdbvs	r8, {r1, r2, r5, r6, r8, r9, ip, sp, lr}^
    16a0:	4c326867 	ldcmi	8, cr6, [r2], #-412	; 0xfffffe64
    16a4:	7500776f 	strvc	r7, [r0, #-1903]	; 0x76f
    16a8:	65724669 	ldrbvs	r4, [r2, #-1641]!	; 0x669
    16ac:	72615071 	rsbvc	r5, r1, #113	; 0x71
    16b0:	72646400 	rsbvc	r6, r4, #0
    16b4:	74654733 	strbtvc	r4, [r5], #-1843	; 0x733
    16b8:	71657246 	cmnvc	r5, r6, asr #4
    16bc:	61726150 	cmnvs	r2, r0, asr r1
    16c0:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
    16c4:	62700072 	rsbsvs	r0, r0, #114	; 0x72
    16c8:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    16cc:	696c6156 	stmdbvs	ip!, {r1, r2, r4, r6, r8, sp, lr}^
    16d0:	64640064 	strbtvs	r0, [r4], #-100	; 0x64
    16d4:	6f4c3372 	svcvs	0x004c3372
    16d8:	51446461 	cmppl	r4, r1, ror #8
    16dc:	74615053 	strbtvc	r5, [r1], #-83	; 0x53
    16e0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    16e4:	64640073 	strbtvs	r0, [r4], #-115	; 0x73
    16e8:	71443372 	hvcvc	17202	; 0x4332
    16ec:	6e654373 	mcrvs	3, 3, r4, cr5, cr3, {3}
    16f0:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    16f4:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    16f8:	546e6f69 	strbtpl	r6, [lr], #-3945	; 0xf69
    16fc:	5f730078 	svcpl	0x00730078
    1700:	65436961 	strbvs	r6, [r3, #-2401]	; 0x961
    1704:	6172746e 	cmnvs	r2, lr, ror #8
    1708:	617a696c 	cmnvs	sl, ip, ror #18
    170c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1710:	4c776f4c 	ldclmi	15, cr6, [r7], #-304	; 0xfffffed0
    1714:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    1718:	64416900 	strbvs	r6, [r1], #-2304	; 0x900
    171c:	61566c64 	cmpvs	r6, r4, ror #24
    1720:	6975006c 	ldmdbvs	r5!, {r2, r3, r5, r6}^
    1724:	4d707550 	ldclmi	5, cr7, [r0, #-320]!	; 0xfffffec0
    1728:	006b7361 	rsbeq	r7, fp, r1, ror #6
    172c:	64416975 	strbvs	r6, [r1], #-2421	; 0x975
    1730:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    1734:	56747261 	ldrbtpl	r7, [r4], -r1, ror #4
    1738:	75006c61 	strvc	r6, [r0, #-3169]	; 0xc61
    173c:	67694869 	strbvs	r4, [r9, -r9, ror #16]!
    1740:	6d694c68 	stclvs	12, cr4, [r9, #-416]!	; 0xfffffe60
    1744:	64007469 	strvs	r7, [r0], #-1129	; 0x469
    1748:	46337264 	ldrtmi	r7, [r3], -r4, ror #4
    174c:	41646e69 	cmnmi	r4, r9, ror #28
    1750:	4c6c6c64 	stclmi	12, cr6, [ip], #-400	; 0xfffffe70
    1754:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    1758:	57620073 			; <UNDEFINED> instruction: 0x57620073
    175c:	61566e69 	cmpvs	r6, r9, ror #28
    1760:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1764:	69615f73 	stmdbvs	r1!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1768:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
    176c:	696c6172 	stmdbvs	ip!, {r1, r4, r5, r6, r8, sp, lr}^
    1770:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
    1774:	69486e6f 	stmdbvs	r8, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1778:	694c6867 	stmdbvs	ip, {r0, r1, r2, r5, r6, fp, sp, lr}^
    177c:	0074696d 	rsbseq	r6, r4, sp, ror #18
    1780:	69466975 	stmdbvs	r6, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1784:	46747372 			; <UNDEFINED> instruction: 0x46747372
    1788:	006c6961 	rsbeq	r6, ip, r1, ror #18
    178c:	75506561 	ldrbvc	r6, [r0, #-1377]	; 0x561
    1790:	6c444170 	wstrdvs	wr4, [r4], #-448	; 0xfffffe40
    1794:	6d694c6c 	stclvs	12, cr4, [r9, #-432]!	; 0xfffffe50
    1798:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    179c:	00657461 	rsbeq	r7, r5, r1, ror #8
    17a0:	654e6975 	strbvs	r6, [lr, #-2421]	; 0x975
    17a4:	636f4c77 	cmnvs	pc, #30464	; 0x7700
    17a8:	7075506b 	rsbsvc	r5, r5, fp, rrx
    17ac:	4d697500 	stclmi	5, cr7, [r9]
    17b0:	75507861 	ldrbvc	r7, [r0, #-2145]	; 0x861
    17b4:	69750070 	ldmdbvs	r5!, {r4, r5, r6}^
    17b8:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    17bc:	56657261 	strbtpl	r7, [r5], -r1, ror #4
    17c0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    17c4:	43697500 	cmnmi	r9, #0
    17c8:	41727275 	cmnmi	r2, r5, ror r2
    17cc:	006c6c64 	rsbeq	r6, ip, r4, ror #24
    17d0:	61506975 	cmpvs	r0, r5, ror r9
    17d4:	75507373 	ldrbvc	r7, [r0, #-883]	; 0x373
    17d8:	70007370 	andvc	r7, r0, r0, ror r3
    17dc:	44417075 	strbmi	r7, [r1], #-117	; 0x75
    17e0:	694c6c6c 	stmdbvs	ip, {r2, r3, r5, r6, sl, fp, sp, lr}^
    17e4:	7374696d 	cmnvc	r4, #1785856	; 0x1b4000
    17e8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    17ec:	41465f65 	cmpmi	r6, r5, ror #30
    17f0:	64004c49 	strvs	r4, [r0], #-3145	; 0xc49
    17f4:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    17f8:	71447465 	cmpvc	r4, r5, ror #8
    17fc:	6e654373 	mcrvs	3, 3, r4, cr5, cr3, {3}
    1800:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
    1804:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
    1808:	526e6f69 	rsbpl	r6, lr, #420	; 0x1a4
    180c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    1810:	64007374 	strvs	r7, [r0], #-884	; 0x374
    1814:	43337264 	teqmi	r3, #1073741830	; 0x40000006
    1818:	6b636568 	blvs	18dadc0 <MV_CPU_LE+0x18dadbf>
    181c:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
    1820:	694c776f 	stmdbvs	ip, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
    1824:	7374696d 	cmnvc	r4, #1785856	; 0x1b4000
    1828:	73496200 	movtvc	r6, #37376	; 0x9200
    182c:	75007854 	strvc	r7, [r0, #-2132]	; 0x854
    1830:	6c644169 	wstrdvs	wr4, [r4], #-420	; 0xfffffe5c
    1834:	6464416c 	strbtvs	r4, [r4], #-364	; 0x16c
    1838:	75610072 	strbvc	r0, [r1, #-114]!	; 0x72
    183c:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1840:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    1844:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
    1848:	6400746c 	strvs	r7, [r0], #-1132	; 0x46c
    184c:	44337264 	ldrtmi	r7, [r3], #-612	; 0x264
    1850:	65437371 	strbvs	r7, [r3, #-881]	; 0x371
    1854:	6172746e 	cmnvs	r2, lr, ror #8
    1858:	617a696c 	cmnvs	sl, ip, ror #18
    185c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1860:	75007852 	strvc	r7, [r0, #-2130]	; 0x852
    1864:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1868:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    186c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    1870:	496e7265 	stmdbmi	lr!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1874:	00707550 	rsbseq	r7, r0, r0, asr r5
    1878:	41707570 	cmnmi	r0, r0, ror r5
    187c:	4c6c6c44 	stclmi	12, cr6, [ip], #-272	; 0xfffffef0
    1880:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
    1884:	61745373 	cmnvs	r4, r3, ror r3
    1888:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
    188c:	00535341 	subseq	r5, r3, r1, asr #6
    1890:	654e6975 	strbvs	r6, [lr, #-2421]	; 0x975
    1894:	6c6e5577 	stclvs	5, cr5, [lr], #-476	; 0xfffffe24
    1898:	506b636f 	rsbpl	r6, fp, pc, ror #6
    189c:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    18a0:	54734369 	ldrbtpl	r4, [r3], #-873	; 0x369
    18a4:	00706d65 	rsbseq	r6, r0, r5, ror #26
    18a8:	33726464 	cmncc	r2, #1677721600	; 0x64000000
    18ac:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
    18b0:	61437265 	cmpvs	r3, r5, ror #4
    18b4:	6400636c 	strvs	r6, [r0], #-876	; 0x36c
    18b8:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    18bc:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
    18c0:	61506c61 	cmpvs	r0, r1, ror #24
    18c4:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    18c8:	5349496e 	movtpl	r4, #39278	; 0x996e
    18cc:	63726165 	cmnvs	r2, #1073741849	; 0x40000019
    18d0:	75700068 	ldrbvc	r0, [r0, #-104]!	; 0x68
    18d4:	6c444170 	wstrdvs	wr4, [r4], #-448	; 0xfffffe40
    18d8:	6d694c6c 	stclvs	12, cr4, [r9, #-432]!	; 0xfffffe50
    18dc:	53737469 	cmnpl	r3, #1761607680	; 0x69000000
    18e0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    18e4:	4941465f 	stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
    18e8:	46415f4c 	strbmi	r5, [r1], -ip, asr #30
    18ec:	5f524554 	svcpl	0x00524554
    18f0:	53534150 	cmppl	r3, #20
    18f4:	41697500 	cmnmi	r9, r0, lsl #10
    18f8:	496c6c64 	stmdbmi	ip!, {r2, r5, r6, sl, fp, sp, lr}^
    18fc:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1900:	56697500 	strbtpl	r7, [r9], -r0, lsl #10
    1904:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1908:	73707550 	cmnvc	r0, #335544320	; 0x14000000
    190c:	70757000 	rsbsvc	r7, r5, r0
    1910:	6c6c4441 	stclvs	4, cr4, [ip], #-260	; 0xfffffefc
    1914:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    1918:	74537374 	ldrbvc	r7, [r3], #-884	; 0x374
    191c:	00657461 	rsbeq	r7, r5, r1, ror #8
    1920:	64705562 	ldrbtvs	r5, [r0], #-1378	; 0x562
    1924:	57657461 	strbpl	r7, [r5, -r1, ror #8]!
    1928:	75006e69 	strvc	r6, [r0, #-3689]	; 0xe69
    192c:	776f4c69 	strbvc	r4, [pc, -r9, ror #24]!
    1930:	696d694c 	stmdbvs	sp!, {r2, r3, r6, r8, fp, sp, lr}^
    1934:	69750074 	ldmdbvs	r5!, {r2, r4, r5, r6}^
    1938:	63657053 	cmnvs	r5, #83	; 0x53
    193c:	506c6169 	rsbpl	r6, ip, r9, ror #2
    1940:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
    1944:	49496e72 	stmdbmi	r9, {r1, r4, r5, r6, r9, sl, fp, sp, lr}^
    1948:	00707550 	rsbseq	r7, r0, r0, asr r5
    194c:	2d637273 	stclcs	2, cr7, [r3, #-460]!	; 0xfffffe34
    1950:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    1954:	6c616e72 	stclvs	14, cr6, [r1], #-456	; 0xfffffe38
    1958:	7264642f 	rsbvc	r6, r4, #788529152	; 0x2f000000
    195c:	71645f33 	cmnvc	r4, r3, lsr pc
    1960:	00632e73 	rsbeq	r2, r3, r3, ror lr
    1964:	69566975 	ldmdbvs	r6, {r0, r2, r4, r5, r6, r8, fp, sp, lr}^
    1968:	6d697463 	stclvs	4, cr7, [r9, #-396]!	; 0xfffffe74
    196c:	64007144 	strvs	r7, [r0], #-324	; 0x144
    1970:	53337264 	teqpl	r3, #1073741830	; 0x40000006
    1974:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
    1978:	61506c61 	cmpvs	r0, r1, ror #24
    197c:	72657474 	rsbvc	r7, r5, #1946157056	; 0x74000000
    1980:	6553496e 	ldrbvs	r4, [r3, #-2414]	; 0x96e
    1984:	68637261 	stmdavs	r3!, {r0, r5, r6, r9, ip, sp, lr}^
    1988:	53697500 	cmnpl	r9, #0
    198c:	75506474 	ldrbvc	r6, [r0, #-1140]	; 0x474
    1990:	75007370 	strvc	r7, [r0, #-880]	; 0x370
    1994:	65705369 	ldrbvs	r5, [r0, #-873]!	; 0x369
    1998:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
    199c:	74746150 	ldrbtvc	r6, [r4], #-336	; 0x150
    19a0:	506e7265 	rsbpl	r7, lr, r5, ror #4
    19a4:	75007075 	strvc	r7, [r0, #-117]	; 0x75
    19a8:	6c644169 	wstrdvs	wr4, [r4], #-420	; 0xfffffe5c
    19ac:	646e456c 	strbtvs	r4, [lr], #-1388	; 0x56c
    19b0:	006c6156 	rsbeq	r6, ip, r6, asr r1

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	wstrbvc	wr0, [r2], #-1
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000018 	andeq	r0, r0, r8, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	400040ac 	andmi	r4, r0, ip, lsr #1
  1c:	0000001c 	andeq	r0, r0, ip, lsl r0
  20:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  24:	180e4101 	stmdane	lr, {r0, r8, lr}
  28:	00070d41 	andeq	r0, r7, r1, asr #26
  2c:	00000020 	andeq	r0, r0, r0, lsr #32
  30:	00000000 	andeq	r0, r0, r0
  34:	400040c8 	andmi	r4, r0, r8, asr #1
  38:	00000324 	andeq	r0, r0, r4, lsr #6
  3c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
  40:	84028701 	strhi	r8, [r2], #-1793	; 0x701
  44:	980e4103 	stmdals	lr, {r0, r1, r8, lr}
  48:	070c4101 	streq	r4, [ip, -r1, lsl #2]
  4c:	00000188 	andeq	r0, r0, r8, lsl #3
  50:	0000001c 	andeq	r0, r0, ip, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	400043ec 	andmi	r4, r0, ip, ror #7
  5c:	00000030 	andeq	r0, r0, r0, lsr r0
  60:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
  64:	41028701 	tstmi	r2, r1, lsl #14
  68:	0d41100e 	wstrheq	wr1, [r1, #-14]
  6c:	00000007 	andeq	r0, r0, r7
  70:	0000001c 	andeq	r0, r0, ip, lsl r0
  74:	00000000 	andeq	r0, r0, r0
  78:	4000441c 	andmi	r4, r0, ip, lsl r4
  7c:	00000030 	andeq	r0, r0, r0, lsr r0
  80:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
  84:	41028701 	tstmi	r2, r1, lsl #14
  88:	0d41100e 	wstrheq	wr1, [r1, #-14]
  8c:	00000007 	andeq	r0, r0, r7
  90:	0000001c 	andeq	r0, r0, ip, lsl r0
  94:	00000000 	andeq	r0, r0, r0
  98:	4000444c 	andmi	r4, r0, ip, asr #8
  9c:	00000060 	andeq	r0, r0, r0, rrx
  a0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
  a4:	41028701 	tstmi	r2, r1, lsl #14
  a8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  ac:	00000007 	andeq	r0, r0, r7
  b0:	0000001c 	andeq	r0, r0, ip, lsl r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	400044ac 	andmi	r4, r0, ip, lsr #9
  bc:	00000140 	andeq	r0, r0, r0, asr #2
  c0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
  c4:	41028701 	tstmi	r2, r1, lsl #14
  c8:	0d41200e 	wstrheq	wr2, [r1, #-14]
  cc:	00000007 	andeq	r0, r0, r7
  d0:	0000001c 	andeq	r0, r0, ip, lsl r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	400045ec 	andmi	r4, r0, ip, ror #11
  dc:	00000052 	andeq	r0, r0, r2, asr r0
  e0:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
  e4:	41028701 	tstmi	r2, r1, lsl #14
  e8:	0d41200e 	wstrheq	wr2, [r1, #-14]
  ec:	00000007 	andeq	r0, r0, r7
  f0:	0000001c 	andeq	r0, r0, ip, lsl r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	40004640 	andmi	r4, r0, r0, asr #12
  fc:	00000090 	muleq	r0, r0, r0
 100:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 104:	41028701 	tstmi	r2, r1, lsl #14
 108:	0d41100e 	wstrheq	wr1, [r1, #-14]
 10c:	00000007 	andeq	r0, r0, r7
 110:	0000001c 	andeq	r0, r0, ip, lsl r0
 114:	00000000 	andeq	r0, r0, r0
 118:	400046d0 	ldrdmi	r4, [r0], -r0
 11c:	000000c4 	andeq	r0, r0, r4, asr #1
 120:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 124:	41028701 	tstmi	r2, r1, lsl #14
 128:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 12c:	00000007 	andeq	r0, r0, r7
 130:	00000018 	andeq	r0, r0, r8, lsl r0
 134:	00000000 	andeq	r0, r0, r0
 138:	40004794 	mulmi	r0, r4, r7
 13c:	00000090 	muleq	r0, r0, r0
 140:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 144:	100e4101 	andne	r4, lr, r1, lsl #2
 148:	00070d41 	andeq	r0, r7, r1, asr #26
 14c:	00000018 	andeq	r0, r0, r8, lsl r0
 150:	00000000 	andeq	r0, r0, r0
 154:	40004824 	andmi	r4, r0, r4, lsr #16
 158:	000000a0 	andeq	r0, r0, r0, lsr #1
 15c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 160:	100e4101 	andne	r4, lr, r1, lsl #2
 164:	00070d41 	andeq	r0, r7, r1, asr #26
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	400048c4 	andmi	r4, r0, r4, asr #17
 174:	00000054 	andeq	r0, r0, r4, asr r0
 178:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 17c:	41028701 	tstmi	r2, r1, lsl #14
 180:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 184:	00000007 	andeq	r0, r0, r7
 188:	00000018 	andeq	r0, r0, r8, lsl r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	40004918 	andmi	r4, r0, r8, lsl r9
 194:	00000020 	andeq	r0, r0, r0, lsr #32
 198:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 19c:	41028701 	tstmi	r2, r1, lsl #14
 1a0:	0000070d 	andeq	r0, r0, sp, lsl #14
 1a4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	40004938 	andmi	r4, r0, r8, lsr r9
 1b0:	00000026 	andeq	r0, r0, r6, lsr #32
 1b4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 1b8:	41028701 	tstmi	r2, r1, lsl #14
 1bc:	0d41100e 	wstrheq	wr1, [r1, #-14]
 1c0:	00000007 	andeq	r0, r0, r7
 1c4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	40004960 	andmi	r4, r0, r0, ror #18
 1d0:	0000014a 	andeq	r0, r0, sl, asr #2
 1d4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 1d8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 1dc:	300e4103 	andcc	r4, lr, r3, lsl #2
 1e0:	00070d41 	andeq	r0, r7, r1, asr #26
 1e4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e8:	00000000 	andeq	r0, r0, r0
 1ec:	40004aac 	andmi	r4, r0, ip, lsr #21
 1f0:	0000009e 	muleq	r0, lr, r0
 1f4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 1f8:	41028701 	tstmi	r2, r1, lsl #14
 1fc:	0d41200e 	wstrheq	wr2, [r1, #-14]
 200:	00000007 	andeq	r0, r0, r7
 204:	0000000c 	andeq	r0, r0, ip
 208:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 20c:	7c020001 	wstrbvc	wr0, [r2], #-1
 210:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 214:	00000018 	andeq	r0, r0, r8, lsl r0
 218:	00000204 	andeq	r0, r0, r4, lsl #4
 21c:	40004b4c 	andmi	r4, r0, ip, asr #22
 220:	00000048 	andeq	r0, r0, r8, asr #32
 224:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 228:	200e4101 	andcs	r4, lr, r1, lsl #2
 22c:	00070d41 	andeq	r0, r7, r1, asr #26
 230:	00000018 	andeq	r0, r0, r8, lsl r0
 234:	00000204 	andeq	r0, r0, r4, lsl #4
 238:	40004b94 	mulmi	r0, r4, fp
 23c:	00000054 	andeq	r0, r0, r4, asr r0
 240:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 244:	200e4101 	andcs	r4, lr, r1, lsl #2
 248:	00070d41 	andeq	r0, r7, r1, asr #26
 24c:	0000000c 	andeq	r0, r0, ip
 250:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 254:	7c020001 	wstrbvc	wr0, [r2], #-1
 258:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 25c:	00000018 	andeq	r0, r0, r8, lsl r0
 260:	0000024c 	andeq	r0, r0, ip, asr #4
 264:	40004be8 	andmi	r4, r0, r8, ror #23
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 270:	180e4101 	stmdane	lr, {r0, r8, lr}
 274:	00070d41 	andeq	r0, r7, r1, asr #26
 278:	0000001c 	andeq	r0, r0, ip, lsl r0
 27c:	0000024c 	andeq	r0, r0, ip, asr #4
 280:	40004c04 	andmi	r4, r0, r4, lsl #24
 284:	000000cc 	andeq	r0, r0, ip, asr #1
 288:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 28c:	41028701 	tstmi	r2, r1, lsl #14
 290:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 294:	00000007 	andeq	r0, r0, r7
 298:	00000018 	andeq	r0, r0, r8, lsl r0
 29c:	0000024c 	andeq	r0, r0, ip, asr #4
 2a0:	40004cd0 	ldrdmi	r4, [r0], -r0
 2a4:	00000034 	andeq	r0, r0, r4, lsr r0
 2a8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 2ac:	180e4101 	stmdane	lr, {r0, r8, lr}
 2b0:	00070d41 	andeq	r0, r7, r1, asr #26
 2b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 2b8:	0000024c 	andeq	r0, r0, ip, asr #4
 2bc:	40004d04 	andmi	r4, r0, r4, lsl #26
 2c0:	00000040 	andeq	r0, r0, r0, asr #32
 2c4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 2c8:	41028701 	tstmi	r2, r1, lsl #14
 2cc:	0d41100e 	wstrheq	wr1, [r1, #-14]
 2d0:	00000007 	andeq	r0, r0, r7
 2d4:	0000001c 	andeq	r0, r0, ip, lsl r0
 2d8:	0000024c 	andeq	r0, r0, ip, asr #4
 2dc:	40004d44 	andmi	r4, r0, r4, asr #26
 2e0:	000000b6 	strheq	r0, [r0], -r6
 2e4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 2e8:	41028701 	tstmi	r2, r1, lsl #14
 2ec:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 2f0:	00000007 	andeq	r0, r0, r7
 2f4:	00000018 	andeq	r0, r0, r8, lsl r0
 2f8:	0000024c 	andeq	r0, r0, ip, asr #4
 2fc:	40004dfc 	strdmi	r4, [r0], -ip
 300:	00000032 	andeq	r0, r0, r2, lsr r0
 304:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 308:	100e4101 	andne	r4, lr, r1, lsl #2
 30c:	00070d41 	andeq	r0, r7, r1, asr #26
 310:	00000018 	andeq	r0, r0, r8, lsl r0
 314:	0000024c 	andeq	r0, r0, ip, asr #4
 318:	40004e30 	andmi	r4, r0, r0, lsr lr
 31c:	00000026 	andeq	r0, r0, r6, lsr #32
 320:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 324:	100e4101 	andne	r4, lr, r1, lsl #2
 328:	00070d41 	andeq	r0, r7, r1, asr #26
 32c:	0000000c 	andeq	r0, r0, ip
 330:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 334:	7c020001 	wstrbvc	wr0, [r2], #-1
 338:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 33c:	00000018 	andeq	r0, r0, r8, lsl r0
 340:	0000032c 	andeq	r0, r0, ip, lsr #6
 344:	40004e58 	andmi	r4, r0, r8, asr lr
 348:	0000001c 	andeq	r0, r0, ip, lsl r0
 34c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 350:	180e4101 	stmdane	lr, {r0, r8, lr}
 354:	00070d41 	andeq	r0, r7, r1, asr #26
 358:	00000018 	andeq	r0, r0, r8, lsl r0
 35c:	0000032c 	andeq	r0, r0, ip, lsr #6
 360:	40004e74 	andmi	r4, r0, r4, ror lr
 364:	0000002a 	andeq	r0, r0, sl, lsr #32
 368:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 36c:	100e4101 	andne	r4, lr, r1, lsl #2
 370:	00070d41 	andeq	r0, r7, r1, asr #26
 374:	0000001c 	andeq	r0, r0, ip, lsl r0
 378:	0000032c 	andeq	r0, r0, ip, lsr #6
 37c:	40004ea0 	andmi	r4, r0, r0, lsr #29
 380:	0000010c 	andeq	r0, r0, ip, lsl #2
 384:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 388:	41028701 	tstmi	r2, r1, lsl #14
 38c:	0d41200e 	wstrheq	wr2, [r1, #-14]
 390:	00000007 	andeq	r0, r0, r7
 394:	0000001c 	andeq	r0, r0, ip, lsl r0
 398:	0000032c 	andeq	r0, r0, ip, lsr #6
 39c:	40004fac 	andmi	r4, r0, ip, lsr #31
 3a0:	000000f8 	strdeq	r0, [r0], -r8
 3a4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 3a8:	41028701 	tstmi	r2, r1, lsl #14
 3ac:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 3b0:	00000007 	andeq	r0, r0, r7
 3b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3b8:	0000032c 	andeq	r0, r0, ip, lsr #6
 3bc:	400050a4 	andmi	r5, r0, r4, lsr #1
 3c0:	00000048 	andeq	r0, r0, r8, asr #32
 3c4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 3c8:	41028701 	tstmi	r2, r1, lsl #14
 3cc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 3d0:	00000007 	andeq	r0, r0, r7
 3d4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3d8:	0000032c 	andeq	r0, r0, ip, lsr #6
 3dc:	400050ec 	andmi	r5, r0, ip, ror #1
 3e0:	0000005a 	andeq	r0, r0, sl, asr r0
 3e4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 3e8:	41028701 	tstmi	r2, r1, lsl #14
 3ec:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 3f0:	00000007 	andeq	r0, r0, r7
 3f4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3f8:	0000032c 	andeq	r0, r0, ip, lsr #6
 3fc:	40005148 	andmi	r5, r0, r8, asr #2
 400:	00000052 	andeq	r0, r0, r2, asr r0
 404:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 408:	41028701 	tstmi	r2, r1, lsl #14
 40c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 410:	00000007 	andeq	r0, r0, r7
 414:	0000001c 	andeq	r0, r0, ip, lsl r0
 418:	0000032c 	andeq	r0, r0, ip, lsr #6
 41c:	4000519c 	mulmi	r0, ip, r1
 420:	0000022c 	andeq	r0, r0, ip, lsr #4
 424:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 428:	41028701 	tstmi	r2, r1, lsl #14
 42c:	0d41400e 	wstrheq	wr4, [r1, #-14]
 430:	00000007 	andeq	r0, r0, r7
 434:	0000001c 	andeq	r0, r0, ip, lsl r0
 438:	0000032c 	andeq	r0, r0, ip, lsr #6
 43c:	400053c8 	andmi	r5, r0, r8, asr #7
 440:	00000032 	andeq	r0, r0, r2, lsr r0
 444:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 448:	41028701 	tstmi	r2, r1, lsl #14
 44c:	0d41100e 	wstrheq	wr1, [r1, #-14]
 450:	00000007 	andeq	r0, r0, r7
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	0000032c 	andeq	r0, r0, ip, lsr #6
 45c:	400053fc 	strdmi	r5, [r0], -ip
 460:	00000036 	andeq	r0, r0, r6, lsr r0
 464:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 468:	41028701 	tstmi	r2, r1, lsl #14
 46c:	0d41100e 	wstrheq	wr1, [r1, #-14]
 470:	00000007 	andeq	r0, r0, r7
 474:	0000001c 	andeq	r0, r0, ip, lsl r0
 478:	0000032c 	andeq	r0, r0, ip, lsr #6
 47c:	40005434 	andmi	r5, r0, r4, lsr r4
 480:	00000050 	andeq	r0, r0, r0, asr r0
 484:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 488:	41028701 	tstmi	r2, r1, lsl #14
 48c:	0d41100e 	wstrheq	wr1, [r1, #-14]
 490:	00000007 	andeq	r0, r0, r7
 494:	0000001c 	andeq	r0, r0, ip, lsl r0
 498:	0000032c 	andeq	r0, r0, ip, lsr #6
 49c:	40005484 	andmi	r5, r0, r4, lsl #9
 4a0:	0000017c 	andeq	r0, r0, ip, ror r1
 4a4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 4a8:	41028701 	tstmi	r2, r1, lsl #14
 4ac:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 4b0:	00000007 	andeq	r0, r0, r7
 4b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 4b8:	0000032c 	andeq	r0, r0, ip, lsr #6
 4bc:	40005600 	andmi	r5, r0, r0, lsl #12
 4c0:	000000d4 	ldrdeq	r0, [r0], -r4
 4c4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 4c8:	41028701 	tstmi	r2, r1, lsl #14
 4cc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 4d0:	00000007 	andeq	r0, r0, r7
 4d4:	0000001c 	andeq	r0, r0, ip, lsl r0
 4d8:	0000032c 	andeq	r0, r0, ip, lsr #6
 4dc:	400056d4 	ldrdmi	r5, [r0], -r4
 4e0:	00000118 	andeq	r0, r0, r8, lsl r1
 4e4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 4e8:	41028701 	tstmi	r2, r1, lsl #14
 4ec:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 4f0:	00000007 	andeq	r0, r0, r7
 4f4:	0000001c 	andeq	r0, r0, ip, lsl r0
 4f8:	0000032c 	andeq	r0, r0, ip, lsr #6
 4fc:	400057ec 	andmi	r5, r0, ip, ror #15
 500:	00000178 	andeq	r0, r0, r8, ror r1
 504:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 508:	41028701 	tstmi	r2, r1, lsl #14
 50c:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 510:	00000007 	andeq	r0, r0, r7
 514:	0000001c 	andeq	r0, r0, ip, lsl r0
 518:	0000032c 	andeq	r0, r0, ip, lsr #6
 51c:	40005964 	andmi	r5, r0, r4, ror #18
 520:	00000058 	andeq	r0, r0, r8, asr r0
 524:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 528:	41028701 	tstmi	r2, r1, lsl #14
 52c:	0d41200e 	wstrheq	wr2, [r1, #-14]
 530:	00000007 	andeq	r0, r0, r7
 534:	0000001c 	andeq	r0, r0, ip, lsl r0
 538:	0000032c 	andeq	r0, r0, ip, lsr #6
 53c:	400059bc 			; <UNDEFINED> instruction: 0x400059bc
 540:	00000120 	andeq	r0, r0, r0, lsr #2
 544:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 548:	41028701 	tstmi	r2, r1, lsl #14
 54c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 550:	00000007 	andeq	r0, r0, r7
 554:	0000001c 	andeq	r0, r0, ip, lsl r0
 558:	0000032c 	andeq	r0, r0, ip, lsr #6
 55c:	40005adc 	ldrdmi	r5, [r0], -ip
 560:	000000d8 	ldrdeq	r0, [r0], -r8
 564:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 568:	41028701 	tstmi	r2, r1, lsl #14
 56c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 570:	00000007 	andeq	r0, r0, r7
 574:	0000001c 	andeq	r0, r0, ip, lsl r0
 578:	0000032c 	andeq	r0, r0, ip, lsr #6
 57c:	40005bb4 			; <UNDEFINED> instruction: 0x40005bb4
 580:	00000094 	muleq	r0, r4, r0
 584:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 588:	41028701 	tstmi	r2, r1, lsl #14
 58c:	0d41200e 	wstrheq	wr2, [r1, #-14]
 590:	00000007 	andeq	r0, r0, r7
 594:	0000000c 	andeq	r0, r0, ip
 598:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 59c:	7c020001 	wstrbvc	wr0, [r2], #-1
 5a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 5a4:	0000001c 	andeq	r0, r0, ip, lsl r0
 5a8:	00000594 	muleq	r0, r4, r5
 5ac:	40005c48 	andmi	r5, r0, r8, asr #24
 5b0:	000000d6 	ldrdeq	r0, [r0], -r6
 5b4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 5b8:	41028701 	tstmi	r2, r1, lsl #14
 5bc:	0d41100e 	wstrheq	wr1, [r1, #-14]
 5c0:	00000007 	andeq	r0, r0, r7
 5c4:	0000000c 	andeq	r0, r0, ip
 5c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 5cc:	7c020001 	wstrbvc	wr0, [r2], #-1
 5d0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 5d4:	00000018 	andeq	r0, r0, r8, lsl r0
 5d8:	000005c4 	andeq	r0, r0, r4, asr #11
 5dc:	40005d20 	andmi	r5, r0, r0, lsr #26
 5e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 5e4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 5e8:	180e4101 	stmdane	lr, {r0, r8, lr}
 5ec:	00070d41 	andeq	r0, r7, r1, asr #26
 5f0:	00000018 	andeq	r0, r0, r8, lsl r0
 5f4:	000005c4 	andeq	r0, r0, r4, asr #11
 5f8:	40005d3c 	andmi	r5, r0, ip, lsr sp
 5fc:	00000018 	andeq	r0, r0, r8, lsl r0
 600:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 604:	100e4101 	andne	r4, lr, r1, lsl #2
 608:	00070d41 	andeq	r0, r7, r1, asr #26
 60c:	00000020 	andeq	r0, r0, r0, lsr #32
 610:	000005c4 	andeq	r0, r0, r4, asr #11
 614:	40005d54 	andmi	r5, r0, r4, asr sp
 618:	000003a0 	andeq	r0, r0, r0, lsr #7
 61c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
 620:	85028701 	strhi	r8, [r2, #-1793]	; 0x701
 624:	41048403 	tstmi	r4, r3, lsl #8
 628:	0d41380e 	stcleq	8, cr3, [r1, #-56]	; 0xffffffc8
 62c:	00000007 	andeq	r0, r0, r7
 630:	0000001c 	andeq	r0, r0, ip, lsl r0
 634:	000005c4 	andeq	r0, r0, r4, asr #11
 638:	400060f4 	strdmi	r6, [r0], -r4
 63c:	0000022c 	andeq	r0, r0, ip, lsr #4
 640:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 644:	41028701 	tstmi	r2, r1, lsl #14
 648:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 64c:	00000007 	andeq	r0, r0, r7
 650:	00000020 	andeq	r0, r0, r0, lsr #32
 654:	000005c4 	andeq	r0, r0, r4, asr #11
 658:	40006320 	andmi	r6, r0, r0, lsr #6
 65c:	00001148 	andeq	r1, r0, r8, asr #2
 660:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 664:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 668:	e80e4203 	stmda	lr, {r0, r1, r9, lr}
 66c:	070c4106 	streq	r4, [ip, -r6, lsl #2]
 670:	000006e0 	andeq	r0, r0, r0, ror #13
 674:	0000001c 	andeq	r0, r0, ip, lsl r0
 678:	000005c4 	andeq	r0, r0, r4, asr #11
 67c:	40007468 	andmi	r7, r0, r8, ror #8
 680:	00000046 	andeq	r0, r0, r6, asr #32
 684:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 688:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 68c:	200e4103 	andcs	r4, lr, r3, lsl #2
 690:	00070d41 	andeq	r0, r7, r1, asr #26
 694:	00000018 	andeq	r0, r0, r8, lsl r0
 698:	000005c4 	andeq	r0, r0, r4, asr #11
 69c:	400074b0 			; <UNDEFINED> instruction: 0x400074b0
 6a0:	0000001a 	andeq	r0, r0, sl, lsl r0
 6a4:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 6a8:	180e4101 	stmdane	lr, {r0, r8, lr}
 6ac:	00070d41 	andeq	r0, r7, r1, asr #26
 6b0:	00000018 	andeq	r0, r0, r8, lsl r0
 6b4:	000005c4 	andeq	r0, r0, r4, asr #11
 6b8:	400074cc 	andmi	r7, r0, ip, asr #9
 6bc:	0000001a 	andeq	r0, r0, sl, lsl r0
 6c0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 6c4:	180e4101 	stmdane	lr, {r0, r8, lr}
 6c8:	00070d41 	andeq	r0, r7, r1, asr #26
 6cc:	0000000c 	andeq	r0, r0, ip
 6d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6d4:	7c010001 	wstrbvc	wr0, [r1], #-1
 6d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 6dc:	0000000c 	andeq	r0, r0, ip
 6e0:	000006cc 	andeq	r0, r0, ip, asr #13
 6e4:	400074e8 	andmi	r7, r0, r8, ror #9
 6e8:	000001ec 	andeq	r0, r0, ip, ror #3
 6ec:	0000000c 	andeq	r0, r0, ip
 6f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 6f4:	7c010001 	wstrbvc	wr0, [r1], #-1
 6f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 6fc:	0000000c 	andeq	r0, r0, ip
 700:	000006ec 	andeq	r0, r0, ip, ror #13
 704:	400076f4 	strdmi	r7, [r0], -r4
 708:	00000220 	andeq	r0, r0, r0, lsr #4
 70c:	0000000c 	andeq	r0, r0, ip
 710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 714:	7c020001 	wstrbvc	wr0, [r2], #-1
 718:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	0000070c 	andeq	r0, r0, ip, lsl #14
 724:	40007938 	andmi	r7, r0, r8, lsr r9
 728:	0000001c 	andeq	r0, r0, ip, lsl r0
 72c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 730:	180e4101 	stmdane	lr, {r0, r8, lr}
 734:	00070d41 	andeq	r0, r7, r1, asr #26
 738:	00000018 	andeq	r0, r0, r8, lsl r0
 73c:	0000070c 	andeq	r0, r0, ip, lsl #14
 740:	40007954 	andmi	r7, r0, r4, asr r9
 744:	0000001c 	andeq	r0, r0, ip, lsl r0
 748:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 74c:	41028701 	tstmi	r2, r1, lsl #14
 750:	0000070d 	andeq	r0, r0, sp, lsl #14
 754:	00000020 	andeq	r0, r0, r0, lsr #32
 758:	0000070c 	andeq	r0, r0, ip, lsl #14
 75c:	40007970 	andmi	r7, r0, r0, ror r9
 760:	00000678 	andeq	r0, r0, r8, ror r6
 764:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 768:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 76c:	e80e4203 	stmda	lr, {r0, r1, r9, lr}
 770:	070c4110 	smladeq	ip, r0, r1, r4
 774:	000010e0 	andeq	r1, r0, r0, ror #1
 778:	0000001c 	andeq	r0, r0, ip, lsl r0
 77c:	0000070c 	andeq	r0, r0, ip, lsl #14
 780:	40007fe8 	andmi	r7, r0, r8, ror #31
 784:	0000016c 	andeq	r0, r0, ip, ror #2
 788:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 78c:	41028701 	tstmi	r2, r1, lsl #14
 790:	0d41280e 	stcleq	8, cr2, [r1, #-56]	; 0xffffffc8
 794:	00000007 	andeq	r0, r0, r7
 798:	0000001c 	andeq	r0, r0, ip, lsl r0
 79c:	0000070c 	andeq	r0, r0, ip, lsl #14
 7a0:	40008154 	andmi	r8, r0, r4, asr r1
 7a4:	00000066 	andeq	r0, r0, r6, rrx
 7a8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 7ac:	41028701 	tstmi	r2, r1, lsl #14
 7b0:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 7b4:	00000007 	andeq	r0, r0, r7
 7b8:	0000001c 	andeq	r0, r0, ip, lsl r0
 7bc:	0000070c 	andeq	r0, r0, ip, lsl #14
 7c0:	400081bc 			; <UNDEFINED> instruction: 0x400081bc
 7c4:	00000132 	andeq	r0, r0, r2, lsr r1
 7c8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 7cc:	41028701 	tstmi	r2, r1, lsl #14
 7d0:	0d41200e 	wstrheq	wr2, [r1, #-14]
 7d4:	00000007 	andeq	r0, r0, r7
 7d8:	0000001c 	andeq	r0, r0, ip, lsl r0
 7dc:	0000070c 	andeq	r0, r0, ip, lsl #14
 7e0:	400082f0 	strdmi	r8, [r0], -r0
 7e4:	0000007a 	andeq	r0, r0, sl, ror r0
 7e8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 7ec:	41028701 	tstmi	r2, r1, lsl #14
 7f0:	0d41200e 	wstrheq	wr2, [r1, #-14]
 7f4:	00000007 	andeq	r0, r0, r7
 7f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 7fc:	0000070c 	andeq	r0, r0, ip, lsl #14
 800:	4000836c 	andmi	r8, r0, ip, ror #6
 804:	0000006e 	andeq	r0, r0, lr, rrx
 808:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 80c:	41028701 	tstmi	r2, r1, lsl #14
 810:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 814:	00000007 	andeq	r0, r0, r7
 818:	00000014 	andeq	r0, r0, r4, lsl r0
 81c:	0000070c 	andeq	r0, r0, ip, lsl #14
 820:	400083dc 	ldrdmi	r8, [r0], -ip
 824:	0000003a 	andeq	r0, r0, sl, lsr r0
 828:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 82c:	070d4101 	streq	r4, [sp, -r1, lsl #2]
 830:	0000001c 	andeq	r0, r0, ip, lsl r0
 834:	0000070c 	andeq	r0, r0, ip, lsl #14
 838:	40008418 	andmi	r8, r0, r8, lsl r4
 83c:	0000005c 	andeq	r0, r0, ip, asr r0
 840:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 844:	41028701 	tstmi	r2, r1, lsl #14
 848:	0d41100e 	wstrheq	wr1, [r1, #-14]
 84c:	00000007 	andeq	r0, r0, r7
 850:	0000001c 	andeq	r0, r0, ip, lsl r0
 854:	0000070c 	andeq	r0, r0, ip, lsl #14
 858:	40008474 	andmi	r8, r0, r4, ror r4
 85c:	00000150 	andeq	r0, r0, r0, asr r1
 860:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 864:	41028701 	tstmi	r2, r1, lsl #14
 868:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 86c:	00000007 	andeq	r0, r0, r7
 870:	0000000c 	andeq	r0, r0, ip
 874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 878:	7c020001 	wstrbvc	wr0, [r2], #-1
 87c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 880:	00000018 	andeq	r0, r0, r8, lsl r0
 884:	00000870 	andeq	r0, r0, r0, ror r8
 888:	400085c4 	andmi	r8, r0, r4, asr #11
 88c:	0000001c 	andeq	r0, r0, ip, lsl r0
 890:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 894:	180e4101 	stmdane	lr, {r0, r8, lr}
 898:	00070d41 	andeq	r0, r7, r1, asr #26
 89c:	0000001c 	andeq	r0, r0, ip, lsl r0
 8a0:	00000870 	andeq	r0, r0, r0, ror r8
 8a4:	400085e0 	andmi	r8, r0, r0, ror #11
 8a8:	00000250 	andeq	r0, r0, r0, asr r2
 8ac:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 8b0:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 8b4:	300e4103 	andcc	r4, lr, r3, lsl #2
 8b8:	00070d41 	andeq	r0, r7, r1, asr #26
 8bc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8c0:	00000870 	andeq	r0, r0, r0, ror r8
 8c4:	40008830 	andmi	r8, r0, r0, lsr r8
 8c8:	00000300 	andeq	r0, r0, r0, lsl #6
 8cc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 8d0:	41028701 	tstmi	r2, r1, lsl #14
 8d4:	0c41400e 	tmcrreq	wr14, r4, r1
 8d8:	00003807 	andeq	r3, r0, r7, lsl #16
 8dc:	00000024 	andeq	r0, r0, r4, lsr #32
 8e0:	00000870 	andeq	r0, r0, r0, ror r8
 8e4:	40008b30 	andmi	r8, r0, r0, lsr fp
 8e8:	000008cc 	andeq	r0, r0, ip, asr #17
 8ec:	8e140e41 	cdphi	14, 1, cr0, cr4, cr1, {2}
 8f0:	86028701 	strhi	r8, [r2], -r1, lsl #14
 8f4:	84048503 	strhi	r8, [r4], #-1283	; 0x503
 8f8:	880e4105 	stmdahi	lr, {r0, r2, r8, lr}
 8fc:	070c4101 	streq	r4, [ip, -r1, lsl #2]
 900:	00000070 	andeq	r0, r0, r0, ror r0
 904:	0000000c 	andeq	r0, r0, ip
 908:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 90c:	7c020001 	wstrbvc	wr0, [r2], #-1
 910:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 914:	00000018 	andeq	r0, r0, r8, lsl r0
 918:	00000904 	andeq	r0, r0, r4, lsl #18
 91c:	400093fc 	strdmi	r9, [r0], -ip
 920:	0000001c 	andeq	r0, r0, ip, lsl r0
 924:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 928:	180e4101 	stmdane	lr, {r0, r8, lr}
 92c:	00070d41 	andeq	r0, r7, r1, asr #26
 930:	0000001c 	andeq	r0, r0, ip, lsl r0
 934:	00000904 	andeq	r0, r0, r4, lsl #18
 938:	40009418 	andmi	r9, r0, r8, lsl r4
 93c:	000000a0 	andeq	r0, r0, r0, lsr #1
 940:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 944:	41028701 	tstmi	r2, r1, lsl #14
 948:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 94c:	00000007 	andeq	r0, r0, r7
 950:	0000001c 	andeq	r0, r0, ip, lsl r0
 954:	00000904 	andeq	r0, r0, r4, lsl #18
 958:	400094b8 			; <UNDEFINED> instruction: 0x400094b8
 95c:	00000140 	andeq	r0, r0, r0, asr #2
 960:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 964:	41028701 	tstmi	r2, r1, lsl #14
 968:	0d41300e 	wstrheq	wr3, [r1, #-14]
 96c:	00000007 	andeq	r0, r0, r7
 970:	00000018 	andeq	r0, r0, r8, lsl r0
 974:	00000904 	andeq	r0, r0, r4, lsl #18
 978:	400095f8 	strdmi	r9, [r0], -r8
 97c:	00000150 	andeq	r0, r0, r0, asr r1
 980:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 984:	300e4101 	andcc	r4, lr, r1, lsl #2
 988:	00070d41 	andeq	r0, r7, r1, asr #26
 98c:	0000001c 	andeq	r0, r0, ip, lsl r0
 990:	00000904 	andeq	r0, r0, r4, lsl #18
 994:	40009748 	andmi	r9, r0, r8, asr #14
 998:	00000144 	andeq	r0, r0, r4, asr #2
 99c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 9a0:	41028701 	tstmi	r2, r1, lsl #14
 9a4:	0d41300e 	wstrheq	wr3, [r1, #-14]
 9a8:	00000007 	andeq	r0, r0, r7
 9ac:	0000001c 	andeq	r0, r0, ip, lsl r0
 9b0:	00000904 	andeq	r0, r0, r4, lsl #18
 9b4:	4000988c 	andmi	r9, r0, ip, lsl #17
 9b8:	00000060 	andeq	r0, r0, r0, rrx
 9bc:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 9c0:	41028701 	tstmi	r2, r1, lsl #14
 9c4:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 9c8:	00000007 	andeq	r0, r0, r7
 9cc:	0000000c 	andeq	r0, r0, ip
 9d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 9d4:	7c020001 	wstrbvc	wr0, [r2], #-1
 9d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 9dc:	00000018 	andeq	r0, r0, r8, lsl r0
 9e0:	000009cc 	andeq	r0, r0, ip, asr #19
 9e4:	400098ec 	andmi	r9, r0, ip, ror #17
 9e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 9ec:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 9f0:	180e4101 	stmdane	lr, {r0, r8, lr}
 9f4:	00070d41 	andeq	r0, r7, r1, asr #26
 9f8:	0000001c 	andeq	r0, r0, ip, lsl r0
 9fc:	000009cc 	andeq	r0, r0, ip, asr #19
 a00:	40009908 	andmi	r9, r0, r8, lsl #18
 a04:	00000240 	andeq	r0, r0, r0, asr #4
 a08:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 a0c:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 a10:	300e4103 	andcc	r4, lr, r3, lsl #2
 a14:	00070d41 	andeq	r0, r7, r1, asr #26
 a18:	00000020 	andeq	r0, r0, r0, lsr #32
 a1c:	000009cc 	andeq	r0, r0, ip, asr #19
 a20:	40009b48 	andmi	r9, r0, r8, asr #22
 a24:	00000564 	andeq	r0, r0, r4, ror #10
 a28:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
 a2c:	85028701 	strhi	r8, [r2, #-1793]	; 0x701
 a30:	41048403 	tstmi	r4, r3, lsl #8
 a34:	0c41680e 	mcrreq	8, 0, r6, r1, cr14
 a38:	00005007 	andeq	r5, r0, r7
 a3c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a40:	000009cc 	andeq	r0, r0, ip, asr #19
 a44:	4000a0ac 	andmi	sl, r0, ip, lsr #1
 a48:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
 a4c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 a50:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 a54:	380e4103 	stmdacc	lr, {r0, r1, r8, lr}
 a58:	30070c41 	andcc	r0, r7, r1, asr #24
 a5c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a60:	000009cc 	andeq	r0, r0, ip, asr #19
 a64:	4000a364 	andmi	sl, r0, r4, ror #6
 a68:	000003e4 	andeq	r0, r0, r4, ror #7
 a6c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 a70:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 a74:	500e4103 	andpl	r4, lr, r3, lsl #2
 a78:	48070c41 	stmdami	r7, {r0, r6, sl, fp}
 a7c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a80:	000009cc 	andeq	r0, r0, ip, asr #19
 a84:	4000a748 	andmi	sl, r0, r8, asr #14
 a88:	000005be 			; <UNDEFINED> instruction: 0x000005be
 a8c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 a90:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 a94:	480e4103 	stmdami	lr, {r0, r1, r8, lr}
 a98:	40070c41 	andmi	r0, r7, r1, asr #24
 a9c:	0000000c 	andeq	r0, r0, ip
 aa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 aa4:	7c020001 	wstrbvc	wr0, [r2], #-1
 aa8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 aac:	00000018 	andeq	r0, r0, r8, lsl r0
 ab0:	00000a9c 	muleq	r0, ip, sl
 ab4:	4000ad08 	andmi	sl, r0, r8, lsl #26
 ab8:	0000001c 	andeq	r0, r0, ip, lsl r0
 abc:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 ac0:	180e4101 	stmdane	lr, {r0, r8, lr}
 ac4:	00070d41 	andeq	r0, r7, r1, asr #26
 ac8:	0000001c 	andeq	r0, r0, ip, lsl r0
 acc:	00000a9c 	muleq	r0, ip, sl
 ad0:	4000ad24 	andmi	sl, r0, r4, lsr #26
 ad4:	00000208 	andeq	r0, r0, r8, lsl #4
 ad8:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 adc:	41028701 	tstmi	r2, r1, lsl #14
 ae0:	0d41200e 	wstrheq	wr2, [r1, #-14]
 ae4:	00000007 	andeq	r0, r0, r7
 ae8:	00000018 	andeq	r0, r0, r8, lsl r0
 aec:	00000a9c 	muleq	r0, ip, sl
 af0:	4000af2c 	andmi	sl, r0, ip, lsr #30
 af4:	000000a8 	andeq	r0, r0, r8, lsr #1
 af8:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 afc:	100e4101 	andne	r4, lr, r1, lsl #2
 b00:	00070d41 	andeq	r0, r7, r1, asr #26
 b04:	0000001c 	andeq	r0, r0, ip, lsl r0
 b08:	00000a9c 	muleq	r0, ip, sl
 b0c:	4000afd4 	ldrdmi	sl, [r0], -r4
 b10:	00000040 	andeq	r0, r0, r0, asr #32
 b14:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 b18:	41028701 	tstmi	r2, r1, lsl #14
 b1c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 b20:	00000007 	andeq	r0, r0, r7
 b24:	0000001c 	andeq	r0, r0, ip, lsl r0
 b28:	00000a9c 	muleq	r0, ip, sl
 b2c:	4000b014 	andmi	fp, r0, r4, lsl r0
 b30:	0000006a 	andeq	r0, r0, sl, rrx
 b34:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 b38:	41028701 	tstmi	r2, r1, lsl #14
 b3c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 b40:	00000007 	andeq	r0, r0, r7
 b44:	0000001c 	andeq	r0, r0, ip, lsl r0
 b48:	00000a9c 	muleq	r0, ip, sl
 b4c:	4000b080 	andmi	fp, r0, r0, lsl #1
 b50:	000001aa 	andeq	r0, r0, sl, lsr #3
 b54:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 b58:	41028701 	tstmi	r2, r1, lsl #14
 b5c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 b60:	00000007 	andeq	r0, r0, r7
 b64:	0000001c 	andeq	r0, r0, ip, lsl r0
 b68:	00000a9c 	muleq	r0, ip, sl
 b6c:	4000b22c 	andmi	fp, r0, ip, lsr #4
 b70:	00000026 	andeq	r0, r0, r6, lsr #32
 b74:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 b78:	41028701 	tstmi	r2, r1, lsl #14
 b7c:	0d41100e 	wstrheq	wr1, [r1, #-14]
 b80:	00000007 	andeq	r0, r0, r7
 b84:	0000001c 	andeq	r0, r0, ip, lsl r0
 b88:	00000a9c 	muleq	r0, ip, sl
 b8c:	4000b254 	andmi	fp, r0, r4, asr r2
 b90:	00000114 	andeq	r0, r0, r4, lsl r1
 b94:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 b98:	41028701 	tstmi	r2, r1, lsl #14
 b9c:	0d41200e 	wstrheq	wr2, [r1, #-14]
 ba0:	00000007 	andeq	r0, r0, r7
 ba4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ba8:	00000a9c 	muleq	r0, ip, sl
 bac:	4000b368 	andmi	fp, r0, r8, ror #6
 bb0:	00000134 	andeq	r0, r0, r4, lsr r1
 bb4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 bb8:	41028701 	tstmi	r2, r1, lsl #14
 bbc:	0d41200e 	wstrheq	wr2, [r1, #-14]
 bc0:	00000007 	andeq	r0, r0, r7
 bc4:	0000001c 	andeq	r0, r0, ip, lsl r0
 bc8:	00000a9c 	muleq	r0, ip, sl
 bcc:	4000b49c 	mulmi	r0, ip, r4
 bd0:	0000006c 	andeq	r0, r0, ip, rrx
 bd4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 bd8:	41028701 	tstmi	r2, r1, lsl #14
 bdc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 be0:	00000007 	andeq	r0, r0, r7
 be4:	0000001c 	andeq	r0, r0, ip, lsl r0
 be8:	00000a9c 	muleq	r0, ip, sl
 bec:	4000b508 	andmi	fp, r0, r8, lsl #10
 bf0:	00000166 	andeq	r0, r0, r6, ror #2
 bf4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 bf8:	41028701 	tstmi	r2, r1, lsl #14
 bfc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 c00:	00000007 	andeq	r0, r0, r7
 c04:	0000001c 	andeq	r0, r0, ip, lsl r0
 c08:	00000a9c 	muleq	r0, ip, sl
 c0c:	4000b670 	andmi	fp, r0, r0, ror r6
 c10:	00000144 	andeq	r0, r0, r4, asr #2
 c14:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 c18:	41028701 	tstmi	r2, r1, lsl #14
 c1c:	0d41200e 	wstrheq	wr2, [r1, #-14]
 c20:	00000007 	andeq	r0, r0, r7
 c24:	0000000c 	andeq	r0, r0, ip
 c28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 c2c:	7c020001 	wstrbvc	wr0, [r2], #-1
 c30:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000c24 	andeq	r0, r0, r4, lsr #24
 c3c:	4000b7b4 			; <UNDEFINED> instruction: 0x4000b7b4
 c40:	0000001c 	andeq	r0, r0, ip, lsl r0
 c44:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 c48:	180e4101 	stmdane	lr, {r0, r8, lr}
 c4c:	00070d41 	andeq	r0, r7, r1, asr #26
 c50:	0000001c 	andeq	r0, r0, ip, lsl r0
 c54:	00000c24 	andeq	r0, r0, r4, lsr #24
 c58:	4000b7d0 	ldrdmi	fp, [r0], -r0
 c5c:	00000078 	andeq	r0, r0, r8, ror r0
 c60:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 c64:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 c68:	200e4103 	andcs	r4, lr, r3, lsl #2
 c6c:	00070d41 	andeq	r0, r7, r1, asr #26
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	00000c24 	andeq	r0, r0, r4, lsr #24
 c78:	4000b848 	andmi	fp, r0, r8, asr #16
 c7c:	000005cc 	andeq	r0, r0, ip, asr #11
 c80:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 c84:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 c88:	280e4103 	stmdacs	lr, {r0, r1, r8, lr}
 c8c:	00070d41 	andeq	r0, r7, r1, asr #26
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	00000c24 	andeq	r0, r0, r4, lsr #24
 c98:	4000be14 	andmi	fp, r0, r4, lsl lr
 c9c:	000006f4 	strdeq	r0, [r0], -r4
 ca0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 ca4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 ca8:	300e4103 	andcc	r4, lr, r3, lsl #2
 cac:	00070d41 	andeq	r0, r7, r1, asr #26
 cb0:	0000000c 	andeq	r0, r0, ip
 cb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 cb8:	7c020001 	wstrbvc	wr0, [r2], #-1
 cbc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 cc0:	00000018 	andeq	r0, r0, r8, lsl r0
 cc4:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 cc8:	4000c508 	andmi	ip, r0, r8, lsl #10
 ccc:	0000001c 	andeq	r0, r0, ip, lsl r0
 cd0:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 cd4:	180e4101 	stmdane	lr, {r0, r8, lr}
 cd8:	00070d41 	andeq	r0, r7, r1, asr #26
 cdc:	0000001c 	andeq	r0, r0, ip, lsl r0
 ce0:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 ce4:	4000c524 	andmi	ip, r0, r4, lsr #10
 ce8:	00000164 	andeq	r0, r0, r4, ror #2
 cec:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 cf0:	41028701 	tstmi	r2, r1, lsl #14
 cf4:	0d41200e 	wstrheq	wr2, [r1, #-14]
 cf8:	00000007 	andeq	r0, r0, r7
 cfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 d00:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 d04:	4000c688 	andmi	ip, r0, r8, lsl #13
 d08:	0000015e 	andeq	r0, r0, lr, asr r1
 d0c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 d10:	41028701 	tstmi	r2, r1, lsl #14
 d14:	0d41200e 	wstrheq	wr2, [r1, #-14]
 d18:	00000007 	andeq	r0, r0, r7
 d1c:	00000020 	andeq	r0, r0, r0, lsr #32
 d20:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 d24:	4000c7e8 	andmi	ip, r0, r8, ror #15
 d28:	00000508 	andeq	r0, r0, r8, lsl #10
 d2c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 d30:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 d34:	980e4103 	stmdals	lr, {r0, r1, r8, lr}
 d38:	070c4101 	streq	r4, [ip, -r1, lsl #2]
 d3c:	00000180 	andeq	r0, r0, r0, lsl #3
 d40:	00000018 	andeq	r0, r0, r8, lsl r0
 d44:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 d48:	4000ccf0 	strdmi	ip, [r0], -r0
 d4c:	00000052 	andeq	r0, r0, r2, asr r0
 d50:	87040e41 	strhi	r0, [r4, -r1, asr #28]
 d54:	180e4101 	stmdane	lr, {r0, r8, lr}
 d58:	00070d41 	andeq	r0, r7, r1, asr #26
 d5c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d60:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 d64:	4000cd44 	andmi	ip, r0, r4, asr #26
 d68:	00000134 	andeq	r0, r0, r4, lsr r1
 d6c:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 d70:	41028701 	tstmi	r2, r1, lsl #14
 d74:	0c41300e 	tmcrreq	wr14, r3, r1
 d78:	00002807 	andeq	r2, r0, r7, lsl #16
 d7c:	00000020 	andeq	r0, r0, r0, lsr #32
 d80:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 d84:	4000ce78 	andmi	ip, r0, r8, ror lr
 d88:	0000027c 	andeq	r0, r0, ip, ror r2
 d8c:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 d90:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 d94:	880e4103 	stmdahi	lr, {r0, r1, r8, lr}
 d98:	070c4101 	streq	r4, [ip, -r1, lsl #2]
 d9c:	00000070 	andeq	r0, r0, r0, ror r0
 da0:	00000020 	andeq	r0, r0, r0, lsr #32
 da4:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 da8:	4000d0f4 	strdmi	sp, [r0], -r4
 dac:	00000230 	andeq	r0, r0, r0, lsr r2
 db0:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 db4:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 db8:	880e4103 	stmdahi	lr, {r0, r1, r8, lr}
 dbc:	070c4101 	streq	r4, [ip, -r1, lsl #2]
 dc0:	00000070 	andeq	r0, r0, r0, ror r0
 dc4:	0000001c 	andeq	r0, r0, ip, lsl r0
 dc8:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 dcc:	4000d324 	andmi	sp, r0, r4, lsr #6
 dd0:	00000100 	andeq	r0, r0, r0, lsl #2
 dd4:	8e080e41 	cdphi	14, 0, cr0, cr8, cr1, {2}
 dd8:	41028701 	tstmi	r2, r1, lsl #14
 ddc:	0c41300e 	tmcrreq	wr14, r3, r1
 de0:	00002807 	andeq	r2, r0, r7, lsl #16
 de4:	0000001c 	andeq	r0, r0, ip, lsl r0
 de8:	00000cb0 			; <UNDEFINED> instruction: 0x00000cb0
 dec:	4000d424 	andmi	sp, r0, r4, lsr #8
 df0:	00000178 	andeq	r0, r0, r8, ror r1
 df4:	8e0c0e41 	cdphi	14, 0, cr0, cr12, cr1, {2}
 df8:	84028701 	strhi	r8, [r2], #-1793	; 0x701
 dfc:	480e4103 	stmdami	lr, {r0, r1, r8, lr}
 e00:	30070c41 	andcc	r0, r7, r1, asr #24
