#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug 23 10:53:42 2022
# Process ID: 9148
# Current directory: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1
# Command line: vivado.exe -log intellight_v2_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source intellight_v2_axi_smc_0.tcl
# Log file: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1/intellight_v2_axi_smc_0.vds
# Journal file: F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1\vivado.jou
#-----------------------------------------------------------
source intellight_v2_axi_smc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/intelligent_traffic_light/ip_repo/intellight_ip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top intellight_v2_axi_smc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19580
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1352.551 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'intellight_v2_axi_smc_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/synth/intellight_v2_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_3KXIDF' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1251]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_one_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_0/synth/bd_2172_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (1#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_one_0' (2#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_0/synth/bd_2172_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_2172_psr_aclk_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/synth/bd_2172_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/synth/bd_2172_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (3#1) [C:/Xilinx/Vivado/2021.1/scripts/rt/data/unisim_comp.v:100945]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (4#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (5#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (6#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (7#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (8#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_2172_psr_aclk_0' (9#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/synth/bd_2172_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_2172_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1292]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_2172_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1292]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_2172_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1292]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_2172_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1292]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_2172_psr_aclk_0' has 10 connections declared, but only 6 given [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1292]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_3KXIDF' (10#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1251]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1VS19Y0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1597]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00e_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_32/synth/bd_2172_m00e_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (11#1) [C:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00e_0' (18#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_32/synth/bd_2172_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1VS19Y0' (19#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1597]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_19MLNSK' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1898]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00arn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_27/synth/bd_2172_m00arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00arn_0' (29#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_27/synth/bd_2172_m00arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00awn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_29/synth/bd_2172_m00awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00awn_0' (30#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_29/synth/bd_2172_m00awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00bn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_31/synth/bd_2172_m00bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00bn_0' (31#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_31/synth/bd_2172_m00bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00rn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_28/synth/bd_2172_m00rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00rn_0' (32#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_28/synth/bd_2172_m00rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00wn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_30/synth/bd_2172_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00wn_0' (33#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_30/synth/bd_2172_m00wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_19MLNSK' (34#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1898]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m00s2a_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_26/synth/bd_2172_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m00s2a_0' (36#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_26/synth/bd_2172_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_1R3RUXK' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:2194]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01e_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_39/synth/bd_2172_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01e_0' (37#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_39/synth/bd_2172_m01e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_1R3RUXK' (38#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:2194]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_FY9S5E' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01arn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_34/synth/bd_2172_m01arn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01arn_0' (39#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_34/synth/bd_2172_m01arn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01awn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_36/synth/bd_2172_m01awn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01awn_0' (40#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_36/synth/bd_2172_m01awn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01bn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_38/synth/bd_2172_m01bn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01bn_0' (41#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_38/synth/bd_2172_m01bn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01rn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_35/synth/bd_2172_m01rn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01rn_0' (42#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_35/synth/bd_2172_m01rn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01wn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_37/synth/bd_2172_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01wn_0' (43#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_37/synth/bd_2172_m01wn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_FY9S5E' (44#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:2495]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_m01s2a_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_33/synth/bd_2172_m01s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_m01s2a_0' (45#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_33/synth/bd_2172_m01s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_s00a2s_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_20/synth/bd_2172_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_s00a2s_0' (47#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_20/synth/bd_2172_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_X4YZKR' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:2791]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_s00mmu_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_17/synth/bd_2172_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_s00mmu_0' (52#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_17/synth/bd_2172_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_s00sic_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_19/synth/bd_2172_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_s00sic_0' (55#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_19/synth/bd_2172_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_s00tr_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_18/synth/bd_2172_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_s00tr_0' (58#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_18/synth/bd_2172_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_X4YZKR' (59#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:2791]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_RFBFCX' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:3445]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_sarn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_21/synth/bd_2172_sarn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_sarn_0' (60#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_21/synth/bd_2172_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_sawn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_23/synth/bd_2172_sawn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_sawn_0' (61#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_23/synth/bd_2172_sawn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_sbn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_25/synth/bd_2172_sbn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_sbn_0' (62#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_25/synth/bd_2172_sbn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_srn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_22/synth/bd_2172_srn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_srn_0' (63#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_22/synth/bd_2172_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_swn_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_24/synth/bd_2172_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_swn_0' (64#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_24/synth/bd_2172_swn_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_RFBFCX' (65#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:3445]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_2J5QJ9' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:3741]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_arinsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_2/synth/bd_2172_arinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_arinsw_0' (68#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_2/synth/bd_2172_arinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_aroutsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_7/synth/bd_2172_aroutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_aroutsw_0' (69#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_7/synth/bd_2172_aroutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_awinsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_4/synth/bd_2172_awinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_awinsw_0' (70#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_4/synth/bd_2172_awinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_awoutsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_9/synth/bd_2172_awoutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_awoutsw_0' (71#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_9/synth/bd_2172_awoutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_binsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_6/synth/bd_2172_binsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_binsw_0' (72#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_6/synth/bd_2172_binsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_boutsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_11/synth/bd_2172_boutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_boutsw_0' (73#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_11/synth/bd_2172_boutsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_1KVYIST' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1301]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_arni_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_12/synth/bd_2172_arni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_arni_0' (78#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_12/synth/bd_2172_arni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_awni_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_14/synth/bd_2172_awni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_awni_0' (79#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_14/synth/bd_2172_awni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_bni_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_16/synth/bd_2172_bni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_bni_0' (82#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_16/synth/bd_2172_bni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_rni_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_13/synth/bd_2172_rni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_rni_0' (83#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_13/synth/bd_2172_rni_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_wni_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_15/synth/bd_2172_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_wni_0' (84#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_15/synth/bd_2172_wni_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_1KVYIST' (85#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:1301]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_rinsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_3/synth/bd_2172_rinsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_rinsw_0' (86#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_3/synth/bd_2172_rinsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_routsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_8/synth/bd_2172_routsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_routsw_0' (87#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_8/synth/bd_2172_routsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_winsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_5/synth/bd_2172_winsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_winsw_0' (88#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_5/synth/bd_2172_winsw_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'bd_2172_woutsw_0' [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_10/synth/bd_2172_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172_woutsw_0' (89#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_10/synth/bd_2172_woutsw_0.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_2J5QJ9' (90#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:3741]
INFO: [Synth 8-6155] done synthesizing module 'bd_2172' (91#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/synth/bd_2172.v:10]
INFO: [Synth 8-6155] done synthesizing module 'intellight_v2_axi_smc_0' (92#1) [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/synth/intellight_v2_axi_smc_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1389.711 ; gain = 37.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.508 ; gain = 59.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1412.508 ; gain = 59.957
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1423.242 ; gain = 1.375
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/bd_2172_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/bd_2172_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/bd_2172_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/intelligent_traffic_light/optimized_intellight/optimized_intellight.gen/sources_1/bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/bd_2172_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1749.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1763.738 ; gain = 14.254
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1/dont_touch.xdc, line 204).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_10_decerr_slave'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_10_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_si_converter_v1_0_10_axilite_conv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
	   3 Input    1 Bit       Adders := 8     
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 84    
+---Registers : 
	             2178 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	               74 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 52    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 272   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 6     
	   2 Input   55 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 8     
	   5 Input   12 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 41    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 129   
	   3 Input    1 Bit        Muxes := 26    
	   5 Input    1 Bit        Muxes := 26    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |   126|
|3     |LUT2   |   104|
|4     |LUT3   |   131|
|5     |LUT4   |   144|
|6     |LUT5   |    92|
|7     |LUT6   |   131|
|8     |SRL16  |     1|
|9     |FDCE   |   135|
|10    |FDR    |     4|
|11    |FDRE   |   504|
|12    |FDSE   |    30|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 1763.738 ; gain = 59.957
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:01:14 . Memory (MB): peak = 1763.738 ; gain = 411.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1763.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1763.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: b78f9b19
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1763.738 ; gain = 411.188
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1/intellight_v2_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP intellight_v2_axi_smc_0, cache-ID = f24d4654269f811c
INFO: [Coretcl 2-1174] Renamed 193 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/intelligent_traffic_light/optimized_intellight/optimized_intellight.runs/intellight_v2_axi_smc_0_synth_1/intellight_v2_axi_smc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file intellight_v2_axi_smc_0_utilization_synth.rpt -pb intellight_v2_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 23 10:55:33 2022...
