{"Source Block": ["hdl/library/jesd204/jesd204_rx/elastic_buffer.v@79:106@HdlStmIf", "(* ram_style = \"distributed\" *) reg [WIDTH-1:0] mem[0:SIZE - 1];\n\nwire mem_wr;\nwire [WIDTH-1:0] mem_wr_data;\n\ngenerate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin\n  ad_pack #(\n    .I_W(IWIDTH/8),\n    .O_W(OWIDTH/8),\n    .UNIT_W(8)\n  ) i_ad_pack (\n    .clk(clk),\n    .reset(ready_n),\n    .idata(wr_data),\n    .ivalid(1'b1),\n\n    .odata(mem_wr_data),\n    .ovalid(mem_wr)\n  );\nend else begin\n  assign mem_wr = 1'b1;\n  assign mem_wr_data = wr_data;\nend\nendgenerate\n\nalways @(posedge clk) begin\n  if (ready_n == 1'b1) begin\n    wr_addr <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[84, "generate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin\n"], [85, "  ad_pack #(\n"], [86, "    .I_W(IWIDTH/8),\n"], [87, "    .O_W(OWIDTH/8),\n"], [88, "    .UNIT_W(8)\n"], [89, "  ) i_ad_pack (\n"], [90, "    .clk(clk),\n"], [91, "    .reset(ready_n),\n"], [92, "    .idata(wr_data),\n"], [93, "    .ivalid(1'b1),\n"], [95, "    .odata(mem_wr_data),\n"], [96, "    .ovalid(mem_wr)\n"], [97, "  );\n"], [98, "end else begin\n"], [99, "  assign mem_wr = 1'b1;\n"], [100, "  assign mem_wr_data = wr_data;\n"], [101, "end\n"]], "Add": [[93, "  generate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin\n"], [93, "    ad_pack #(\n"], [93, "      .I_W(IWIDTH/8),\n"], [93, "      .O_W(OWIDTH/8),\n"], [93, "      .UNIT_W(8)\n"], [93, "    ) i_ad_pack (\n"], [93, "      .clk(clk),\n"], [93, "      .reset(ready_n),\n"], [93, "      .idata(wr_data),\n"], [93, "      .ivalid(1'b1),\n"]]}}