{
    "DESIGN_NAME": "unic_cass",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_PORT": "clk_i",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_VOFFSET": 7,
    "FP_PDN_HOFFSET": 7,
    "FP_PDN_SKIPTRIM": true,
    "FP_CORE_UTIL" : 45,
    "CLOCK_PERIOD": 10.0,
    "DESIGN_IS_CORE": true
}