{
  "fileIDs": {
      "2": "get_ports.v"
  },
  "hierTree": [
      {
          "file": "2",
          "language": "SystemVerilog",
          "line": 2,
          "ports": [
              {
                  "direction": "Input",
                  "name": "d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rstn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clock0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "q",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "dut"
      }
  ],
  "modules": null
}
