Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Mon Mar 11 17:47:12 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_control_sets -verbose -file uart_led_design_control_sets_placed.rpt
| Design       : uart_led_design
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           30 |
| Yes          | No                    | No                     |               3 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              83 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                           Enable Signal                                           |                                              Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_gen/inst/clk                                    | axi_uartlite_tx/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                            |                1 |              2 |         2.00 |
|  clk_gen/inst/clk                                    | axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  clk_gen/inst/clk                                    | axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  clk_gen/inst/clk                                    | axi_uartlite_rx/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                            |                1 |              4 |         4.00 |
|  clk_gen/inst/clk                                    |                                                                                                   | axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  clk_gen/inst/clk                                    |                                                                                                   | axi_uartlite_tx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  clk_gen/inst/clk                                    |                                                                                                   | axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  clk_gen/inst/clk                                    | axi_uartlite_rx/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                 |                2 |              7 |         3.50 |
|  clk_gen/inst/clk                                    | axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                            |                1 |              8 |         8.00 |
|  clk_gen/inst/clk                                    | rx_controller/inst/led[7]_i_2_n_0                                                                 | RST_IBUF                                                                                                   |                3 |              8 |         2.67 |
|  clk_gen/inst/clk_uart_led_design_clk_wiz_0_0_en_clk |                                                                                                   |                                                                                                            |                1 |              8 |         8.00 |
|  clk_gen/inst/clk                                    | tx_controller/inst/wdata[7]_i_2_n_0                                                               | tx_controller/inst/wdata[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  clk_gen/inst/clk                                    | axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                               | axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |         4.00 |
|  clk_gen/inst/clk                                    | axi_uartlite_rx/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                            |                1 |              8 |         8.00 |
|  clk_gen/inst/clk                                    |                                                                                                   | axi_uartlite_tx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              9 |         3.00 |
|  clk_gen/inst/clk                                    |                                                                                                   | axi_uartlite_rx/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                4 |              9 |         2.25 |
|  clk_gen/inst/clk                                    | axi_uartlite_tx/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | RST_IBUF                                                                                                   |                2 |             16 |         8.00 |
|  clk_gen/inst/clk                                    |                                                                                                   |                                                                                                            |                8 |             18 |         2.25 |
|  clk_gen/inst/clk                                    | axi_uartlite_rx/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | RST_IBUF                                                                                                   |                6 |             28 |         4.67 |
|  clk_gen/inst/clk                                    |                                                                                                   | RST_IBUF                                                                                                   |               14 |             41 |         2.93 |
+------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


