Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Nov 30 12:43:11 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.232    -1940.864                    541                  930        0.213        0.000                      0                  930        3.750        0.000                       0                   398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -6.232    -1940.864                    541                  930        0.213        0.000                      0                  930        3.750        0.000                       0                   398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          541  Failing Endpoints,  Worst Slack       -6.232ns,  Total Violation    -1940.864ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.232ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[916]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.125ns  (logic 9.165ns (56.836%)  route 6.960ns (43.164%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.657    beta/alu_system/out0__1_n_105
    SLICE_X54Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.177 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.177    beta/alu_system/out0_carry_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.396 r  beta/alu_system/out0_carry__0/O[0]
                         net (fo=1, routed)           0.296    19.691    memory_unit/instruction_memory/M_registers_q_reg[951][0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I3_O)        0.295    19.986 f  memory_unit/instruction_memory/M_registers_q[980]_i_2/O
                         net (fo=1, routed)           0.424    20.411    memory_unit/instruction_memory/M_registers_q[980]_i_2_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  memory_unit/instruction_memory/M_registers_q[980]_i_1/O
                         net (fo=7, routed)           0.714    21.248    beta/regfile_system/M_registers_q_reg[948]_0
    SLICE_X57Y81         FDRE                                         r  beta/regfile_system/M_registers_q_reg[916]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.433    14.837    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  beta/regfile_system/M_registers_q_reg[916]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)       -0.043    15.017    beta/regfile_system/M_registers_q_reg[916]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -21.248    
  -------------------------------------------------------------------
                         slack                                 -6.232    

Slack (VIOLATED) :        -6.159ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 9.179ns (57.307%)  route 6.838ns (42.693%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.662 r  beta/alu_system/out0_carry__1/O[3]
                         net (fo=1, routed)           0.575    20.237    memory_unit/instruction_memory/M_registers_q_reg[955][3]
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.307    20.544 r  memory_unit/instruction_memory/M_registers_q[987]_i_1_comp/O
                         net (fo=7, routed)           0.596    21.140    beta/regfile_system/M_registers_q_reg[955]_0
    SLICE_X57Y83         FDRE                                         r  beta/regfile_system/M_registers_q_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.436    14.840    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  beta/regfile_system/M_registers_q_reg[123]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X57Y83         FDRE (Setup_fdre_C_D)       -0.081    14.982    beta/regfile_system/M_registers_q_reg[123]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -21.140    
  -------------------------------------------------------------------
                         slack                                 -6.159    

Slack (VIOLATED) :        -6.158ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.087ns  (logic 9.195ns (57.158%)  route 6.892ns (42.842%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.566 r  beta/alu_system/out0_carry__1/O[0]
                         net (fo=1, routed)           0.438    20.004    memory_unit/instruction_memory/M_registers_q_reg[955][0]
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.295    20.299 f  memory_unit/instruction_memory/M_registers_q[984]_i_2/O
                         net (fo=1, routed)           0.263    20.562    memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124    20.686 r  memory_unit/instruction_memory/M_registers_q[984]_i_1/O
                         net (fo=7, routed)           0.524    21.210    beta/regfile_system/M_registers_q_reg[952]_0
    SLICE_X56Y85         FDRE                                         r  beta/regfile_system/M_registers_q_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.438    14.842    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y85         FDRE                                         r  beta/regfile_system/M_registers_q_reg[88]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X56Y85         FDRE (Setup_fdre_C_D)       -0.013    15.052    beta/regfile_system/M_registers_q_reg[88]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -21.210    
  -------------------------------------------------------------------
                         slack                                 -6.158    

Slack (VIOLATED) :        -6.149ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.047ns  (logic 9.296ns (57.928%)  route 6.751ns (42.072%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.464 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.464    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.779 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.553    20.332    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X55Y86         LUT5 (Prop_lut5_I3_O)        0.307    20.639 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.532    21.170    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X57Y86         FDRE                                         r  beta/regfile_system/M_registers_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.438    14.842    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  beta/regfile_system/M_registers_q_reg[31]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)       -0.043    15.022    beta/regfile_system/M_registers_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -21.170    
  -------------------------------------------------------------------
                         slack                                 -6.149    

Slack (VIOLATED) :        -6.106ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.980ns  (logic 9.195ns (57.542%)  route 6.785ns (42.459%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.566 r  beta/alu_system/out0_carry__1/O[0]
                         net (fo=1, routed)           0.438    20.004    memory_unit/instruction_memory/M_registers_q_reg[955][0]
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.295    20.299 f  memory_unit/instruction_memory/M_registers_q[984]_i_2/O
                         net (fo=1, routed)           0.263    20.562    memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124    20.686 r  memory_unit/instruction_memory/M_registers_q[984]_i_1/O
                         net (fo=7, routed)           0.417    21.103    beta/regfile_system/M_registers_q_reg[952]_0
    SLICE_X55Y85         FDRE                                         r  beta/regfile_system/M_registers_q_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.437    14.841    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  beta/regfile_system/M_registers_q_reg[120]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.067    14.997    beta/regfile_system/M_registers_q_reg[120]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -21.103    
  -------------------------------------------------------------------
                         slack                                 -6.106    

Slack (VIOLATED) :        -6.050ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.930ns  (logic 9.165ns (57.535%)  route 6.765ns (42.465%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.671    18.657    beta/alu_system/out0__1_n_105
    SLICE_X54Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.177 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.177    beta/alu_system/out0_carry_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.396 r  beta/alu_system/out0_carry__0/O[0]
                         net (fo=1, routed)           0.296    19.691    memory_unit/instruction_memory/M_registers_q_reg[951][0]
    SLICE_X55Y82         LUT5 (Prop_lut5_I3_O)        0.295    19.986 f  memory_unit/instruction_memory/M_registers_q[980]_i_2/O
                         net (fo=1, routed)           0.424    20.411    memory_unit/instruction_memory/M_registers_q[980]_i_2_n_0
    SLICE_X57Y83         LUT6 (Prop_lut6_I4_O)        0.124    20.535 r  memory_unit/instruction_memory/M_registers_q[980]_i_1/O
                         net (fo=7, routed)           0.518    21.053    beta/regfile_system/M_registers_q_reg[948]_0
    SLICE_X57Y86         FDRE                                         r  beta/regfile_system/M_registers_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.438    14.842    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X57Y86         FDRE                                         r  beta/regfile_system/M_registers_q_reg[20]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X57Y86         FDRE (Setup_fdre_C_D)       -0.062    15.003    beta/regfile_system/M_registers_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -21.053    
  -------------------------------------------------------------------
                         slack                                 -6.050    

Slack (VIOLATED) :        -6.036ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[952]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.931ns  (logic 9.195ns (57.719%)  route 6.736ns (42.281%))
  Logic Levels:           14  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.566 r  beta/alu_system/out0_carry__1/O[0]
                         net (fo=1, routed)           0.438    20.004    memory_unit/instruction_memory/M_registers_q_reg[955][0]
    SLICE_X55Y84         LUT5 (Prop_lut5_I3_O)        0.295    20.299 f  memory_unit/instruction_memory/M_registers_q[984]_i_2/O
                         net (fo=1, routed)           0.263    20.562    memory_unit/instruction_memory/M_registers_q[984]_i_2_n_0
    SLICE_X55Y84         LUT6 (Prop_lut6_I4_O)        0.124    20.686 r  memory_unit/instruction_memory/M_registers_q[984]_i_1/O
                         net (fo=7, routed)           0.367    21.054    beta/regfile_system/M_registers_q_reg[952]_0
    SLICE_X55Y82         FDRE                                         r  beta/regfile_system/M_registers_q_reg[952]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.434    14.838    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  beta/regfile_system/M_registers_q_reg[952]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDRE (Setup_fdre_C_D)       -0.043    15.018    beta/regfile_system/M_registers_q_reg[952]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -21.054    
  -------------------------------------------------------------------
                         slack                                 -6.036    

Slack (VIOLATED) :        -6.027ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.924ns  (logic 9.179ns (57.641%)  route 6.745ns (42.359%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.662 r  beta/alu_system/out0_carry__1/O[3]
                         net (fo=1, routed)           0.575    20.237    memory_unit/instruction_memory/M_registers_q_reg[955][3]
    SLICE_X57Y84         LUT5 (Prop_lut5_I3_O)        0.307    20.544 r  memory_unit/instruction_memory/M_registers_q[987]_i_1_comp/O
                         net (fo=7, routed)           0.504    21.047    beta/regfile_system/M_registers_q_reg[955]_0
    SLICE_X56Y87         FDRE                                         r  beta/regfile_system/M_registers_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.439    14.843    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  beta/regfile_system/M_registers_q_reg[59]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X56Y87         FDRE (Setup_fdre_C_D)       -0.045    15.021    beta/regfile_system/M_registers_q_reg[59]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -21.047    
  -------------------------------------------------------------------
                         slack                                 -6.027    

Slack (VIOLATED) :        -6.025ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.872ns  (logic 9.097ns (57.314%)  route 6.775ns (42.686%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.586 r  beta/alu_system/out0_carry__1/O[2]
                         net (fo=1, routed)           0.607    20.193    memory_unit/instruction_memory/M_registers_q_reg[955][2]
    SLICE_X55Y87         LUT5 (Prop_lut5_I3_O)        0.301    20.494 r  memory_unit/instruction_memory/M_registers_q[986]_i_1_comp/O
                         net (fo=7, routed)           0.502    20.995    beta/regfile_system/M_registers_q_reg[954]_0
    SLICE_X55Y85         FDRE                                         r  beta/regfile_system/M_registers_q_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.437    14.841    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  beta/regfile_system/M_registers_q_reg[122]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.093    14.971    beta/regfile_system/M_registers_q_reg[122]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                 -6.025    

Slack (VIOLATED) :        -6.023ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[991]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 9.296ns (58.340%)  route 6.638ns (41.660%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT5=3 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.539     5.123    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X53Y75         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  memory_unit/instruction_memory/read_data_reg[26]/Q
                         net (fo=63, routed)          0.716     6.295    beta/control_system/Q[0]
    SLICE_X52Y75         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610     6.905 r  beta/control_system/M_registers_q_reg[967]_i_12/O[3]
                         net (fo=137, routed)         1.106     8.011    beta/control_system/O[3]
    SLICE_X50Y76         LUT6 (Prop_lut6_I1_O)        0.307     8.318 r  beta/control_system/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.000     8.318    beta/control_system/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     8.527 r  beta/control_system/io_led_OBUF[23]_inst_i_14/O
                         net (fo=1, routed)           0.398     8.925    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_2
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.297     9.222 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.689     9.911    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.035 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_7_comp/O
                         net (fo=64, routed)          0.895    10.930    beta/regfile_system/M_regfile_system_read_address_2[1]
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.124    11.054 r  beta/regfile_system/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.000    11.054    beta/regfile_system/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X54Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.268 r  beta/regfile_system/io_led_OBUF[19]_inst_i_1/O
                         net (fo=38, routed)          0.333    11.601    memory_unit/instruction_memory/io_led_OBUF[2]
    SLICE_X55Y72         LUT5 (Prop_lut5_I4_O)        0.297    11.898 r  memory_unit/instruction_memory/out0_i_29/O
                         net (fo=84, routed)          0.717    12.615    beta/alu_system/B[3]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    16.466 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.468    beta/alu_system/out0__0_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    17.986 r  beta/alu_system/out0__1/P[3]
                         net (fo=2, routed)           0.811    18.797    beta/alu_system/out0__1_n_102
    SLICE_X54Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    19.347 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.347    beta/alu_system/out0_carry__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.464 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.464    beta/alu_system/out0_carry__1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.779 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.553    20.332    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X55Y86         LUT5 (Prop_lut5_I3_O)        0.307    20.639 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.419    21.057    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X53Y86         FDRE                                         r  beta/regfile_system/M_registers_q_reg[991]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.437    14.841    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X53Y86         FDRE                                         r  beta/regfile_system/M_registers_q_reg[991]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)       -0.043    15.035    beta/regfile_system/M_registers_q_reg[991]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -21.057    
  -------------------------------------------------------------------
                         slack                                 -6.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 FSM_onehot_M_code_writer_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_code_writer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.543%)  route 0.088ns (26.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.148     1.681 r  FSM_onehot_M_code_writer_q_reg[1]/Q
                         net (fo=9, routed)           0.088     1.769    FSM_onehot_M_code_writer_q_reg_n_0_[1]
    SLICE_X64Y85         LUT6 (Prop_lut6_I3_O)        0.098     1.867 r  FSM_onehot_M_code_writer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    FSM_onehot_M_code_writer_q[2]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[2]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.121     1.654    FSM_onehot_M_code_writer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.585     1.529    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.842    reset_cond/M_stage_d[2]
    SLICE_X62Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.853     2.043    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X62Y69         FDSE (Hold_fdse_C_D)         0.070     1.599    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.583     1.527    slowclock/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y71         FDRE                                         r  slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.851     2.041    slowclock/clk_IBUF_BUFG
    SLICE_X64Y71         FDRE                                         r  slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.527    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.583     1.527    slowclock/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.805    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.915 r  slowclock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    slowclock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y72         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.850     2.040    slowclock/clk_IBUF_BUFG
    SLICE_X64Y72         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.134     1.661    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.580     1.524    slowclock/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.802    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.847     2.037    slowclock/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X64Y74         FDRE (Hold_fdre_C_D)         0.134     1.658    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.585     1.529    slowclock/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  slowclock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.807    slowclock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  slowclock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    slowclock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y69         FDRE                                         r  slowclock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.853     2.043    slowclock/clk_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  slowclock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.134     1.663    slowclock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.584     1.528    slowclock/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y70         FDRE                                         r  slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.852     2.042    slowclock/clk_IBUF_BUFG
    SLICE_X64Y70         FDRE                                         r  slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.528    
    SLICE_X64Y70         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.581     1.525    slowclock/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.848     2.038    slowclock/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.525    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_onehot_M_code_writer_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_code_writer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  FSM_onehot_M_code_writer_q_reg[0]/Q
                         net (fo=35, routed)          0.187     1.884    M_memory_unit_instruction_write_enable
    SLICE_X64Y85         LUT5 (Prop_lut5_I4_O)        0.043     1.927 r  FSM_onehot_M_code_writer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.927    FSM_onehot_M_code_writer_q[1]_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  FSM_onehot_M_code_writer_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X64Y85         FDRE (Hold_fdre_C_D)         0.131     1.664    FSM_onehot_M_code_writer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 memory_unit/instruction_memory/ram_reg_0_15_22_22/SP/CLK
                            (rising edge-triggered cell RAMS32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memory_unit/instruction_memory/read_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.588     1.532    memory_unit/instruction_memory/ram_reg_0_15_22_22/WCLK
    SLICE_X64Y83         RAMS32                                       r  memory_unit/instruction_memory/ram_reg_0_15_22_22/SP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         RAMS32 (Prop_rams32_CLK_O)
                                                      0.386     1.918 r  memory_unit/instruction_memory/ram_reg_0_15_22_22/SP/O
                         net (fo=1, routed)           0.000     1.918    memory_unit/instruction_memory/read_data0[22]
    SLICE_X64Y83         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.856     2.046    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[22]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X64Y83         FDRE (Hold_fdre_C_D)         0.121     1.653    memory_unit/instruction_memory/read_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   FSM_onehot_M_code_writer_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   FSM_onehot_M_code_writer_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   FSM_onehot_M_code_writer_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y85   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X55Y74   memory_unit/instruction_memory/read_data_reg[26]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y85   memory_unit/instruction_memory/read_data_reg[26]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y83   memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   memory_unit/data_memory/mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   memory_unit/data_memory/mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y77   memory_unit/data_memory/mem_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y77   memory_unit/data_memory/mem_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y77   memory_unit/data_memory/mem_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y77   memory_unit/data_memory/mem_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y75   memory_unit/data_memory/mem_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y75   memory_unit/data_memory/mem_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y80   memory_unit/data_memory/mem_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y80   memory_unit/data_memory/mem_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y80   memory_unit/data_memory/mem_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y80   memory_unit/data_memory/mem_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y74   memory_unit/data_memory/mem_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y74   memory_unit/data_memory/mem_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y74   memory_unit/data_memory/mem_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y74   memory_unit/data_memory/mem_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y74   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK



