<stg><name>tpgPatternDPColorSquare</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:0 %dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpYUVCoef

]]></Node>
<StgValue><ssdm name="dpYUVCoef_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:1 %dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dpDynamicRange

]]></Node>
<StgValue><ssdm name="dpDynamicRange_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:2 %color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color

]]></Node>
<StgValue><ssdm name="color_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:3 %x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:4 %y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:5 %trunc_ln1716 = trunc i16 %x_read

]]></Node>
<StgValue><ssdm name="trunc_ln1716"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:6 %icmp_ln1716 = icmp_eq  i16 %x_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1716"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:7 %or_ln1716 = or i16 %x_read, i16 %y_read

]]></Node>
<StgValue><ssdm name="or_ln1716"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:8 %icmp_ln1716_1 = icmp_eq  i16 %or_ln1716, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1716_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:10 %br_ln1716 = br i1 %icmp_ln1716_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln1716"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %store_ln1718 = store i6 0, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1718"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1720 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1720"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:1 %cmp41 = icmp_eq  i8 %color_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp41"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2 %cmp106 = icmp_eq  i8 %dpYUVCoef_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp106"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4 %br_ln1733 = br i1 %icmp_ln1716, void, void

]]></Node>
<StgValue><ssdm name="br_ln1733"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %store_ln1736 = store i10 0, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1736"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1737 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1737"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8 %icmp_ln1765 = icmp_ne  i8 %color_read, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1765"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9 %and_ln1765 = and i1 %trunc_ln1716, i1 %icmp_ln1765

]]></Node>
<StgValue><ssdm name="and_ln1765"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:40 %empty = or i8 %color_read, i8 %dpDynamicRange_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41 %empty_60 = icmp_eq  i8 %empty, i8 0

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:42 %sel_tmp2 = icmp_ne  i8 %dpDynamicRange_read, i8 0

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1">
<![CDATA[
_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit:9 %vBarSel_1_load = load i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="vBarSel_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6">
<![CDATA[
:0 %yCount_V_1_load = load i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="yCount_V_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %icmp_ln878 = icmp_ne  i6 %yCount_V_1_load, i6 63

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln1721 = and i1 %icmp_ln878, i1 %icmp_ln1716

]]></Node>
<StgValue><ssdm name="and_ln1721"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1721 = br i1 %and_ln1721, void, void

]]></Node>
<StgValue><ssdm name="br_ln1721"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln1725 = br i1 %icmp_ln1716, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln1725"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="0"/>
<literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:0 %store_ln1727 = store i6 0, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln1727"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="0"/>
<literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %xor_ln1728 = xor i1 %vBarSel_1_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1728"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="0"/>
<literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:2 %store_ln1728 = store i1 %xor_ln1728, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1728"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="0"/>
<literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1729 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1729"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln691 = add i6 %yCount_V_1_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
:1 %store_ln691 = store i6 %add_ln691, i6 %yCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="0"/>
<literal name="and_ln1721" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln1724 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln1724"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln1719 = store i1 0, i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1719"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="3" op_0_bw="3">
<![CDATA[
._crit_edge:3 %hBarSel_1_load = load i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="hBarSel_1_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10">
<![CDATA[
:0 %xCount_V_1_load = load i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="xCount_V_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="10">
<![CDATA[
:1 %trunc_ln878 = trunc i10 %xCount_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln878"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %icmp_ln878_1 = icmp_ult  i10 %xCount_V_1_load, i10 63

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln1738 = br i1 %icmp_ln878_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln1738"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0 %add_ln692 = add i10 %xCount_V_1_load, i10 961

]]></Node>
<StgValue><ssdm name="add_ln692"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:1 %store_ln692 = store i10 %add_ln692, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln692"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln1745 = add i3 %hBarSel_1_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1745"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:3 %store_ln1745 = store i3 %add_ln1745, i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1745"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln691_1 = add i6 %trunc_ln878, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="6">
<![CDATA[
:1 %zext_ln691 = zext i6 %add_ln691_1

]]></Node>
<StgValue><ssdm name="zext_ln691"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
:2 %store_ln691 = store i10 %zext_ln691, i10 %xCount_V_1

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln1741 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1741"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1716" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0">
<![CDATA[
:0 %store_ln1735 = store i3 0, i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="store_ln1735"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
._crit_edge:0 %vBarSel_3_loc_0 = phi i1 0, void, i1 %vBarSel_1_load, void, i1 %xor_ln1728, void, i1 %vBarSel_1_load, void

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ifconv:0 %hBarSel_5_loc_0 = phi i3 0, void, i3 %hBarSel_1_load, void, i3 %add_ln1745, void

]]></Node>
<StgValue><ssdm name="hBarSel_5_loc_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
_ifconv:1 %or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %vBarSel_3_loc_0, i3 %hBarSel_5_loc_0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="4">
<![CDATA[
_ifconv:2 %zext_ln1748 = zext i4 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln1748"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
_ifconv:3 %tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 0, i8 %zext_ln1748

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:4 %idxprom45 = zext i11 %tmp_1

]]></Node>
<StgValue><ssdm name="idxprom45"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5 %DPtpgBarArray_addr = getelementptr i3 %DPtpgBarArray, i64 0, i64 %idxprom45

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:6 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="4">
<![CDATA[
_ifconv:6 %DPtpgBarArray_load = load i4 %DPtpgBarArray_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarArray_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:7 %idxprom47 = zext i3 %DPtpgBarArray_load

]]></Node>
<StgValue><ssdm name="idxprom47"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10 %DPtpgBarSelRgb_VESA_r_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_r, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:11 %DPtpgBarSelRgb_VESA_r_load = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r_load"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %DPtpgBarSelRgb_VESA_g_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_g, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:14 %DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %DPtpgBarSelRgb_VESA_b_addr = getelementptr i2 %DPtpgBarSelRgb_VESA_b, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:17 %DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19 %DPtpgBarSelRgb_CEA_r_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_r, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:20 %DPtpgBarSelRgb_CEA_r_load = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:22 %DPtpgBarSelRgb_CEA_g_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_g, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:23 %DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:25 %DPtpgBarSelRgb_CEA_b_addr = getelementptr i6 %DPtpgBarSelRgb_CEA_b, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:26 %DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:28 %DPtpgBarSelYuv_601_y_addr = getelementptr i8 %DPtpgBarSelYuv_601_y, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:29 %DPtpgBarSelYuv_601_y_load = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:30 %DPtpgBarSelYuv_601_v_addr = getelementptr i8 %DPtpgBarSelYuv_601_v, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_addr"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:31 %DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32 %DPtpgBarSelYuv_709_y_addr = getelementptr i8 %DPtpgBarSelYuv_709_y, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:33 %DPtpgBarSelYuv_709_y_load = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34 %DPtpgBarSelYuv_709_v_addr = getelementptr i8 %DPtpgBarSelYuv_709_v, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_addr"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:35 %DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36 %DPtpgBarSelYuv_601_u_addr = getelementptr i8 %DPtpgBarSelYuv_601_u, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_addr"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:37 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38 %DPtpgBarSelYuv_709_u_addr = getelementptr i8 %DPtpgBarSelYuv_709_u, i64 0, i64 %idxprom47

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_addr"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:39 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:11 %DPtpgBarSelRgb_VESA_r_load = load i3 %DPtpgBarSelRgb_VESA_r_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_r_load"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:14 %DPtpgBarSelRgb_VESA_g_load = load i3 %DPtpgBarSelRgb_VESA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_g_load"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:17 %DPtpgBarSelRgb_VESA_b_load = load i3 %DPtpgBarSelRgb_VESA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_VESA_b_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:20 %DPtpgBarSelRgb_CEA_r_load = load i3 %DPtpgBarSelRgb_CEA_r_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_r_load"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:21 %val_assign_3_cast = sext i6 %DPtpgBarSelRgb_CEA_r_load

]]></Node>
<StgValue><ssdm name="val_assign_3_cast"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:23 %DPtpgBarSelRgb_CEA_g_load = load i3 %DPtpgBarSelRgb_CEA_g_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_g_load"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:24 %val_assign_4_cast = sext i6 %DPtpgBarSelRgb_CEA_g_load

]]></Node>
<StgValue><ssdm name="val_assign_4_cast"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="3">
<![CDATA[
_ifconv:26 %DPtpgBarSelRgb_CEA_b_load = load i3 %DPtpgBarSelRgb_CEA_b_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelRgb_CEA_b_load"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:27 %val_assign_5_cast = sext i6 %DPtpgBarSelRgb_CEA_b_load

]]></Node>
<StgValue><ssdm name="val_assign_5_cast"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:29 %DPtpgBarSelYuv_601_y_load = load i3 %DPtpgBarSelYuv_601_y_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_y_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:31 %DPtpgBarSelYuv_601_v_load = load i3 %DPtpgBarSelYuv_601_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_v_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:33 %DPtpgBarSelYuv_709_y_load = load i3 %DPtpgBarSelYuv_709_y_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_y_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:35 %DPtpgBarSelYuv_709_v_load = load i3 %DPtpgBarSelYuv_709_v_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_v_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:37 %DPtpgBarSelYuv_601_u_load = load i3 %DPtpgBarSelYuv_601_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_601_u_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="3">
<![CDATA[
_ifconv:39 %DPtpgBarSelYuv_709_u_load = load i3 %DPtpgBarSelYuv_709_u_addr

]]></Node>
<StgValue><ssdm name="DPtpgBarSelYuv_709_u_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43 %sel_tmp3 = and i1 %cmp41, i1 %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44 %sel_tmp5 = xor i1 %cmp41, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45 %sel_tmp6 = and i1 %cmp106, i1 %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46 %xor_ln1765 = xor i1 %and_ln1765, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1765"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47 %and_ln1765_1 = and i1 %sel_tmp6, i1 %xor_ln1765

]]></Node>
<StgValue><ssdm name="and_ln1765_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %and_ln1765_2 = and i1 %sel_tmp6, i1 %and_ln1765

]]></Node>
<StgValue><ssdm name="and_ln1765_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49 %sel_tmp16_demorgan = or i1 %cmp41, i1 %cmp106

]]></Node>
<StgValue><ssdm name="sel_tmp16_demorgan"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50 %sel_tmp16 = xor i1 %sel_tmp16_demorgan, i1 1

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51 %and_ln1765_3 = and i1 %and_ln1765, i1 %sel_tmp16

]]></Node>
<StgValue><ssdm name="and_ln1765_3"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:52 %select_ln1765 = select i1 %and_ln1765_3, i8 %DPtpgBarSelYuv_709_y_load, i8 %DPtpgBarSelYuv_601_y_load

]]></Node>
<StgValue><ssdm name="select_ln1765"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53 %or_ln1765 = or i1 %and_ln1765_3, i1 %and_ln1765_2

]]></Node>
<StgValue><ssdm name="or_ln1765"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:54 %select_ln1765_1 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_y_load, i8 %val_assign_3_cast

]]></Node>
<StgValue><ssdm name="select_ln1765_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:55 %or_ln1765_1 = or i1 %and_ln1765_1, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="or_ln1765_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:57 %select_ln1765_3 = select i1 %or_ln1765, i8 %select_ln1765, i8 %select_ln1765_1

]]></Node>
<StgValue><ssdm name="select_ln1765_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58 %or_ln1765_2 = or i1 %or_ln1765, i1 %or_ln1765_1

]]></Node>
<StgValue><ssdm name="or_ln1765_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:60 %select_ln1765_5 = select i1 %and_ln1765_3, i8 %DPtpgBarSelYuv_709_v_load, i8 %DPtpgBarSelYuv_601_v_load

]]></Node>
<StgValue><ssdm name="select_ln1765_5"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:61 %select_ln1765_6 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_u_load, i8 %val_assign_4_cast

]]></Node>
<StgValue><ssdm name="select_ln1765_6"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:63 %select_ln1765_8 = select i1 %or_ln1765, i8 %select_ln1765_5, i8 %select_ln1765_6

]]></Node>
<StgValue><ssdm name="select_ln1765_8"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:65 %select_ln1765_10 = select i1 %and_ln1765_1, i8 %DPtpgBarSelYuv_601_v_load, i8 %val_assign_5_cast

]]></Node>
<StgValue><ssdm name="select_ln1765_10"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67 %select_ln1765_12 = select i1 %or_ln1765, i8 %select_ln1765_5, i8 %select_ln1765_10

]]></Node>
<StgValue><ssdm name="select_ln1765_12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
<literal name="or_ln1765_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:12 %val_assign_cast = sext i2 %DPtpgBarSelRgb_VESA_r_load

]]></Node>
<StgValue><ssdm name="val_assign_cast"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
<literal name="or_ln1765_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:15 %val_assign_1_cast = sext i2 %DPtpgBarSelRgb_VESA_g_load

]]></Node>
<StgValue><ssdm name="val_assign_1_cast"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_60" val="1"/>
<literal name="or_ln1765_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="2">
<![CDATA[
_ifconv:18 %val_assign_2_cast = sext i2 %DPtpgBarSelRgb_VESA_b_load

]]></Node>
<StgValue><ssdm name="val_assign_2_cast"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1765_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:56 %select_ln1765_2 = select i1 %empty_60, i8 %val_assign_cast, i8 %DPtpgBarSelYuv_709_y_load

]]></Node>
<StgValue><ssdm name="select_ln1765_2"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:59 %select_ln1765_4 = select i1 %or_ln1765_2, i8 %select_ln1765_3, i8 %select_ln1765_2

]]></Node>
<StgValue><ssdm name="select_ln1765_4"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1765_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:62 %select_ln1765_7 = select i1 %empty_60, i8 %val_assign_1_cast, i8 %DPtpgBarSelYuv_709_u_load

]]></Node>
<StgValue><ssdm name="select_ln1765_7"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:64 %select_ln1765_9 = select i1 %or_ln1765_2, i8 %select_ln1765_8, i8 %select_ln1765_7

]]></Node>
<StgValue><ssdm name="select_ln1765_9"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1765_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:66 %select_ln1765_11 = select i1 %empty_60, i8 %val_assign_2_cast, i8 %DPtpgBarSelYuv_709_v_load

]]></Node>
<StgValue><ssdm name="select_ln1765_11"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:68 %select_ln1765_13 = select i1 %or_ln1765_2, i8 %select_ln1765_12, i8 %select_ln1765_11

]]></Node>
<StgValue><ssdm name="select_ln1765_13"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
_ifconv:69 %mrv = insertvalue i24 <undef>, i8 %select_ln1765_4

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
_ifconv:70 %mrv_1 = insertvalue i24 %mrv, i8 %select_ln1765_9

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="8">
<![CDATA[
_ifconv:71 %mrv_2 = insertvalue i24 %mrv_1, i8 %select_ln1765_13

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24">
<![CDATA[
_ifconv:72 %ret_ln1776 = ret i24 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln1776"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
