{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528653421101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528653421102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 01:57:00 2018 " "Processing started: Mon Jun 11 01:57:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528653421102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528653421102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528653421102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528653421960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/out_port_adapter.v 2 2 " "Found 2 design units, including 2 entities, in source file source/out_port_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_adapter " "Found entity 1: out_port_adapter" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422065 ""} { "Info" "ISGN_ENTITY_NAME" "2 sevenseg " "Found entity 2: sevenseg" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/in_port_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/in_port_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port_adapter " "Found entity 1: in_port_adapter" {  } { { "source/in_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/in_port_adapter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422087 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input_reg.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/io_input_reg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "source/sc_cpu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "source/dffe32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halffre.v 1 1 " "Found 1 design units, including 1 entities, in source file halffre.v" { { "Info" "ISGN_ENTITY_NAME" "1 halffre " "Found entity 1: halffre" {  } { { "halffre.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/halffre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sc_computer " "Elaborating entity \"sc_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528653422396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_adapter out_port_adapter:output_adapter " "Elaborating entity \"out_port_adapter\" for hierarchy \"out_port_adapter:output_adapter\"" {  } { { "source/sc_computer.bdf" "output_adapter" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 208 1360 1560 352 "output_adapter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(8) " "Verilog HDL assignment warning at out_port_adapter.v(8): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422403 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(9) " "Verilog HDL assignment warning at out_port_adapter.v(9): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422403 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(10) " "Verilog HDL assignment warning at out_port_adapter.v(10): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422403 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(11) " "Verilog HDL assignment warning at out_port_adapter.v(11): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422403 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(12) " "Verilog HDL assignment warning at out_port_adapter.v(12): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422403 "|sc_computer|out_port_adapter:output_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_adapter.v(13) " "Verilog HDL assignment warning at out_port_adapter.v(13): truncated value with size 32 to match size of target (4)" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422403 "|sc_computer|out_port_adapter:output_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_adapter:output_adapter\|sevenseg:h0 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_adapter:output_adapter\|sevenseg:h0\"" {  } { { "source/out_port_adapter.v" "h0" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem sc_datamem:datamem " "Elaborating entity \"sc_datamem\" for hierarchy \"sc_datamem:datamem\"" {  } { { "source/sc_computer.bdf" "datamem" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 144 1040 1280 352 "datamem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writ_datamem_enable sc_datamem.v(19) " "Verilog HDL or VHDL warning at sc_datamem.v(19): object \"writ_datamem_enable\" assigned a value but never read" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528653422421 "|sc_computer|sc_datamem:datamem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_io_output_reg_enable sc_datamem.v(19) " "Verilog HDL or VHDL warning at sc_datamem.v(19): object \"write_io_output_reg_enable\" assigned a value but never read" {  } { { "source/sc_datamem.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1528653422421 "|sc_computer|sc_datamem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_datamem:datamem\|mux2x32:mem_io_dataout_mux " "Elaborating entity \"mux2x32\" for hierarchy \"sc_datamem:datamem\|mux2x32:mem_io_dataout_mux\"" {  } { { "source/sc_datamem.v" "mem_io_dataout_mux" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_datamem:datamem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamem.v" "dram" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_datamem.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/test_datamem.mif " "Parameter \"init_file\" = \"./source/test_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422522 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528653422522 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_fgm1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_fgm1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528653422619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgm1 " "Found entity 1: altsyncram_fgm1" {  } { { "db/altsyncram_fgm1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_fgm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgm1 sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_fgm1:auto_generated " "Elaborating entity \"altsyncram_fgm1\" for hierarchy \"sc_datamem:datamem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_fgm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_cpu:cpu\"" {  } { { "source/sc_computer.bdf" "cpu" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 80 680 864 192 "cpu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_cpu:cpu\|dff32:ip\"" {  } { { "source/sc_cpu.v" "ip" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_cpu:cpu\|sc_cu:cu\"" {  } { { "source/sc_cpu.v" "cu" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "source/sc_cpu.v" "reg_wn" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "source/sc_cpu.v" "nextpc" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_cpu:cpu\|regfile:rf\"" {  } { { "source/sc_cpu.v" "rf" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_cpu:cpu\|alu:al_unit\"" {  } { { "source/sc_cpu.v" "al_unit" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422669 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "alu.v(18) " "Verilog HDL Casex/Casez warning at alu.v(18): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "source/alu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/alu.v" 18 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1528653422671 "|sc_computer|sc_cpu:cpu|alu:al_unit"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "alu.v(19) " "Verilog HDL Casex/Casez warning at alu.v(19): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "source/alu.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/alu.v" 19 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Quartus II" 0 -1 1528653422671 "|sc_computer|sc_cpu:cpu|alu:al_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halffre halffre:clock " "Elaborating entity \"halffre\" for hierarchy \"halffre:clock\"" {  } { { "source/sc_computer.bdf" "clock" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 80 224 344 160 "clock" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 halffre.v(7) " "Verilog HDL assignment warning at halffre.v(7): truncated value with size 32 to match size of target (1)" {  } { { "halffre.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/halffre.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528653422676 "|sc_computer|halffre:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_instmem:instmem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_instmem:instmem\"" {  } { { "source/sc_computer.bdf" "instmem" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 160 448 632 272 "instmem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_instmem:instmem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_instmem:instmem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/test_instmem.mif " "Parameter \"init_file\" = \"./source/test_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422701 ""}  } { { "source/lpm_rom_irom.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528653422701 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_22j1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_22j1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528653422795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22j1 " "Found entity 1: altsyncram_22j1" {  } { { "db/altsyncram_22j1.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/altsyncram_22j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653422797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653422797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22j1 sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_22j1:auto_generated " "Elaborating entity \"altsyncram_22j1\" for hierarchy \"sc_instmem:instmem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_22j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port_adapter in_port_adapter:input_adapter " "Elaborating entity \"in_port_adapter\" for hierarchy \"in_port_adapter:input_adapter\"" {  } { { "source/sc_computer.bdf" "input_adapter" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 384 752 936 496 "input_adapter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653422806 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Mod0\"" {  } { { "source/out_port_adapter.v" "Mod0" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653424616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Mod1\"" {  } { { "source/out_port_adapter.v" "Mod1" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653424616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Mod2\"" {  } { { "source/out_port_adapter.v" "Mod2" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653424616 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_adapter:output_adapter\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_adapter:output_adapter\|Div2\"" {  } { { "source/out_port_adapter.v" "Div2" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653424616 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1528653424616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_adapter:output_adapter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"out_port_adapter:output_adapter\|lpm_divide:Mod0\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653425048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_adapter:output_adapter\|lpm_divide:Mod0 " "Instantiated megafunction \"out_port_adapter:output_adapter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425048 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528653425048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653425139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653425139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653425189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653425189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653425269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653425269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_adapter:output_adapter\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"out_port_adapter:output_adapter\|lpm_divide:Mod2\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653425736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_adapter:output_adapter\|lpm_divide:Mod2 " "Instantiated megafunction \"out_port_adapter:output_adapter\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425736 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528653425736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_adapter:output_adapter\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"out_port_adapter:output_adapter\|lpm_divide:Div2\"" {  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653425786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_adapter:output_adapter\|lpm_divide:Div2 " "Instantiated megafunction \"out_port_adapter:output_adapter\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528653425786 ""}  } { { "source/out_port_adapter.v" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/out_port_adapter.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528653425786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528653425871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528653425871 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 248 1640 1816 264 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528653428147 "|sc_computer|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] GND " "Pin \"hex1\[2\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 248 1640 1816 264 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528653428147 "|sc_computer|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 248 1640 1816 264 "hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528653428147 "|sc_computer|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 312 1640 1816 328 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528653428147 "|sc_computer|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 312 1640 1816 328 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528653428147 "|sc_computer|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "source/sc_computer.bdf" "" { Schematic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/source/sc_computer.bdf" { { 312 1640 1816 328 "hex3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1528653428147 "|sc_computer|hex3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1528653428147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1528653429694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528653431502 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528653431502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3165 " "Implemented 3165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528653431960 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528653431960 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3047 " "Implemented 3047 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528653431960 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1528653431960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528653431960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528653432050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 01:57:12 2018 " "Processing ended: Mon Jun 11 01:57:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528653432050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528653432050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528653432050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528653432050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528653434209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528653434209 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 01:57:13 2018 " "Processing started: Mon Jun 11 01:57:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528653434209 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528653434209 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528653434209 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1528653434444 ""}
{ "Info" "0" "" "Project  = sc_computer" {  } {  } 0 0 "Project  = sc_computer" 0 0 "Fitter" 0 0 1528653434446 ""}
{ "Info" "0" "" "Revision = sc_computer" {  } {  } 0 0 "Revision = sc_computer" 0 0 "Fitter" 0 0 1528653434446 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1528653434666 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sc_computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sc_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528653434700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528653434769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528653434769 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528653435100 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528653435151 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528653435979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1528653436017 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1528653444018 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1528653444035 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1528653444210 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "halffre:clock\|c2~CLKENA0 1024 global CLKCTRL_G3 " "halffre:clock\|c2~CLKENA0 with 1024 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1528653444224 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1528653444224 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetn~inputCLKENA0 1024 global CLKCTRL_G4 " "resetn~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1528653444224 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mem_clk~inputCLKENA0 44 global CLKCTRL_G6 " "mem_clk~inputCLKENA0 with 44 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1528653444224 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1528653444224 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1528653444422 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528653444434 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528653445722 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528653445723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528653445758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528653445759 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528653445761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528653445816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528653445821 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528653445828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528653445833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528653445834 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528653445838 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528653446053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1528653446061 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528653446061 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528653446399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528653459392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528653461423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528653461438 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528653470370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528653470370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528653472680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1528653489503 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528653489503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:19 " "Fitter routing operations ending: elapsed time is 00:01:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528653560411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1528653560412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528653560412 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "6.09 " "Total time spent on timing analysis during the Fitter is 6.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1528653565452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528653565616 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1528653565616 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528653572019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528653572117 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1528653572117 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528653578107 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528653585135 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/output_files/sc_computer.fit.smsg " "Generated suppressed messages file C:/Users/Victor/OneDrive/Study/Computer Organization and Architecture/Labs/Lab2_v2/project/output_files/sc_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528653586238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5712 " "Peak virtual memory: 5712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528653587762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 01:59:47 2018 " "Processing ended: Mon Jun 11 01:59:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528653587762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:34 " "Elapsed time: 00:02:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528653587762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:34 " "Total CPU time (on all processors): 00:02:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528653587762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528653587762 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528653589576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528653589577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 01:59:49 2018 " "Processing started: Mon Jun 11 01:59:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528653589577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528653589577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528653589577 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528653599950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528653603667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 02:00:03 2018 " "Processing ended: Mon Jun 11 02:00:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528653603667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528653603667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528653603667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528653603667 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528653604458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528653605963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528653605965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 02:00:05 2018 " "Processing started: Mon Jun 11 02:00:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528653605965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528653605965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528653605965 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1528653606207 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528653607492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528653607564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1528653607564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1528653609167 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528653609168 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mem_clk mem_clk " "create_clock -period 1.000 -name mem_clk mem_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528653609178 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name halffre:clock\|c2 halffre:clock\|c2 " "create_clock -period 1.000 -name halffre:clock\|c2 halffre:clock\|c2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528653609178 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528653609178 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1528653609194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528653609195 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1528653609197 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1528653609218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528653610106 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528653610106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.241 " "Worst-case setup slack is -15.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.241          -15314.046 halffre:clock\|c2  " "  -15.241          -15314.046 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.260            -952.842 mem_clk  " "  -14.260            -952.842 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653610114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.200 " "Worst-case hold slack is -3.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.200           -1802.145 halffre:clock\|c2  " "   -3.200           -1802.145 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.779              -6.736 mem_clk  " "   -2.779              -6.736 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653610246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653610255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653610267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -747.438 halffre:clock\|c2  " "   -2.174            -747.438 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -196.174 mem_clk  " "   -2.174            -196.174 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653610275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653610275 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1528653611298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1528653611359 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1528653611360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1528653618377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528653618638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528653618927 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528653618927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.161 " "Worst-case setup slack is -15.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653618936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653618936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.161          -15340.015 halffre:clock\|c2  " "  -15.161          -15340.015 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653618936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.096            -950.682 mem_clk  " "  -14.096            -950.682 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653618936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653618936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.139 " "Worst-case hold slack is -3.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139           -1752.092 halffre:clock\|c2  " "   -3.139           -1752.092 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.630              -6.296 mem_clk  " "   -2.630              -6.296 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653619067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653619077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653619085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -727.613 halffre:clock\|c2  " "   -2.174            -727.613 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -198.131 mem_clk  " "   -2.174            -198.131 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653619096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653619096 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1528653620111 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1528653620285 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1528653620285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1528653627314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627570 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528653627676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528653627676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.941 " "Worst-case setup slack is -9.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.941           -9791.383 halffre:clock\|c2  " "   -9.941           -9791.383 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.078            -611.654 mem_clk  " "   -9.078            -611.654 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653627685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.550 " "Worst-case hold slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550            -660.400 halffre:clock\|c2  " "   -1.550            -660.400 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627804 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.433              -3.360 mem_clk  " "   -1.433              -3.360 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627804 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653627804 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653627814 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653627822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -190.222 halffre:clock\|c2  " "   -2.174            -190.222 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -186.980 mem_clk  " "   -2.174            -186.980 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653627831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653627831 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1528653628813 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629442 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528653629548 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528653629548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.297 " "Worst-case setup slack is -9.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.297           -9180.890 halffre:clock\|c2  " "   -9.297           -9180.890 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.500            -573.848 mem_clk  " "   -8.500            -573.848 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653629557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.527 " "Worst-case hold slack is -1.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.527            -680.446 halffre:clock\|c2  " "   -1.527            -680.446 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365              -3.238 mem_clk  " "   -1.365              -3.238 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653629674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653629682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528653629690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -185.964 mem_clk  " "   -2.174            -185.964 mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -168.073 halffre:clock\|c2  " "   -2.174            -168.073 halffre:clock\|c2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528653629700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528653629700 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528653632318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528653632321 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5027 " "Peak virtual memory: 5027 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528653632500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 02:00:32 2018 " "Processing ended: Mon Jun 11 02:00:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528653632500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528653632500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528653632500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528653632500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528653634314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528653634315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 02:00:34 2018 " "Processing started: Mon Jun 11 02:00:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528653634315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528653634315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528653634315 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1528653635912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528653636049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 02:00:36 2018 " "Processing ended: Mon Jun 11 02:00:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528653636049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528653636049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528653636049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528653636049 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus II Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528653636726 ""}
