*****************************************************************

Copyright (c) 2014 by SHENZHEN PANGO MICROSYSTEMS CO.,LTD
ALL RIGHTS RESERVED.

THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY
PARTIES WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.

  Operator  [GTP_DDRC_DFT]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

  IMPORTANT [SCRIPT GENERATED, DO NOT EDIT MANUALLY!]

*******************************************************************************/

tech
operator GTP_DDRC_DFT
{
    port
    (
        input SRB_CORE_CLK /* pragma PAP_IS_CLOCK_PIN */,
        input CORE_DDRC_CORE_CLK /* pragma PAP_IS_CLOCK_PIN */,
        input CORE_DDRC_RST,
        input ARESET_0,
        input ACLK_0 /* pragma PAP_IS_CLOCK_PIN */,
        input AWID_0[7:0],
        input AWADDR_0[31:0],
        input AWLEN_0[7:0],
        input AWSIZE_0[2:0],
        input AWBURST_0[1:0],
        input AWLOCK_0,
        input AWVALID_0,
        output AWREADY_0,
        input AWURGENT_0,
        input AWPOISON_0,
        input WDATA_0[127:0],
        input WSTRB_0[15:0],
        input WLAST_0,
        input WVALID_0,
        output WREADY_0,
        output BID_0[7:0],
        output BRESP_0[1:0],
        output BVALID_0,
        input BREADY_0,
        input ARID_0[7:0],
        input ARADDR_0[31:0],
        input ARLEN_0[7:0],
        input ARSIZE_0[2:0],
        input ARBURST_0[1:0],
        input ARLOCK_0,
        input ARVALID_0,
        output ARREADY_0,
        input ARPOISON_0,
        output RID_0[7:0],
        output RDATA_0[127:0],
        output RRESP_0[1:0],
        output RLAST_0,
        output RVALID_0,
        input RREADY_0,
        input ARURGENT_0,
        output RAQ_PUSH_0,
        output RAQ_SPLIT_0,
        output WAQ_PUSH_0,
        output WAQ_SPLIT_0,
        input ARESET_1,
        input ACLK_1 /* pragma PAP_IS_CLOCK_PIN */,
        input AWID_1[7:0],
        input AWADDR_1[31:0],
        input AWLEN_1[7:0],
        input AWSIZE_1[2:0],
        input AWBURST_1[1:0],
        input AWLOCK_1,
        input AWVALID_1,
        output AWREADY_1,
        input AWURGENT_1,
        input AWPOISON_1,
        input WDATA_1[63:0],
        input WSTRB_1[7:0],
        input WLAST_1,
        input WVALID_1,
        output WREADY_1,
        output BID_1[7:0],
        output BRESP_1[1:0],
        output BVALID_1,
        input BREADY_1,
        input ARID_1[7:0],
        input ARADDR_1[31:0],
        input ARLEN_1[7:0],
        input ARSIZE_1[2:0],
        input ARBURST_1[1:0],
        input ARLOCK_1,
        input ARVALID_1,
        output ARREADY_1,
        input ARPOISON_1,
        output RID_1[7:0],
        output RDATA_1[63:0],
        output RRESP_1[1:0],
        output RLAST_1,
        output RVALID_1,
        input RREADY_1,
        input ARURGENT_1,
        output RAQ_PUSH_1,
        output RAQ_SPLIT_1,
        output WAQ_PUSH_1,
        output WAQ_SPLIT_1,
        input ARESET_2,
        input ACLK_2 /* pragma PAP_IS_CLOCK_PIN */,
        input AWID_2[7:0],
        input AWADDR_2[31:0],
        input AWLEN_2[7:0],
        input AWSIZE_2[2:0],
        input AWBURST_2[1:0],
        input AWLOCK_2,
        input AWVALID_2,
        output AWREADY_2,
        input AWURGENT_2,
        input AWPOISON_2,
        input WDATA_2[63:0],
        input WSTRB_2[7:0],
        input WLAST_2,
        input WVALID_2,
        output WREADY_2,
        output BID_2[7:0],
        output BRESP_2[1:0],
        output BVALID_2,
        input BREADY_2,
        input ARID_2[7:0],
        input ARADDR_2[31:0],
        input ARLEN_2[7:0],
        input ARSIZE_2[2:0],
        input ARBURST_2[1:0],
        input ARLOCK_2,
        input ARVALID_2,
        output ARREADY_2,
        input ARPOISON_2,
        output RID_2[7:0],
        output RDATA_2[63:0],
        output RRESP_2[1:0],
        output RLAST_2,
        output RVALID_2,
        input RREADY_2,
        input ARURGENT_2,
        output RAQ_PUSH_2,
        output RAQ_SPLIT_2,
        output WAQ_PUSH_2,
        output WAQ_SPLIT_2,
        input AWQOS_0[3:0],
        input ARQOS_0[3:0],
        input AWQOS_1[3:0],
        input ARQOS_1[3:0],
        input AWQOS_2[3:0],
        input ARQOS_2[3:0],
        input CSYSREQ_0,
        output CSYSACK_0,
        output CACTIVE_0,
        input CSYSREQ_1,
        output CSYSACK_1,
        output CACTIVE_1,
        input CSYSREQ_2,
        output CSYSACK_2,
        output CACTIVE_2,
        input CSYSREQ_DDRC,
        output CSYSACK_DDRC,
        output CACTIVE_DDRC,
        input PA_RMASK[2:0],
        input PA_WMASK[2:0],
        output DFI_ADDRESS[31:0],
        output DFI_BANK[5:0],
        output DFI_CAS_N[1:0],
        output DFI_RAS_N[1:0],
        output DFI_WE_N[1:0],
        output DFI_CKE[1:0],
        output DFI_CS[1:0],
        output DFI_ODT[1:0],
        output DFI_RESET_N[1:0],
        output DFI_WRDATA[63:0],
        output DFI_WRDATA_MASK[7:0],
        output DFI_WRDATA_EN[3:0],
        input DFI_RDDATA[63:0],
        output DFI_RDDATA_EN[3:0],
        input DFI_RDDATA_VALID[3:0],
        input DFI_CTRLUPD_ACK,
        output DFI_CTRLUPD_REQ,
        output DFI_DRAM_CLK_DISABLE,
        input DFI_INIT_COMPLETE,
        output DFI_INIT_START,
        output DFI_FREQUENCY[4:0],
        input DFI_PHYUPD_REQ,
        input DFI_PHYUPD_TYPE[1:0],
        output DFI_PHYUPD_ACK,
        output DFI_LP_REQ,
        output DFI_LP_WAKEUP[3:0],
        input DFI_LP_ACK,
        input PCLK /* pragma PAP_IS_CLOCK_PIN */,
        input PRESET,
        input PADDR[11:0],
        input PWDATA[31:0],
        input PWRITE,
        input PSEL,
        input PENABLE,
        output PREADY,
        output PRDATA[31:0],
        output PSLVERR,
        output AWPOISON_INTR_2,
        output ARPOISON_INTR_2,
        output AWPOISON_INTR_1,
        output ARPOISON_INTR_1,
        output AWPOISON_INTR_0,
        output ARPOISON_INTR_0,
        output RAQ_WCOUNT_0[2:0],
        output RAQ_POP_0,
        output WAQ_WCOUNT_0[2:0],
        output WAQ_POP_0,
        output RAQ_WCOUNT_1[2:0],
        output RAQ_POP_1,
        output WAQ_WCOUNT_1[2:0],
        output WAQ_POP_1,
        output RAQ_WCOUNT_2[2:0],
        output RAQ_POP_2,
        output WAQ_WCOUNT_2[2:0],
        output WAQ_POP_2,
        output STAT_DDRC_REG_SELFREF_TYPE[1:0],
        output PERF_HIF_RD_OR_WR,
        output PERF_HIF_WR,
        output PERF_HIF_RD,
        output PERF_HIF_RMW,
        output PERF_HIF_HI_PRI_RD,
        output PERF_DFI_WR_DATA_CYCLES,
        output PERF_DFI_RD_DATA_CYCLES,
        output PERF_HPR_XACT_WHEN_CRITICAL,
        output PERF_LPR_XACT_WHEN_CRITICAL,
        output PERF_WR_XACT_WHEN_CRITICAL,
        output PERF_OP_IS_ACTIVATE,
        output PERF_OP_IS_RD_OR_WR,
        output PERF_OP_IS_RD_ACTIVATE,
        output PERF_OP_IS_RD,
        output PERF_OP_IS_WR,
        output PERF_OP_IS_PRECHARGE,
        output PERF_PRECHARGE_FOR_RDWR,
        output PERF_PRECHARGE_FOR_OTHER,
        output PERF_RDWR_TRANSITIONS,
        output PERF_WRITE_COMBINE,
        output PERF_WAR_HAZARD,
        output PERF_RAW_HAZARD,
        output PERF_WAW_HAZARD,
        output PERF_OP_IS_ENTER_SELFREF,
        output PERF_OP_IS_ENTER_POWERDOWN,
        output PERF_OP_IS_ENTER_DEEPPOWERDOWN,
        output PERF_SELFREF_MODE,
        output PERF_OP_IS_REFRESH,
        output PERF_OP_IS_LOAD_MODE,
        output PERF_OP_IS_ZQCL,
        output PERF_OP_IS_ZQCS,
        output PERF_BANK[2:0],
        output PERF_HPR_REQ_WITH_NOCREDIT,
        output PERF_LPR_REQ_WITH_NOCREDIT,
        output LPR_CREDIT_CNT[6:0],
        output HPR_CREDIT_CNT[6:0],
        output WR_CREDIT_CNT[6:0],
        input SCANMODE_N,
        input SCAN_RESET,
        input SCAN_EN,
        output RESTART_H,
        output TST_DONE,
        input DIAG_CLK /* pragma PAP_IS_CLOCK_PIN */,
        output FAIL_H,
        input HOLD_L,
        input DEBUGZ,
        output DIAG_SCAN_OUT,
        input TEST_H,
        input BIST_CLK /* pragma PAP_IS_CLOCK_PIN */,
        input RST_L
    );
};
