$date
	Sun Oct 23 08:22:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#773966
b10000 &
b10000 %
1$
b10000 !
1"
#773967
0"
#773970
b1000 &
b1000 %
#773974
b100 &
b100 %
#773978
b10 &
b10 %
#773982
b1 &
1#
b1 %
#773986
b0 &
b0 %
0#
0$
#1788963
b1010 !
1"
#1788966
b1010 &
b1010 %
1$
#1788967
0"
#1788970
b101 &
b101 %
#1788974
b10000 &
b10000 %
#1788978
b1000 &
b1000 %
#1788982
b100 &
b100 %
#1788986
b10 &
b10 %
#1788990
b1 &
1#
b1 %
#1788994
b0 &
b0 %
0#
0$
#2831341
b1000 !
1"
#2831342
b1000 &
b1000 %
1$
#2831343
0"
#2831346
b100 &
b100 %
#2831350
b10 &
b10 %
#2831354
b1 &
b1 %
1#
#2831358
b0 &
0#
b0 %
0$
#4500012
