m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTests
vinstruction_phase_decoder_testbench
Z1 !s110 1695666343
!i10b 1
!s100 B<<VM[H;j<K]9HWa53J3M2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I3Y?XO?OOB>5Ob[nHXm7F63
R0
w1695666337
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v
!i122 7
L0 6 38
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
!s108 1695666343.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/test/instructionPhaseDecoderTestbench.v|
!s101 -O0
!i113 1
Z5 o-work work -O0
Z6 tCvgOpt 0
vinstructionPhaseDecoder
R1
!i10b 1
!s100 5@l3U>EnGM<Tm=5AmbCNG3
R2
I0RX>>[GE;^956EMkLNEHG0
R0
w1695665975
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 6
L0 3 63
R3
R4
r1
!s85 0
31
!s108 1695666342.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|
!s101 -O0
!i113 1
R5
R6
ninstruction@phase@decoder
