Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Proyectos_DE10\DATALOGGER_SOC_V1\soc_system\soc_system.qsys --block-symbol-file --output-directory=C:\Proyectos_DE10\DATALOGGER_SOC_V1\soc_system\soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding hps [altera_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding parallel_port_in_axi [altera_avalon_pio 18.0]
Progress: Parameterizing module parallel_port_in_axi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.parallel_port_in_axi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Proyectos_DE10\DATALOGGER_SOC_V1\soc_system\soc_system.qsys --synthesis=VHDL --output-directory=C:\Proyectos_DE10\DATALOGGER_SOC_V1\soc_system\soc_system\synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading soc_system/soc_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.0]
Progress: Parameterizing module clk
Progress: Adding hps [altera_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding parallel_port_in_axi [altera_avalon_pio 18.0]
Progress: Parameterizing module parallel_port_in_axi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.parallel_port_in_axi: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps.h2f_axi_master and slave parallel_port_in_axi.s1 because the master is of type axi and the slave is of type avalon.
Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: parallel_port_in_axi: Starting RTL generation for module 'soc_system_parallel_port_in_axi'
Info: parallel_port_in_axi:   Generation command is [exec C:/intelfpga/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.0/quartus/bin64/perl/lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.0/quartus/sopc_builder/bin -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_parallel_port_in_axi --dir=C:/Users/MECATR~1/AppData/Local/Temp/alt8715_7868877950306862662.dir/0002_parallel_port_in_axi_gen/ --quartus_dir=C:/intelfpga/18.0/quartus --verilog --config=C:/Users/MECATR~1/AppData/Local/Temp/alt8715_7868877950306862662.dir/0002_parallel_port_in_axi_gen//soc_system_parallel_port_in_axi_component_configuration.pl  --do_build_sim=0  ]
Info: parallel_port_in_axi: Done RTL generation for module 'soc_system_parallel_port_in_axi'
Info: parallel_port_in_axi: "soc_system" instantiated altera_avalon_pio "parallel_port_in_axi"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: parallel_port_in_axi_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "parallel_port_in_axi_s1_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: parallel_port_in_axi_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "parallel_port_in_axi_s1_agent"
Info: parallel_port_in_axi_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "parallel_port_in_axi_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: parallel_port_in_axi_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "parallel_port_in_axi_s1_burst_adapter"
Info: Reusing file C:/Proyectos_DE10/DATALOGGER_SOC_V1/soc_system/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Proyectos_DE10/DATALOGGER_SOC_V1/soc_system/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: parallel_port_in_axi_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "parallel_port_in_axi_s1_rsp_width_adapter"
Info: Reusing file C:/Proyectos_DE10/DATALOGGER_SOC_V1/soc_system/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Proyectos_DE10/DATALOGGER_SOC_V1/soc_system/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 23 modules, 79 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
