<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="2.7.1" version="1.0">
This file is intended to be loaded by Logisim (http://www.cburch.com/logisim/).
<lib desc="#Wiring" name="0"/>
  <lib desc="#Gates" name="1"/>
  <lib desc="#Plexers" name="2"/>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4">
    <tool name="ROM">
      <a name="contents">addr/data: 8 8
0
</a>
    </tool>
  </lib>
  <lib desc="#I/O" name="5"/>
  <lib desc="#Base" name="6">
    <tool name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
  </lib>
  <main name="main"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="6" map="Button2" name="Menu Tool"/>
    <tool lib="6" map="Button3" name="Menu Tool"/>
    <tool lib="6" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="6" name="Poke Tool"/>
    <tool lib="6" name="Edit Tool"/>
    <tool lib="6" name="Text Tool">
      <a name="text" val=""/>
      <a name="font" val="SansSerif plain 12"/>
      <a name="halign" val="center"/>
      <a name="valign" val="base"/>
    </tool>
    <sep/>
    <tool lib="0" name="Pin">
      <a name="tristate" val="false"/>
    </tool>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </tool>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
  </toolbar>
  <circuit name="main">
    <a name="circuit" val="main"/>
    <a name="clabel" val=""/>
    <a name="clabelup" val="east"/>
    <a name="clabelfont" val="SansSerif plain 12"/>
    <wire from="(170,410)" to="(170,480)"/>
    <wire from="(170,170)" to="(300,170)"/>
    <wire from="(70,170)" to="(70,190)"/>
    <wire from="(70,380)" to="(70,470)"/>
    <wire from="(70,380)" to="(300,380)"/>
    <wire from="(390,380)" to="(420,380)"/>
    <wire from="(70,320)" to="(300,320)"/>
    <wire from="(390,210)" to="(420,210)"/>
    <wire from="(650,310)" to="(650,350)"/>
    <wire from="(70,260)" to="(300,260)"/>
    <wire from="(390,180)" to="(390,210)"/>
    <wire from="(360,400)" to="(390,400)"/>
    <wire from="(350,250)" to="(400,250)"/>
    <wire from="(760,290)" to="(780,290)"/>
    <wire from="(360,320)" to="(390,320)"/>
    <wire from="(650,310)" to="(710,310)"/>
    <wire from="(510,90)" to="(510,220)"/>
    <wire from="(470,370)" to="(570,370)"/>
    <wire from="(170,170)" to="(170,240)"/>
    <wire from="(170,330)" to="(300,330)"/>
    <wire from="(510,220)" to="(510,330)"/>
    <wire from="(170,240)" to="(170,330)"/>
    <wire from="(400,230)" to="(420,230)"/>
    <wire from="(170,330)" to="(170,410)"/>
    <wire from="(130,170)" to="(170,170)"/>
    <wire from="(400,230)" to="(400,250)"/>
    <wire from="(460,90)" to="(510,90)"/>
    <wire from="(620,350)" to="(650,350)"/>
    <wire from="(70,260)" to="(70,320)"/>
    <wire from="(650,270)" to="(710,270)"/>
    <wire from="(550,220)" to="(570,220)"/>
    <wire from="(390,360)" to="(420,360)"/>
    <wire from="(470,220)" to="(470,250)"/>
    <wire from="(170,240)" to="(300,240)"/>
    <wire from="(510,330)" to="(570,330)"/>
    <wire from="(170,410)" to="(300,410)"/>
    <wire from="(390,320)" to="(390,360)"/>
    <wire from="(70,190)" to="(300,190)"/>
    <wire from="(510,220)" to="(520,220)"/>
    <wire from="(650,240)" to="(650,270)"/>
    <wire from="(70,190)" to="(70,260)"/>
    <wire from="(390,380)" to="(390,400)"/>
    <wire from="(570,220)" to="(570,230)"/>
    <wire from="(470,250)" to="(570,250)"/>
    <wire from="(70,320)" to="(70,380)"/>
    <wire from="(620,240)" to="(650,240)"/>
    <wire from="(350,180)" to="(390,180)"/>
    <comp lib="1" loc="(350,180)" name="OR Gate"/>
    <comp lib="0" loc="(460,90)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(360,320)" name="NOR Gate"/>
    <comp lib="1" loc="(350,250)" name="AND Gate"/>
    <comp lib="1" loc="(360,400)" name="NAND Gate"/>
    <comp lib="1" loc="(760,290)" name="OR Gate"/>
    <comp lib="0" loc="(780,290)" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
      <a name="labelloc" val="east"/>
    </comp>
    <comp lib="0" loc="(130,170)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(620,240)" name="AND Gate"/>
    <comp lib="1" loc="(470,370)" name="OR Gate"/>
    <comp lib="0" loc="(70,170)" name="Pin">
      <a name="tristate" val="false"/>
    </comp>
    <comp lib="1" loc="(620,350)" name="AND Gate"/>
    <comp lib="1" loc="(550,220)" name="NOT Gate"/>
    <comp lib="1" loc="(470,220)" name="OR Gate"/>
  </circuit>
</project>
