---
layout: post
title: "数字通信收发信机的总体设计(发射机)"
data: 2019-07-03
description: "通信系统，FPGA"
tag： FPGA
---

# 数字通信收发信机的总体设计(发射机)
```verilog
module trs(DataIn,CLK,Tx);
input [7:0] DataIn;
input CLK;
output Tx;

reg Tx=1;
reg [7:0] data;
reg check;
reg [3:0] count=1;
reg flag=1;

always @(posedge CLK)begin
data<=DataIn;
check<=data[0]+data[1]+data[2]+data[3]+data[4]+data[5]+data[6]+data[7];
if(flag==1)begin
	if(count==1)Tx<=0;
	else if(count==2)Tx<=data[0];
	else if(count==3)Tx<=data[1];
	else if(count==4)Tx<=data[2];
	else if(count==5)Tx<=data[3];
	else if(count==6)Tx<=data[4];
	else if(count==7)Tx<=data[5];
	else if(count==8)Tx<=data[6];
	else if(count==9)Tx<=data[7];
	else if(count==10)Tx<=check;
	else if(count==11)Tx<=1;
	else if(count==12)begin
		count<=0;
		flag<=0;
		end
	count<=count+1;
	end
end
endmodule
```
<br>
## 仿真结果图

![82330c8441aa7aee76dde.jpg](https://miao.su/images/2019/07/03/82330c8441aa7aee76dde.jpg)

转载请注明：[小志博客](http://xiaozhi-chen.github.io) » [点击阅读原文](https://xiaozhi-chen.github.io/2019/07/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1%E6%94%B6%E5%8F%91%E4%BF%A1%E6%9C%BA%E7%9A%84%E6%80%BB%E4%BD%93%E8%AE%BE%E8%AE%A1(%E5%8F%91%E5%B0%84%E6%9C%BA)/)  
<font face="黑体" color="red">**欢迎留言**</font>