==20592== Cachegrind, a cache and branch-prediction profiler
==20592== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20592== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20592== Command: ./srr-large
==20592== 
--20592-- warning: L3 cache found, using its data for the LL simulation.
--20592-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20592-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20592== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20592== (see section Limitations in user manual)
==20592== NOTE: further instances of this message will not be shown
==20592== 
==20592== I   refs:      919,217,731,571
==20592== I1  misses:             10,753
==20592== LLi misses:              2,146
==20592== I1  miss rate:            0.00%
==20592== LLi miss rate:            0.00%
==20592== 
==20592== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20592== D1  misses:     28,535,457,467  ( 27,070,017,334 rd   +   1,465,440,133 wr)
==20592== LLd misses:            813,016  (        256,110 rd   +         556,906 wr)
==20592== D1  miss rate:             8.0% (           11.3%     +             1.3%  )
==20592== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20592== 
==20592== LL refs:        28,535,468,220  ( 27,070,028,087 rd   +   1,465,440,133 wr)
==20592== LL misses:             815,162  (        258,256 rd   +         556,906 wr)
==20592== LL miss rate:              0.0% (            0.0%     +             0.0%  )
