$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 D reg_reset $end
  $var wire 1 E mem_reset $end
  $var wire 1 F rom_wen $end
  $var wire 32 G rom_wdata [31:0] $end
  $var wire 32 H rom_addr [31:0] $end
  $var wire 1 I clk $end
  $var wire 32 J regs_out[0] [31:0] $end
  $var wire 32 K regs_out[1] [31:0] $end
  $var wire 32 L regs_out[2] [31:0] $end
  $var wire 32 M regs_out[3] [31:0] $end
  $var wire 32 N regs_out[4] [31:0] $end
  $var wire 32 O regs_out[5] [31:0] $end
  $var wire 32 P regs_out[6] [31:0] $end
  $var wire 32 Q regs_out[7] [31:0] $end
  $var wire 32 R regs_out[8] [31:0] $end
  $var wire 32 S regs_out[9] [31:0] $end
  $var wire 32 T regs_out[10] [31:0] $end
  $var wire 32 U regs_out[11] [31:0] $end
  $var wire 32 V regs_out[12] [31:0] $end
  $var wire 32 W regs_out[13] [31:0] $end
  $var wire 32 X regs_out[14] [31:0] $end
  $var wire 32 Y regs_out[15] [31:0] $end
  $var wire 32 Z pc [31:0] $end
  $var wire 1 [ ebreak $end
  $scope module miniRV $end
   $var wire 1 D reg_reset $end
   $var wire 1 E mem_reset $end
   $var wire 1 F rom_wen $end
   $var wire 32 G rom_wdata [31:0] $end
   $var wire 32 H rom_addr [31:0] $end
   $var wire 1 I clk $end
   $var wire 32 J regs_out[0] [31:0] $end
   $var wire 32 K regs_out[1] [31:0] $end
   $var wire 32 L regs_out[2] [31:0] $end
   $var wire 32 M regs_out[3] [31:0] $end
   $var wire 32 N regs_out[4] [31:0] $end
   $var wire 32 O regs_out[5] [31:0] $end
   $var wire 32 P regs_out[6] [31:0] $end
   $var wire 32 Q regs_out[7] [31:0] $end
   $var wire 32 R regs_out[8] [31:0] $end
   $var wire 32 S regs_out[9] [31:0] $end
   $var wire 32 T regs_out[10] [31:0] $end
   $var wire 32 U regs_out[11] [31:0] $end
   $var wire 32 V regs_out[12] [31:0] $end
   $var wire 32 W regs_out[13] [31:0] $end
   $var wire 32 X regs_out[14] [31:0] $end
   $var wire 32 Y regs_out[15] [31:0] $end
   $var wire 32 Z pc [31:0] $end
   $var wire 1 [ ebreak $end
   $var wire 32 # inst [31:0] $end
   $var wire 5 $ dec_rd [4:0] $end
   $var wire 5 % dec_rs1 [4:0] $end
   $var wire 5 & dec_rs2 [4:0] $end
   $var wire 32 ' dec_imm [31:0] $end
   $var wire 1 ( dec_wen $end
   $var wire 7 ) dec_opcode [6:0] $end
   $var wire 3 * dec_funct3 [2:0] $end
   $var wire 1 \ is_pc_jump $end
   $var wire 32 ] pc_addr [31:0] $end
   $var wire 32 + rdata1 [31:0] $end
   $var wire 32 , rdata2 [31:0] $end
   $var wire 32 - alu_res [31:0] $end
   $var wire 32 ^ wdata [31:0] $end
   $var wire 1 _ ram_wen $end
   $var wire 32 ` ram_addr [31:0] $end
   $var wire 32 a ram_wdata [31:0] $end
   $var wire 32 b ram_rdata [31:0] $end
   $var wire 4 c ram_wstrb [3:0] $end
   $scope module u_alu $end
    $var wire 7 ) opcode [6:0] $end
    $var wire 32 + rdata1 [31:0] $end
    $var wire 32 , rdata2 [31:0] $end
    $var wire 32 ' imm [31:0] $end
    $var wire 32 - rout [31:0] $end
   $upscope $end
   $scope module u_dec $end
    $var wire 32 # inst [31:0] $end
    $var wire 5 $ rd [4:0] $end
    $var wire 5 % rs1 [4:0] $end
    $var wire 5 & rs2 [4:0] $end
    $var wire 7 ) opcode [6:0] $end
    $var wire 3 * funct3 [2:0] $end
    $var wire 1 ( wen $end
    $var wire 32 ' imm [31:0] $end
    $var wire 1 . sign $end
   $upscope $end
   $scope module u_pc $end
    $var wire 32 j INITIAL_PC [31:0] $end
    $var wire 1 I clk $end
    $var wire 1 D reset $end
    $var wire 32 ] in_addr [31:0] $end
    $var wire 1 \ is_addr $end
    $var wire 32 Z out_addr [31:0] $end
    $var wire 32 / next_addr [31:0] $end
   $upscope $end
   $scope module u_ram $end
    $var wire 1 I clk $end
    $var wire 1 E reset $end
    $var wire 1 _ wen $end
    $var wire 32 a wdata [31:0] $end
    $var wire 4 c wstrb [3:0] $end
    $var wire 32 ` addr [31:0] $end
    $var wire 32 b read_data [31:0] $end
    $var wire 32 d sv_mem_read__Vstatic__result [31:0] $end
    $var wire 64 e sv_mem_ptr__Vstatic__mem_ptr_out [63:0] $end
    $var wire 64 g sv_vga_ptr__Vstatic__vga_ptr_out [63:0] $end
   $upscope $end
   $scope module u_rf $end
    $var wire 1 I clk $end
    $var wire 1 D reset $end
    $var wire 1 ( wen $end
    $var wire 5 $ rd [4:0] $end
    $var wire 5 % rs1 [4:0] $end
    $var wire 5 & rs2 [4:0] $end
    $var wire 32 ^ wdata [31:0] $end
    $var wire 32 J regs_out[0] [31:0] $end
    $var wire 32 K regs_out[1] [31:0] $end
    $var wire 32 L regs_out[2] [31:0] $end
    $var wire 32 M regs_out[3] [31:0] $end
    $var wire 32 N regs_out[4] [31:0] $end
    $var wire 32 O regs_out[5] [31:0] $end
    $var wire 32 P regs_out[6] [31:0] $end
    $var wire 32 Q regs_out[7] [31:0] $end
    $var wire 32 R regs_out[8] [31:0] $end
    $var wire 32 S regs_out[9] [31:0] $end
    $var wire 32 T regs_out[10] [31:0] $end
    $var wire 32 U regs_out[11] [31:0] $end
    $var wire 32 V regs_out[12] [31:0] $end
    $var wire 32 W regs_out[13] [31:0] $end
    $var wire 32 X regs_out[14] [31:0] $end
    $var wire 32 Y regs_out[15] [31:0] $end
    $var wire 32 + rdata1 [31:0] $end
    $var wire 32 , rdata2 [31:0] $end
    $var wire 32 0 regs[0] [31:0] $end
    $var wire 32 1 regs[1] [31:0] $end
    $var wire 32 2 regs[2] [31:0] $end
    $var wire 32 3 regs[3] [31:0] $end
    $var wire 32 4 regs[4] [31:0] $end
    $var wire 32 5 regs[5] [31:0] $end
    $var wire 32 6 regs[6] [31:0] $end
    $var wire 32 7 regs[7] [31:0] $end
    $var wire 32 8 regs[8] [31:0] $end
    $var wire 32 9 regs[9] [31:0] $end
    $var wire 32 : regs[10] [31:0] $end
    $var wire 32 ; regs[11] [31:0] $end
    $var wire 32 < regs[12] [31:0] $end
    $var wire 32 = regs[13] [31:0] $end
    $var wire 32 > regs[14] [31:0] $end
    $var wire 32 ? regs[15] [31:0] $end
    $var wire 4 @ trunc_rd [3:0] $end
    $var wire 4 A trunc_rs1 [3:0] $end
    $var wire 4 B trunc_rs2 [3:0] $end
    $var wire 32 C i [31:0] $end
    $var wire 32 k j [31:0] $end
   $upscope $end
   $scope module u_rom $end
    $var wire 32 Z addr [31:0] $end
    $var wire 32 # read_data [31:0] $end
    $var wire 32 i sv_rom_read__Vstatic__result [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
 $var wire 32 l gm.pc [31:0] $end
 $var wire 32 m gm.x0 [31:0] $end
 $var wire 32 n gm.x1 [31:0] $end
 $var wire 32 o gm.x2 [31:0] $end
 $var wire 32 p gm.x3 [31:0] $end
 $var wire 32 q gm.x4 [31:0] $end
 $var wire 32 r gm.x5 [31:0] $end
 $var wire 32 s gm.x6 [31:0] $end
 $var wire 32 t gm.x7 [31:0] $end
 $var wire 32 u gm.x8 [31:0] $end
 $var wire 32 v gm.x9 [31:0] $end
 $var wire 32 w gm.x10 [31:0] $end
 $var wire 32 x gm.x11 [31:0] $end
 $var wire 32 y gm.x12 [31:0] $end
 $var wire 32 z gm.x13 [31:0] $end
 $var wire 32 { gm.x14 [31:0] $end
 $var wire 32 | gm.x15 [31:0] $end
$enddefinitions $end


