#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Nov 17 18:51:11 2025
# Process ID         : 10834
# Current directory  : /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1
# Command line       : vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file           : /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper.vdi
# Journal file       : /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Core(TM) i7-8550U CPU @ 1.80GHz
# CPU Frequency      : 2402.169 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16496 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18643 MB
# Available Virtual  : 13259 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dan-alencar/2025.1/Vivado/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_BinToBCD_0_0/design_1_BinToBCD_0_0.dcp' for cell 'design_1_i/BinToBCD_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_DisplayController_0_0/design_1_DisplayController_0_0.dcp' for cell 'design_1_i/DisplayController_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_controller_controller_0_0/design_1_controller_controller_0_0.dcp' for cell 'design_1_i/controller_controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_failure_holder_0_0/design_1_failure_holder_0_0.dcp' for cell 'design_1_i/failure_holder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_modern_sensible_0_0/design_1_modern_sensible_0_0.dcp' for cell 'design_1_i/modern_sensible_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_not_series_0_0/design_1_not_series_0_0.dcp' for cell 'design_1_i/not_series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_sensor_stream_0_0/design_1_sensor_stream_0_0.dcp' for cell 'design_1_i/sensor_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_temp_catcher_0_0/design_1_temp_catcher_0_0.dcp' for cell 'design_1_i/temp_catcher_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_uart_tx_0_0/design_1_uart_tx_0_0.dcp' for cell 'design_1_i/uart_tx_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.dcp' for cell 'design_1_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.340 ; gain = 0.000 ; free physical = 6015 ; free virtual = 12172
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'button'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UARTsend'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'direction'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'shift'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'path_OBUF_inst'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'LED0_OBUF_inst'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'button_IBUF_inst'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'failure'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/not_series_0/inst/inverted_bit_reg'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'design_1_i/not_series_0/inst/inverted_bit_reg'. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:316]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc:316]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.srcs/constrs_1/imports/digilent-xdc/Nexys-4-DDR-Master.xdc]
Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_late.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2335.617 ; gain = 0.000 ; free physical = 5479 ; free virtual = 11644
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2425.109 ; gain = 89.457 ; free physical = 5434 ; free virtual = 11592

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2425.109 ; gain = 0.000 ; free physical = 5434 ; free virtual = 11592

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5226 ; free virtual = 11335

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5226 ; free virtual = 11335
Phase 1 Initialization | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5226 ; free virtual = 11335

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5226 ; free virtual = 11335

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5226 ; free virtual = 11335
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e2721c68

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5226 ; free virtual = 11335

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 21d5d0060

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
Retarget | Checksum: 21d5d0060
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2691a8f1d

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
Constant propagation | Checksum: 2691a8f1d
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Constant propagation, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
Phase 5 Sweep | Checksum: 1e2de639b

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2734.008 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
Sweep | Checksum: 1e2de639b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK100MHZ_IBUF_BUFG_inst to drive 119 load(s) on clock net CLK100MHZ_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2a337b3be

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332
BUFG optimization | Checksum: 2a337b3be
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2a337b3be

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332
Shift Register Optimization | Checksum: 2a337b3be
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 290457415

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332
Post Processing Netlist | Checksum: 290457415
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2321fe962

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.023 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2321fe962

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332
Phase 9 Finalization | Checksum: 2321fe962

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              21  |                                              5  |
|  Constant propagation         |              37  |             101  |                                              3  |
|  Sweep                        |               0  |               3  |                                             54  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              3  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2321fe962

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2766.023 ; gain = 32.016 ; free physical = 5223 ; free virtual = 11332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2321fe962

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.023 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2321fe962

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2766.023 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.023 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
Ending Netlist Obfuscation Task | Checksum: 2321fe962

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2766.023 ; gain = 0.000 ; free physical = 5223 ; free virtual = 11332
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 12 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5185 ; free virtual = 11294
Wrote PlaceDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5185 ; free virtual = 11294
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5185 ; free virtual = 11294
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5182 ; free virtual = 11291
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5182 ; free virtual = 11291
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5182 ; free virtual = 11291
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5182 ; free virtual = 11291
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: read_checkpoint -directive RuntimeOptimized -incremental {/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/fixed_pnr.dcp}
INFO: [Vivado 12-9151] Incremental flow is being run with directive 'RuntimeOptimized'. This will override place_design, post-place phys_opt_design and route_design directives.

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5170 ; free virtual = 11280
WARNING: [Constraints 18-6519] Reference DCP WNS -2.394 ns is less than the threshold value -1.000 ns needed to run Incremental Compile flow
INFO: [Vivado 12-23581] Flow is switching to default flow due to incremental criteria not met.
If you would like to continue the incremental flow re-run read_checkpoint -incremental command with -force_incr switch.
If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Impl.RejectBehavior Terminate}

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2839.227 ; gain = 0.000 ; free physical = 5170 ; free virtual = 11280
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.891 ; gain = 0.000 ; free physical = 5123 ; free virtual = 11232
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15f75e610

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.891 ; gain = 0.000 ; free physical = 5123 ; free virtual = 11233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2884.891 ; gain = 0.000 ; free physical = 5123 ; free virtual = 11233

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2264a0c97

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2884.891 ; gain = 0.000 ; free physical = 5119 ; free virtual = 11233

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 31f2cc4eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5109 ; free virtual = 11224

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 31f2cc4eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5109 ; free virtual = 11224
Phase 1 Placer Initialization | Checksum: 31f2cc4eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5109 ; free virtual = 11224

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2f5af1a1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5119 ; free virtual = 11235

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2db5ac8b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5119 ; free virtual = 11235

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2db5ac8b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5119 ; free virtual = 11235

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 319980fcf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5149 ; free virtual = 11266

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 319980fcf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5149 ; free virtual = 11266

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 49 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 23 nets or LUTs. Breaked 0 LUT, combined 23 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5146 ; free virtual = 11265

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             23  |                    23  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             23  |                    23  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2e91736af

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5146 ; free virtual = 11265
Phase 2.5 Global Place Phase2 | Checksum: 24d9c5e71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5144 ; free virtual = 11264
Phase 2 Global Placement | Checksum: 24d9c5e71

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5144 ; free virtual = 11264

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2214796b3

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5144 ; free virtual = 11264

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c6a68332

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5143 ; free virtual = 11263

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 186a6f6fa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5143 ; free virtual = 11263

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20366155f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5143 ; free virtual = 11263

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 228da3d99

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5143 ; free virtual = 11264

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23fc54214

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11254

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f9f34539

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11254

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 245162dff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11254

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 256971b17

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255
Phase 3 Detail Placement | Checksum: 256971b17

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1efbc6cbd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-18.238 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cd24fe3e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5134 ; free virtual = 11255
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1ebb57953

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5134 ; free virtual = 11255
Phase 4.1.1.1 BUFG Insertion | Checksum: 1efbc6cbd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.164. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 209b8d8c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255
Phase 4.1 Post Commit Optimization | Checksum: 209b8d8c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 209b8d8c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 209b8d8c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255
Phase 4.3 Placer Reporting | Checksum: 209b8d8c6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5134 ; free virtual = 11255

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26a287eca

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255
Ending Placer Task | Checksum: 1797b1c05

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 39.043 ; free physical = 5134 ; free virtual = 11255
105 Infos, 15 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_incremental_reuse, report_io, report_utilization" in parallel.
Running report generation with 4 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_pre_placed.rpt.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5125 ; free virtual = 11246
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5121 ; free virtual = 11242
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5121 ; free virtual = 11242
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5120 ; free virtual = 11241
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5120 ; free virtual = 11241
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5120 ; free virtual = 11241
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5120 ; free virtual = 11241
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5119 ; free virtual = 11241
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5119 ; free virtual = 11241
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11236
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.14s |  WALL: 0.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11236

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-18.238 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b26089b4

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11236
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-18.238 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b26089b4

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5115 ; free virtual = 11236

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.164 | TNS=-18.238 |
INFO: [Physopt 32-81] Processed net design_1_i/not_series_0/inst/critpath. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/not_series_0/inst/critpath. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.084 | TNS=-18.052 |
INFO: [Physopt 32-702] Processed net design_1_i/modern_sensible_0/inst/ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/start. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/modern_sensible_0/inst/ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/start. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.084 | TNS=-18.052 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11233
Phase 3 Critical Path Optimization | Checksum: 1b26089b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5111 ; free virtual = 11233

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.084 | TNS=-18.052 |
INFO: [Physopt 32-702] Processed net design_1_i/modern_sensible_0/inst/ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/start. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/modern_sensible_0/inst/ff1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/start. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_49. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_48. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_47. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_46. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_45. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_44. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_43. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_41. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_40. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_39. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_37. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_36. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_35. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_34. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_33. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_32. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_30. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_29. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_28. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_26. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_25. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_24. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_20. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_14. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/connection_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/not_series_0/inst/critpath_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.084 | TNS=-18.052 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5109 ; free virtual = 11230
Phase 4 Critical Path Optimization | Checksum: 1b26089b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5109 ; free virtual = 11230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5109 ; free virtual = 11230
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-9.084 | TNS=-18.052 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.080  |          0.186  |            1  |              0  |                     1  |           0  |           2  |  00:00:03  |
|  Total          |          0.080  |          0.186  |            1  |              0  |                     1  |           0  |           3  |  00:00:03  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5109 ; free virtual = 11230
Ending Physical Synthesis Task | Checksum: 2cef748dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5109 ; free virtual = 11230
INFO: [Common 17-83] Releasing license: Implementation
342 Infos, 17 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5109 ; free virtual = 11230
Wrote PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5108 ; free virtual = 11230
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5108 ; free virtual = 11230
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5108 ; free virtual = 11230
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5108 ; free virtual = 11230
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5107 ; free virtual = 11230
Write Physdb Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2923.934 ; gain = 0.000 ; free physical = 5107 ; free virtual = 11230
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ab236bc0 ConstDB: 0 ShapeSum: 9ef1fc3d RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: cdd168f2 | NumContArr: 90c14e6f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e3e4ac9b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2967.168 ; gain = 34.000 ; free physical = 4946 ; free virtual = 11091

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e3e4ac9b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2967.168 ; gain = 34.000 ; free physical = 4946 ; free virtual = 11091

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e3e4ac9b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2967.168 ; gain = 34.000 ; free physical = 4946 ; free virtual = 11091
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 18bd3fecf

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3006.371 ; gain = 73.203 ; free physical = 4891 ; free virtual = 11044
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.058 | TNS=-18.099| WHS=-1.270 | THS=-30.199|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 188722f6d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4890 ; free virtual = 11044

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0108369 %
  Global Horizontal Routing Utilization  = 0.00369423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 499
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 495
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 8

Phase 2 Router Initialization | Checksum: 1dbb87b1a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4891 ; free virtual = 11045

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1dbb87b1a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4891 ; free virtual = 11045

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 215728a36

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4888 ; free virtual = 11042
Phase 4 Initial Routing | Checksum: 215728a36

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11050

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.982 | TNS=-17.946| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 26855baa1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11053

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.982 | TNS=-17.946| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 282f11618

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11053
Phase 5 Rip-up And Reroute | Checksum: 282f11618

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11053

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2e7e6c555

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11053
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.982 | TNS=-17.851| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2790881cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2790881cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052
Phase 6 Delay and Skew Optimization | Checksum: 2790881cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.982 | TNS=-17.851| WHS=0.154  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2000464a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052
Phase 7 Post Hold Fix | Checksum: 2000464a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.101449 %
  Global Horizontal Routing Utilization  = 0.0850384 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 18.018%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2000464a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2000464a0

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4896 ; free virtual = 11052

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2129560f9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4895 ; free virtual = 11052

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2129560f9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4895 ; free virtual = 11052

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-8.982 | TNS=-17.851| WHS=0.154  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2129560f9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4895 ; free virtual = 11052
Total Elapsed time in route_design: 25.97 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1e0a5eb0b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4895 ; free virtual = 11052
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1e0a5eb0b

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 3022.371 ; gain = 89.203 ; free physical = 4895 ; free virtual = 11052

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
358 Infos, 20 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
379 Infos, 20 Warnings, 11 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
WARNING: [Designutils 20-600] Both RLOC and LOC Inst Constraints in physical block ROOT. RLOCs ignored.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10947
Wrote PlaceDB: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10947
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10947
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10948
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10948
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10948
Write Physdb Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3153.715 ; gain = 0.000 ; free physical = 4810 ; free virtual = 10948
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/Aging/Vivado Projects/aging-study/aging-study.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 25177632 bits.
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
391 Infos, 22 Warnings, 11 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 18:52:55 2025...
