# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# File: D:\Work\College\Semester 5\Current Year\CSEN605\Workspace\digital_timer\digital_timer_pin_planning.csv
# Generated on: Fri Nov 03 19:24:00 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk_50MHz,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
reset,Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
seg_0[7],Output,PIN_D15,7,B7_N0,PIN_D15,3.3-V LVTTL,,,,,
seg_0[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
seg_0[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
seg_0[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
seg_0[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
seg_0[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
seg_0[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
seg_0[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
seg_1[7],Output,PIN_A16,7,B7_N0,PIN_A16,3.3-V LVTTL,,,,,
seg_1[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
seg_1[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
seg_1[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
seg_1[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
seg_1[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
seg_1[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
seg_1[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
seg_2[0],Output,,,,,3.3-V LVTTL,,,,,
seg_2[1],Output,,,,,3.3-V LVTTL,,,,,
seg_2[2],Output,,,,,3.3-V LVTTL,,,,,
seg_2[3],Output,,,,,3.3-V LVTTL,,,,,
seg_2[4],Output,,,,,3.3-V LVTTL,,,,,
seg_2[5],Output,,,,,3.3-V LVTTL,,,,,
seg_2[6],Output,,,,,3.3-V LVTTL,,,,,
seg_2[7],Output,,,,,3.3-V LVTTL,,,,,
