# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.io.SelectBit B_Bit_31_peel 16500 8100 @N 1001 32 31 1.0E-8
hades.models.io.Ipin bit_28_IN 4800 -3900 @N 1001  U
hades.models.io.Opin ZERO_FLAG 13800 12300 @N 1001 5.0E-9
hades.models.io.Opin NEGATIVE_FLAG 23700 12000 @N 1001 5.0E-9
hades.models.rtlib.io.SelectBit bit_0_peel 28500 9900 @N 1001 32 0 1.0E-8
hades.models.rtlib.logic.Nor ALL_BITS_ZERO 11400 9900 @N 1001 32 0 1.0E-8
hades.models.io.Ipin bit_29_IN 4500 -2700 @N 1001 null U
hades.models.gates.And2 i9 31800 5400 @N 1001 1.0E-8
hades.models.gates.And2 i8 26400 5400 @N 1001 1.0E-8
hades.models.io.Ipin should_underflow 30600 8400 @N 1001  U
hades.models.io.Ipin bit_30_IN 4200 -1500 @N 1001 null U
hades.models.gates.Xor2 i7 23100 12600 @N 1001 1.0E-8
hades.models.rtlib.io.IpinVectorLarge B_IN 12600 7800 @N 1001 32 10010000000000000000000000101111_B 1.0E-9 2
hades.models.gates.Xor2 i5 16800 3900 @N 1001 1.0E-8
hades.models.gates.Or4 i3 16500 -1500 @N 1001 1.0E-8
hades.models.meta.Label i13 4800 -5400 @N 1001 1 0 5 0 12 0.0 4 Invert\u0020die\u0020bits\u0020zodat\u0020000\u0020/\u0020OR\u0020boven\u0020staat.
hades.models.gates.InvSmall i2 10800 -900 @N 1001 5.0E-9
hades.models.gates.InvSmall i12 5400 -4500 @N 1001 5.0E-9
hades.models.gates.Demux14 i1 12900 2700 @N 1001 1.5E-8
hades.models.gates.InvSmall i11 4800 -3300 @N 1001 5.0E-9
hades.models.gates.Demux14 i0 12900 -1800 @N 1001 1.5E-8
hades.models.io.Opin OVERFLOW_FLAG 36900 4200 @N 1001 5.0E-9
hades.models.io.Opin CARRY_FLAG 36900 3000 @N 1001 5.0E-9
hades.models.io.Ipin ADD_SHOULD_CARRY 25200 8400 @N 1001  U
hades.models.rtlib.io.SelectBit Bit_31_peel 22200 9900 @N 1001 32 31 1.0E-8
hades.models.rtlib.io.IpinVectorLarge RESULT_IN 12600 9300 @N 1001 32 00010000000000000000000000101111_B 1.0E-9 2
[end components]
[signals]
hades.signals.SignalStdLogicVector n0_1 32 4 RESULT_IN Y ALL_BITS_ZERO A Bit_31_peel A bit_0_peel A 6 2 12600 9300 13200 9300 2 13200 9300 13200 9900 2 13200 9300 22200 9300 2 22200 9300 22200 9900 2 22200 9300 28500 9300 2 28500 9300 28500 9900 2 13200 9300 22200 9300 
hades.signals.SignalStdLogic1164 n9 2 i0 Y1 i3 C 1 2 15900 0 16500 0 0 
hades.signals.SignalStdLogic1164 n8 2 i0 Y2 i3 B 1 2 15900 -600 16500 -600 0 
hades.signals.SignalStdLogic1164 n7 2 B_Bit_31_peel Y i7 B 2 2 16500 8700 16500 14400 2 16500 14400 23100 14400 0 
hades.signals.SignalStdLogic1164 n6 2 i1 Y0 i5 B 3 2 15900 5100 16200 5100 2 16200 5100 16200 5700 2 16200 5700 16800 5700 0 
hades.signals.SignalStdLogic1164 n5 2 i1 Y1 i5 A 1 2 15900 4500 16800 4500 0 
hades.signals.SignalStdLogic1164 n4 2 i0 Y3 i3 A 1 2 15900 -1200 16500 -1200 0 
hades.signals.SignalStdLogic1164 n3 3 bit_30_IN Y i2 A i1 A 5 2 6600 -1500 6600 -300 2 6600 -300 10800 -300 2 6600 -300 6600 4200 2 6600 4200 12900 4200 2 6600 -1500 4200 -1500 1 6600 -300 
hades.signals.SignalStdLogic1164 n16 2 bit_29_IN Y i11 A 1 2 4500 -2700 4800 -2700 0 
hades.signals.SignalStdLogic1164 n2 3 Bit_31_peel Y NEGATIVE_FLAG A i7 A 4 2 22200 10500 22200 12000 2 22200 12000 23700 12000 2 22200 12000 22200 13200 2 22200 13200 23100 13200 1 22200 12000 
hades.signals.SignalStdLogic1164 n15 2 bit_28_IN Y i12 A 1 2 4800 -3900 5400 -3900 0 
hades.signals.SignalStdLogic1164 n1 2 ALL_BITS_ZERO Y ZERO_FLAG A 2 2 13200 11700 13200 12300 2 13200 12300 13800 12300 0 
hades.signals.SignalStdLogicVector n0 32 2 B_IN Y B_Bit_31_peel A 2 2 12600 7800 16500 7800 2 16500 7800 16500 8100 0 
hades.signals.SignalStdLogic1164 n14 2 i2 Y i0 A 1 2 12600 -300 12900 -300 0 
hades.signals.SignalStdLogic1164 n18_1 2 i9 Y OVERFLOW_FLAG A 3 2 35400 6600 36000 6600 2 36000 6600 36000 4200 2 36000 4200 36900 4200 0 
hades.signals.SignalStdLogic1164 n13 3 i12 Y i0 S0 i1 S0 7 2 7200 -3900 7800 -3900 2 7800 -3900 7800 2400 2 7800 2400 14700 2400 2 14700 2400 14700 1200 2 7800 2400 7800 6600 2 7800 6600 14700 6600 2 14700 6600 14700 5700 1 7800 2400 
hades.signals.SignalStdLogic1164 n12 3 i11 Y i1 S1 i0 S1 8 2 7200 2400 7200 6000 2 7200 6000 14100 6000 2 14100 6000 14100 5700 2 7200 1800 14100 1800 2 7200 1800 7200 2400 2 14100 1800 14100 1200 2 7200 1800 7200 -2700 2 7200 -2700 6600 -2700 1 7200 1800 
hades.signals.SignalStdLogic1164 n11 3 i5 Y i9 A i8 A 6 2 25800 5100 31200 5100 2 31200 5100 31200 6000 2 31200 6000 31800 6000 2 20400 5100 25800 5100 2 25800 5100 25800 6000 2 25800 6000 26400 6000 1 25800 5100 
hades.signals.SignalStdLogic1164 n10 2 i0 Y0 i3 D 1 2 15900 600 16500 600 0 
hades.signals.SignalStdLogic1164 n11_1 2 ADD_SHOULD_CARRY Y i8 B 3 2 25200 8400 25800 8400 2 25800 8400 25800 7200 2 25800 7200 26400 7200 0 
hades.signals.SignalStdLogic1164 n17_2 2 i3 Y CARRY_FLAG A 3 2 30600 3000 36900 3000 2 30600 3000 30600 -300 2 30600 -300 20100 -300 0 
hades.signals.SignalStdLogic1164 n17_1 1 i8 Y 3 2 30000 6600 30600 6600 2 30600 6600 30600 4200 2 30600 4200 30600 3000 0 
hades.signals.SignalStdLogic1164 n17_0 2 should_underflow Y i9 B 3 2 30600 8400 31200 8400 2 31200 8400 31200 7200 2 31200 7200 31800 7200 0 
[end signals]
[end]
