

================================================================
== Vitis HLS Report for 'resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s'
================================================================
* Date:           Mon Jul 15 19:05:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_resize_xf
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      170|    20426|  1.700 us|  0.204 ms|  170|  20426|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_xfUDivResize_fu_186                                                 |xfUDivResize                                                 |       68|       68|   0.680 us|   0.680 us|   68|   68|       no|
        |grp_scaleCompute_17_42_20_48_16_1_s_fu_203                              |scaleCompute_17_42_20_48_16_1_s                              |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
        |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218  |resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2  |        4|      258|  40.000 ns|   2.580 us|    4|  258|       no|
        |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228                   |resizeNNBilinear_Pipeline_VITIS_LOOP_411_5                   |       18|      145|   0.180 us|   1.450 us|   18|  145|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_404_4  |       30|    20096|  30 ~ 157|          -|          -|  1 ~ 128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1251|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|    2901|   2859|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    358|    -|
|Register         |        -|    -|     976|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|   10|    3877|   4468|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    4|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218  |resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2  |        0|   0|    56|   230|    0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228                   |resizeNNBilinear_Pipeline_VITIS_LOOP_411_5                   |        0|   4|  1409|  1619|    0|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203                              |scaleCompute_17_42_20_48_16_1_s                              |        0|   6|   525|   219|    0|
    |grp_xfUDivResize_fu_186                                                 |xfUDivResize                                                 |        0|   0|   911|   791|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |        0|  10|  2901|  2859|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_U    |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    |line_buffer_1_U  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    |line_buffer_2_U  |resizeNNBilinear_0_128_128_1_false_2_2_64_64_1_2_s_line_buffer_RAM_T2P_BRAM_1bkb  |        1|  0|   0|    0|   128|    8|     1|         1024|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        3|  0|   0|    0|   384|   24|     3|         3072|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_i534_i_fu_475_p2             |         +|   0|  0|  50|          43|          43|
    |add_i_i_i_i_i349_i_fu_583_p2     |         +|   0|  0|  24|          17|           1|
    |add_i_i_i_i_i475_i_fu_539_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln404_fu_447_p2              |         +|   0|  0|  38|          31|           1|
    |add_ln533_fu_637_p2              |         +|   0|  0|  39|          32|           1|
    |first_row_index_fu_601_p2        |         +|   0|  0|  39|          32|           1|
    |read_rows_count_1_fu_676_p2      |         +|   0|  0|  39|          32|           1|
    |sub302_fu_356_p2                 |         +|   0|  0|  39|          32|           2|
    |sub309_fu_526_p2                 |         +|   0|  0|  39|          32|           3|
    |sub97_fu_361_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_fu_515_p2                    |         +|   0|  0|  39|          32|           2|
    |sub_i_fu_390_p2                  |         +|   0|  0|  39|          32|           2|
    |and_ln531_fu_621_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln536_1_fu_705_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln536_fu_687_p2              |       and|   0|  0|   2|           1|           1|
    |cmp308_fu_521_p2                 |      icmp|   0|  0|  39|          32|          32|
    |cmp71_fu_510_p2                  |      icmp|   0|  0|  39|          32|          32|
    |cmp_i_i398_i_fu_502_p2           |      icmp|   0|  0|  61|          54|          54|
    |icmp_ln376_fu_336_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln378_fu_346_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln404_fu_442_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln531_fu_616_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln532_fu_626_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln536_fu_659_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln544_fu_664_p2             |      icmp|   0|  0|  39|          32|           2|
    |slt_fu_462_p2                    |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state3_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln531_fu_631_p2               |        or|   0|  0|   2|           1|           1|
    |first_row_index_2_fu_669_p3      |    select|   0|  0|  32|           1|           1|
    |first_row_index_3_fu_710_p3      |    select|   0|  0|  32|           1|          32|
    |indexy_pre_1_fu_549_p3           |    select|   0|  0|  42|           1|           1|
    |loop_col_count_fu_350_p3         |    select|   0|  0|  32|           1|          32|
    |loop_row_count_fu_340_p3         |    select|   0|  0|  32|           1|          32|
    |output_rows_count_1_fu_649_p3    |    select|   0|  0|  32|           1|          32|
    |read_rows_count_2_fu_692_p3      |    select|   0|  0|  32|           1|          32|
    |sel_tmp1_fu_681_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln531_fu_642_p3           |    select|   0|  0|  32|           1|          32|
    |spec_select110_fu_544_p3         |    select|   0|  0|  42|           1|          42|
    |xor_ln536_fu_699_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|1251|         754|         679|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                         | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                             |  81|         17|    1|         17|
    |first_row_index_1_fu_126                              |   9|          2|   32|         64|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203_ap_ce      |  14|          3|    1|          3|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203_currindex  |  14|          3|   32|         96|
    |grp_scaleCompute_17_42_20_48_16_1_s_fu_203_inscale    |  14|          3|   48|        144|
    |grp_xfUDivResize_fu_186_in_d                          |  14|          3|   16|         48|
    |grp_xfUDivResize_fu_186_in_n                          |  14|          3|   64|        192|
    |i_3_fu_130                                            |   9|          2|   31|         62|
    |in_mat_data_read                                      |  14|          3|    1|          3|
    |indexy_fu_138                                         |   9|          2|   17|         34|
    |line_buffer_1_address0                                |  14|          3|    7|         21|
    |line_buffer_1_ce0                                     |  14|          3|    1|          3|
    |line_buffer_1_ce1                                     |   9|          2|    1|          2|
    |line_buffer_1_d0                                      |  14|          3|    8|         24|
    |line_buffer_1_we0                                     |  14|          3|    1|          3|
    |line_buffer_address0                                  |  14|          3|    7|         21|
    |line_buffer_ce0                                       |  14|          3|    1|          3|
    |line_buffer_ce1                                       |   9|          2|    1|          2|
    |line_buffer_d0                                        |  14|          3|    8|         24|
    |line_buffer_we0                                       |  14|          3|    1|          3|
    |nextYScale_fu_134                                     |   9|          2|   17|         34|
    |out_resize_mat_data_write                             |   9|          2|    1|          2|
    |output_rows_count_fu_122                              |   9|          2|   32|         64|
    |read_rows_count_fu_118                                |   9|          2|   32|         64|
    +------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                 | 358|         77|  361|        933|
    +------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_i_i349_i_reg_1011                                                          |  17|   0|   17|          0|
    |add_i_i_i_i_i475_i_reg_986                                                           |  17|   0|   17|          0|
    |ap_CS_fsm                                                                            |  16|   0|   16|          0|
    |cmp308_reg_974                                                                       |   1|   0|    1|          0|
    |cmp71_reg_959                                                                        |   1|   0|    1|          0|
    |cmp_i_i398_i_reg_951                                                                 |   1|   0|    1|          0|
    |conv_i_i12_i530_i1_reg_892                                                           |  38|   0|   43|          5|
    |empty_72_reg_991                                                                     |  22|   0|   22|          0|
    |empty_74_reg_1006                                                                    |  24|   0|   24|          0|
    |first_row_index_1_fu_126                                                             |  32|   0|   32|          0|
    |first_row_index_reg_1025                                                             |  32|   0|   32|          0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |grp_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5_fu_228_ap_start_reg                   |   1|   0|    1|          0|
    |grp_xfUDivResize_fu_186_ap_start_reg                                                 |   1|   0|    1|          0|
    |i_3_fu_130                                                                           |  31|   0|   31|          0|
    |indexx_pre_1_reg_907                                                                 |  20|   0|   42|         22|
    |indexy_fu_138                                                                        |  17|   0|   17|          0|
    |indexy_pre_comp_reg_929                                                              |  42|   0|   42|          0|
    |loop_col_count_reg_872                                                               |  32|   0|   32|          0|
    |loop_row_count_reg_867                                                               |  32|   0|   32|          0|
    |nextYScale_fu_134                                                                    |  17|   0|   17|          0|
    |output_rows_count_fu_122                                                             |  32|   0|   32|          0|
    |read_rows_count_fu_118                                                               |  32|   0|   32|          0|
    |shl_i_i_i373_i_reg_912                                                               |  20|   0|   42|         22|
    |shl_i_i_i_i396_i_reg_897                                                             |  32|   0|   54|         22|
    |shl_i_i_i_i_i_reg_902                                                                |  32|   0|   54|         22|
    |shr_i_i_i_i102_cast_reg_887                                                          |  22|   0|   22|          0|
    |slt_reg_923                                                                          |   1|   0|    1|          0|
    |sub302_reg_877                                                                       |  32|   0|   32|          0|
    |sub309_reg_980                                                                       |  32|   0|   32|          0|
    |sub97_reg_882                                                                        |  32|   0|   32|          0|
    |sub_reg_967                                                                          |  32|   0|   32|          0|
    |tmp_10_reg_946                                                                       |   1|   0|    1|          0|
    |tmp_12_reg_1001                                                                      |   1|   0|    1|          0|
    |tmp_cast_73_reg_996                                                                  |  17|   0|   17|          0|
    |tmp_cast_reg_940                                                                     |  17|   0|   17|          0|
    |tmp_reg_842                                                                          |  32|   0|   33|          1|
    |trunc_ln310_reg_832                                                                  |  16|   0|   16|          0|
    |trunc_ln311_reg_837                                                                  |  16|   0|   16|          0|
    |trunc_ln320_reg_852                                                                  |  48|   0|   48|          0|
    |trunc_ln323_reg_862                                                                  |  48|   0|   48|          0|
    |trunc_ln409_reg_935                                                                  |  22|   0|   22|          0|
    |xnew_reg_847                                                                         |  32|   0|   64|         32|
    |ynew_reg_857                                                                         |  32|   0|   64|         32|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 976|   0| 1134|        158|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  resizeNNBilinear<0, 128, 128, 1, false, 2, 2, 64, 64, 1, 2>|  return value|
|imgInput_rows_val                   |   in|   32|     ap_none|                                            imgInput_rows_val|        scalar|
|imgInput_cols_val                   |   in|   32|     ap_none|                                            imgInput_cols_val|        scalar|
|in_mat_data_dout                    |   in|    8|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_num_data_valid          |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_fifo_cap                |   in|    3|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_empty_n                 |   in|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|in_mat_data_read                    |  out|    1|     ap_fifo|                                                  in_mat_data|       pointer|
|imgOutput_rows_val                  |   in|   32|     ap_none|                                           imgOutput_rows_val|        scalar|
|imgOutput_cols_val                  |   in|   32|     ap_none|                                           imgOutput_cols_val|        scalar|
|out_resize_mat_data_din             |  out|    8|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_num_data_valid  |   in|    3|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_fifo_cap        |   in|    3|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_full_n          |   in|    1|     ap_fifo|                                          out_resize_mat_data|       pointer|
|out_resize_mat_data_write           |  out|    1|     ap_fifo|                                          out_resize_mat_data|       pointer|
+------------------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

