module mux_4x1_tb;
  reg [3:0] I;
  reg [1:0] sel;
  wire y;
  mux_4x1 dut (.I(I), .sel(sel), .y(y));
  initial begin
    $dumpfile("wave.vcd");
    $dumpvars(0, mux_4x1_tb);
  end
  initial begin
    $monitor("time=%0t, I=%b, sel=%b, y=%b", $time, I, sel, y);
  end
  initial begin
    I = 4'b1010; sel = 2'b00; #10;   
    I = 4'b1010; sel = 2'b01; #10;  
    I = 4'b1010; sel = 2'b10; #10;  
    I = 4'b1010; sel = 2'b11; #10;   
    $finish;
  end
endmodule
