{"Yirng-An Chen": [0, ["PHDD: an efficient graph representation for floating point circuit verification", ["Yirng-An Chen", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1997.643251", "iccad", 1997]], "Randal E. Bryant": [0, ["PHDD: an efficient graph representation for floating point circuit verification", ["Yirng-An Chen", "Randal E. Bryant"], "https://doi.org/10.1109/ICCAD.1997.643251", "iccad", 1997]], "Christoph Scholl": [0, ["Functional simulation using binary decision diagrams", ["Christoph Scholl", "Rolf Drechsler", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.1997.643253", "iccad", 1997]], "Rolf Drechsler": [0, ["Functional simulation using binary decision diagrams", ["Christoph Scholl", "Rolf Drechsler", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.1997.643253", "iccad", 1997]], "Bernd Becker": [0, ["Functional simulation using binary decision diagrams", ["Christoph Scholl", "Rolf Drechsler", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.1997.643253", "iccad", 1997]], "Patrick Vuillod": [0, ["Generalized matching from theory to application", ["Patrick Vuillod", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643255", "iccad", 1997]], "Luca Benini": [0, ["Generalized matching from theory to application", ["Patrick Vuillod", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643255", "iccad", 1997], ["Fast power estimation for deterministic input streams", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1109/ICCAD.1997.643582", "iccad", 1997]], "Giovanni De Micheli": [0, ["Generalized matching from theory to application", ["Patrick Vuillod", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643255", "iccad", 1997], ["Fast power estimation for deterministic input streams", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1109/ICCAD.1997.643582", "iccad", 1997], ["Real time analysis and priority scheduler generation for hardware-software systems with a synthesized run-time system", ["Vincent John Mooney III", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643601", "iccad", 1997]], "Jian Li": [0, ["Decomposition of timed decision tables and its use in presynthesis optimizations", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.1997.643261", "iccad", 1997]], "Rajesh K. Gupta": [0, ["Decomposition of timed decision tables and its use in presynthesis optimizations", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1109/ICCAD.1997.643261", "iccad", 1997], ["Design technology for building wireless systems (tutorial)", ["Rajesh K. Gupta", "Mani B. Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10011", "iccad", 1997]], "Chi-Hong Hwang": [0.4704810529947281, ["A predictive system shutdown method for energy saving of event-driven computation", ["Chi-Hong Hwang", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.1997.643266", "iccad", 1997]], "Allen C.-H. Wu": [1.682977819605913e-10, ["A predictive system shutdown method for energy saving of event-driven computation", ["Chi-Hong Hwang", "Allen C.-H. Wu"], "https://doi.org/10.1109/ICCAD.1997.643266", "iccad", 1997]], "Kyosun Kim": [0.9756371378898621, ["Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643272", "iccad", 1997]], "Ramesh Karri": [0, ["Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643272", "iccad", 1997], ["Power optimization using divide-and-conquer techniques for minimization of the number of operations", ["Inki Hong", "Miodrag Potkonjak", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.1997.643384", "iccad", 1997]], "Miodrag Potkonjak": [0, ["Micro-preemption synthesis: an enabling mechanism for multi-task VLSI systems", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643272", "iccad", 1997], ["Application-driven synthesis of core-based systems", ["Darko Kirovski", "Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1997.643382", "iccad", 1997], ["Power optimization using divide-and-conquer techniques for minimization of the number of operations", ["Inki Hong", "Miodrag Potkonjak", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.1997.643384", "iccad", 1997], ["A quantitative approach to functional debugging", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643403", "iccad", 1997]], "Zhanping Chen": [0, ["Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs", ["Zhanping Chen", "Kaushik Roy", "Tan-Li Chou"], "https://doi.org/10.1109/ICCAD.1997.643276", "iccad", 1997]], "Kaushik Roy": [0, ["Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs", ["Zhanping Chen", "Kaushik Roy", "Tan-Li Chou"], "https://doi.org/10.1109/ICCAD.1997.643276", "iccad", 1997], ["COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits", ["Chuan-Yu Wang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1997.643362", "iccad", 1997], ["Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems", ["Naushik Sankarayya", "Kaushik Roy", "Debashis Bhattacharya"], "https://doi.org/10.1109/ICCAD.1997.643386", "iccad", 1997]], "Tan-Li Chou": [0, ["Power sensitivity - a new method to estimate power dissipation considering uncertain specifications of primary inputs", ["Zhanping Chen", "Kaushik Roy", "Tan-Li Chou"], "https://doi.org/10.1109/ICCAD.1997.643276", "iccad", 1997]], "Michael S. Hsiao": [0, ["Effects of delay models on peak power estimation of VLSI sequential circuits", ["Michael S. Hsiao", "Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1997.643360", "iccad", 1997]], "Elizabeth M. Rudnick": [0, ["Effects of delay models on peak power estimation of VLSI sequential circuits", ["Michael S. Hsiao", "Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1997.643360", "iccad", 1997]], "Janak H. Patel": [0, ["Effects of delay models on peak power estimation of VLSI sequential circuits", ["Michael S. Hsiao", "Elizabeth M. Rudnick", "Janak H. Patel"], "https://doi.org/10.1109/ICCAD.1997.643360", "iccad", 1997], ["Fast identification of untestable delay faults using implications", ["Keerthi Heragu", "Janak H. Patel", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1997.643606", "iccad", 1997]], "Chuan-Yu Wang": [8.556500915801735e-06, ["COSMOS: a continuous optimization approach for maximum power estimation of CMOS circuits", ["Chuan-Yu Wang", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.1997.643362", "iccad", 1997]], "Altan Odabasioglu": [0, ["PRIMA: passive reduced-order interconnect macromodeling algorithm", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1997.643366", "iccad", 1997]], "Mustafa Celik": [0, ["PRIMA: passive reduced-order interconnect macromodeling algorithm", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1997.643366", "iccad", 1997]], "Lawrence T. Pileggi": [0, ["PRIMA: passive reduced-order interconnect macromodeling algorithm", ["Altan Odabasioglu", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.1997.643366", "iccad", 1997], ["A hierarchical decomposition methodology for multistage clock circuits", ["Gary Ellis", "Lawrence T. Pileggi", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1997.643530", "iccad", 1997]], "Ibrahim M. Elfadel": [0, ["A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks", ["Ibrahim M. Elfadel", "David D. Ling"], "https://doi.org/10.1109/ICCAD.1997.643368", "iccad", 1997]], "David D. Ling": [0, ["A block rational Arnoldi algorithm for multipoint passive model-order reduction of multiport RLC networks", ["Ibrahim M. Elfadel", "David D. Ling"], "https://doi.org/10.1109/ICCAD.1997.643368", "iccad", 1997]], "Tuyen V. Nguyen": [0, ["Multipoint Pad\u00e9 approximation using a rational block Lanczos algorithm", ["Tuyen V. Nguyen", "Jing Li"], "https://doi.org/10.1109/ICCAD.1997.643370", "iccad", 1997], ["State transformation in event driven explicit simulation", ["Tuyen V. Nguyen", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1997.643533", "iccad", 1997]], "Jing Li": [0, ["Multipoint Pad\u00e9 approximation using a rational block Lanczos algorithm", ["Tuyen V. Nguyen", "Jing Li"], "https://doi.org/10.1109/ICCAD.1997.643370", "iccad", 1997]], "Valeria Bertacco": [0, ["The disjunctive decomposition of logic functions", ["Valeria Bertacco", "Maurizio Damiani"], "https://doi.org/10.1109/ICCAD.1997.643371", "iccad", 1997]], "Maurizio Damiani": [0, ["The disjunctive decomposition of logic functions", ["Valeria Bertacco", "Maurizio Damiani"], "https://doi.org/10.1109/ICCAD.1997.643371", "iccad", 1997]], "Rajat Aggarwal": [0, ["Speeding up technology-independent timing optimization by network partitioning", ["Rajat Aggarwal", "Rajeev Murgai", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1997.643375", "iccad", 1997]], "Rajeev Murgai": [0, ["Speeding up technology-independent timing optimization by network partitioning", ["Rajat Aggarwal", "Rajeev Murgai", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1997.643375", "iccad", 1997]], "Masahiro Fujita": [0, ["Speeding up technology-independent timing optimization by network partitioning", ["Rajat Aggarwal", "Rajeev Murgai", "Masahiro Fujita"], "https://doi.org/10.1109/ICCAD.1997.643375", "iccad", 1997]], "Evguenii I. Goldberg": [0, ["Negative thinking by incremental problem solving: application to unate covering", ["Evguenii I. Goldberg", "Luca P. Carloni", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643378", "iccad", 1997], ["A fast and robust exact algorithm for face embedding", ["Evguenii I. Goldberg", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643534", "iccad", 1997]], "Luca P. Carloni": [0, ["Negative thinking by incremental problem solving: application to unate covering", ["Evguenii I. Goldberg", "Luca P. Carloni", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643378", "iccad", 1997], ["Trace driven logic synthesis - application to power minimization", ["Luca P. Carloni", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643598", "iccad", 1997]], "Tiziano Villa": [0, ["Negative thinking by incremental problem solving: application to unate covering", ["Evguenii I. Goldberg", "Luca P. Carloni", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643378", "iccad", 1997], ["A fast and robust exact algorithm for face embedding", ["Evguenii I. Goldberg", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643534", "iccad", 1997]], "Robert K. Brayton": [0, ["Negative thinking by incremental problem solving: application to unate covering", ["Evguenii I. Goldberg", "Luca P. Carloni", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643378", "iccad", 1997], ["Approximate timing analysis of combinational circuits under the XBD0 model", ["Yuji Kukimoto", "Wilsin Gosti", "Alexander Saldanha", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1997.643404", "iccad", 1997], ["Sequential optimisation without state space exploration", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", "iccad", 1997], ["A fast and robust exact algorithm for face embedding", ["Evguenii I. Goldberg", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643534", "iccad", 1997], ["Reachability analysis using partitioned-ROBDDs", ["Amit Narayan", "Adrian J. Isles", "Jawahar Jain", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643565", "iccad", 1997]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Negative thinking by incremental problem solving: application to unate covering", ["Evguenii I. Goldberg", "Luca P. Carloni", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643378", "iccad", 1997], ["Sequential optimisation without state space exploration", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", "iccad", 1997], ["A fast and robust exact algorithm for face embedding", ["Evguenii I. Goldberg", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643534", "iccad", 1997], ["Reachability analysis using partitioned-ROBDDs", ["Amit Narayan", "Adrian J. Isles", "Jawahar Jain", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643565", "iccad", 1997], ["Trace driven logic synthesis - application to power minimization", ["Luca P. Carloni", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643598", "iccad", 1997], ["Logic synthesis for large pass transistor circuits", ["Premal Buch", "Amit Narayan", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643609", "iccad", 1997]], "Catherine H. Gebotys": [0, ["DSP address optimization using a minimum cost circulation technique", ["Catherine H. Gebotys"], "https://doi.org/10.1109/ICCAD.1997.643380", "iccad", 1997]], "Darko Kirovski": [0, ["Application-driven synthesis of core-based systems", ["Darko Kirovski", "Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1997.643382", "iccad", 1997], ["A quantitative approach to functional debugging", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.1997.643403", "iccad", 1997]], "Chunho Lee": [0.5, ["Application-driven synthesis of core-based systems", ["Darko Kirovski", "Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1997.643382", "iccad", 1997]], "William H. Mangione-Smith": [0, ["Application-driven synthesis of core-based systems", ["Darko Kirovski", "Chunho Lee", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1109/ICCAD.1997.643382", "iccad", 1997]], "Inki Hong": [0.9229424595832825, ["Power optimization using divide-and-conquer techniques for minimization of the number of operations", ["Inki Hong", "Miodrag Potkonjak", "Ramesh Karri"], "https://doi.org/10.1109/ICCAD.1997.643384", "iccad", 1997]], "Mahadevamurty Nemani": [0, ["High-level area and power estimation for VLSI circuits", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1997.643385", "iccad", 1997]], "Farid N. Najm": [0, ["High-level area and power estimation for VLSI circuits", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1997.643385", "iccad", 1997], ["Accurate power estimation for large sequential circuits", ["Joseph N. Kozhaya", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1997.643581", "iccad", 1997]], "Naushik Sankarayya": [0, ["Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems", ["Naushik Sankarayya", "Kaushik Roy", "Debashis Bhattacharya"], "https://doi.org/10.1109/ICCAD.1997.643386", "iccad", 1997]], "Debashis Bhattacharya": [0, ["Optimizing computations in a transposed direct form realization of floating-point LTI-FIR systems", ["Naushik Sankarayya", "Kaushik Roy", "Debashis Bhattacharya"], "https://doi.org/10.1109/ICCAD.1997.643386", "iccad", 1997]], "Sumant Ramprasad": [0, ["Achievable bounds on signal transition activity", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643387", "iccad", 1997]], "Naresh R. Shanbhag": [0, ["Achievable bounds on signal transition activity", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643387", "iccad", 1997]], "Ibrahim N. Hajj": [0, ["Achievable bounds on signal transition activity", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643387", "iccad", 1997], ["GOLDENGATE: a fast and accurate bridging fault simulator under a hybrid logic/IDDQ testing environment", ["Tzuhao Chen", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643594", "iccad", 1997]], "Peter Feldmann": [0, ["Circuit noise evaluation by Pad\u00e9 approximation based model-reduction techniques", ["Peter Feldmann", "Roland W. Freund"], "https://doi.org/10.1109/ICCAD.1997.643388", "iccad", 1997]], "Roland W. Freund": [0, ["Circuit noise evaluation by Pad\u00e9 approximation based model-reduction techniques", ["Peter Feldmann", "Roland W. Freund"], "https://doi.org/10.1109/ICCAD.1997.643388", "iccad", 1997]], "Kenneth L. Shepard": [0, ["Global harmony: coupled noise analysis for full-chip RC interconnect networks", ["Kenneth L. Shepard", "Vinod Narayanan", "Peter C. Elmendorf", "Gutuan Zheng"], "https://doi.org/10.1109/ICCAD.1997.643396", "iccad", 1997]], "Vinod Narayanan": [0, ["Global harmony: coupled noise analysis for full-chip RC interconnect networks", ["Kenneth L. Shepard", "Vinod Narayanan", "Peter C. Elmendorf", "Gutuan Zheng"], "https://doi.org/10.1109/ICCAD.1997.643396", "iccad", 1997]], "Peter C. Elmendorf": [0, ["Global harmony: coupled noise analysis for full-chip RC interconnect networks", ["Kenneth L. Shepard", "Vinod Narayanan", "Peter C. Elmendorf", "Gutuan Zheng"], "https://doi.org/10.1109/ICCAD.1997.643396", "iccad", 1997]], "Gutuan Zheng": [0, ["Global harmony: coupled noise analysis for full-chip RC interconnect networks", ["Kenneth L. Shepard", "Vinod Narayanan", "Peter C. Elmendorf", "Gutuan Zheng"], "https://doi.org/10.1109/ICCAD.1997.643396", "iccad", 1997]], "Anirudh Devgan": [0, ["Efficient coupled noise estimation for on-chip interconnects", ["Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1997.643399", "iccad", 1997], ["State transformation in event driven explicit simulation", ["Tuyen V. Nguyen", "Anirudh Devgan"], "https://doi.org/10.1109/ICCAD.1997.643533", "iccad", 1997], ["Timing analysis and optimization: from devices to systems (tutorial)", ["Anirudh Devgan", "Leon Stok", "Sandip Kundu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10006", "iccad", 1997]], "Charles J. DeVane": [0, ["Efficient circuit partitioning to extend cycle simulation beyond synchronous circuits", ["Charles J. DeVane"], "https://doi.org/10.1109/ICCAD.1997.643400", "iccad", 1997]], "Jeremy R. Levitt": [0, ["Verifying correct pipeline implementation for microprocessors", ["Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1997.643402", "iccad", 1997]], "Kunle Olukotun": [0, ["Verifying correct pipeline implementation for microprocessors", ["Jeremy R. Levitt", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1997.643402", "iccad", 1997], ["Java as a specification language for hardware-software systems", ["Rachid Helaihel", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1997.643613", "iccad", 1997]], "Yuji Kukimoto": [0, ["Approximate timing analysis of combinational circuits under the XBD0 model", ["Yuji Kukimoto", "Wilsin Gosti", "Alexander Saldanha", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1997.643404", "iccad", 1997]], "Wilsin Gosti": [0, ["Approximate timing analysis of combinational circuits under the XBD0 model", ["Yuji Kukimoto", "Wilsin Gosti", "Alexander Saldanha", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1997.643404", "iccad", 1997]], "Alexander Saldanha": [0, ["Approximate timing analysis of combinational circuits under the XBD0 model", ["Yuji Kukimoto", "Wilsin Gosti", "Alexander Saldanha", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.1997.643404", "iccad", 1997], ["Trace driven logic synthesis - application to power minimization", ["Luca P. Carloni", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643598", "iccad", 1997], ["Partial scan delay fault testing of asynchronous circuits", ["Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Saldanha", "Alexander Taubin"], "https://doi.org/10.1109/ICCAD.1997.643619", "iccad", 1997]], "Mukund Sivaraman": [0, ["Timing analysis based on primitive path delay fault identification", ["Mukund Sivaraman", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1997.643405", "iccad", 1997]], "Andrzej J. Strojwas": [0, ["Timing analysis based on primitive path delay fault identification", ["Mukund Sivaraman", "Andrzej J. Strojwas"], "https://doi.org/10.1109/ICCAD.1997.643405", "iccad", 1997]], "Supratik Chakraborty": [0, ["Approximate algorithms for time separation of events", ["Supratik Chakraborty", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1997.643520", "iccad", 1997]], "David L. Dill": [0, ["Approximate algorithms for time separation of events", ["Supratik Chakraborty", "David L. Dill"], "https://doi.org/10.1109/ICCAD.1997.643520", "iccad", 1997]], "Chandramouli Visweswariah": [0, ["Optimization techniques for high-performance digital circuits", ["Chandramouli Visweswariah"], "http://doi.acm.org/10.1145/266388.266471", "iccad", 1997], ["Circuit optimization via adjoint Lagrangians", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah", "Chai Wah Wu"], "https://doi.org/10.1109/ICCAD.1997.643532", "iccad", 1997]], "Amit Mehrotra": [0, ["Sequential optimisation without state space exploration", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", "iccad", 1997]], "Shaz Qadeer": [0, ["Sequential optimisation without state space exploration", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", "iccad", 1997]], "Vigyan Singhal": [0, ["Sequential optimisation without state space exploration", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", "iccad", 1997]], "Adnan Aziz": [0, ["Sequential optimisation without state space exploration", ["Amit Mehrotra", "Shaz Qadeer", "Vigyan Singhal", "Robert K. Brayton", "Adnan Aziz", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643522", "iccad", 1997]], "Naresh Maheshwari": [0, ["Minimum area retiming with equivalent initial states", ["Naresh Maheshwari", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1997.643523", "iccad", 1997]], "Sachin S. Sapatnekar": [0, ["Minimum area retiming with equivalent initial states", ["Naresh Maheshwari", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.1997.643523", "iccad", 1997]], "Jordi Cortadella": [0, ["Decomposition and technology mapping of speed-independent circuits using Boolean relations", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", "iccad", 1997]], "Michael Kishinevsky": [0, ["Decomposition and technology mapping of speed-independent circuits using Boolean relations", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", "iccad", 1997], ["Partial scan delay fault testing of asynchronous circuits", ["Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Saldanha", "Alexander Taubin"], "https://doi.org/10.1109/ICCAD.1997.643619", "iccad", 1997]], "Alex Kondratyev": [0, ["Decomposition and technology mapping of speed-independent circuits using Boolean relations", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", "iccad", 1997], ["Partial scan delay fault testing of asynchronous circuits", ["Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Saldanha", "Alexander Taubin"], "https://doi.org/10.1109/ICCAD.1997.643619", "iccad", 1997]], "Luciano Lavagno": [0, ["Decomposition and technology mapping of speed-independent circuits using Boolean relations", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", "iccad", 1997], ["Partial scan delay fault testing of asynchronous circuits", ["Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Saldanha", "Alexander Taubin"], "https://doi.org/10.1109/ICCAD.1997.643619", "iccad", 1997]], "Enric Pastor": [0, ["Decomposition and technology mapping of speed-independent circuits using Boolean relations", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", "iccad", 1997]], "Alexandre Yakovlev": [0, ["Decomposition and technology mapping of speed-independent circuits using Boolean relations", ["Jordi Cortadella", "Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Enric Pastor", "Alexandre Yakovlev"], "https://doi.org/10.1109/ICCAD.1997.643524", "iccad", 1997]], "Chuck Monahan": [0, ["Scheduling and binding bounds for RT-level symbolic execution", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.1997.643525", "iccad", 1997]], "Forrest Brewer": [0, ["Scheduling and binding bounds for RT-level symbolic execution", ["Chuck Monahan", "Forrest Brewer"], "https://doi.org/10.1109/ICCAD.1997.643525", "iccad", 1997]], "Chih-Tung Chen": [0, ["High-level scheduling model and control synthesis for a broad range of design applications", ["Chih-Tung Chen", "Kayhan Kucukcakar"], "https://doi.org/10.1109/ICCAD.1997.643526", "iccad", 1997]], "Kayhan Kucukcakar": [0, ["High-level scheduling model and control synthesis for a broad range of design applications", ["Chih-Tung Chen", "Kayhan Kucukcakar"], "https://doi.org/10.1109/ICCAD.1997.643526", "iccad", 1997]], "Ganesh Lakshminarayana": [0, ["Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions", ["Ganesh Lakshminarayana", "Kamal S. Khouri", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643527", "iccad", 1997]], "Kamal S. Khouri": [0, ["Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions", ["Ganesh Lakshminarayana", "Kamal S. Khouri", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643527", "iccad", 1997]], "Niraj K. Jha": [0, ["Wavesched: a novel scheduling technique for control-flow intensive behavioral descriptions", ["Ganesh Lakshminarayana", "Kamal S. Khouri", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643527", "iccad", 1997], ["MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems", ["Robert P. Dick", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643589", "iccad", 1997]], "Lieven Vandenberghe": [0, ["Optimal wire and transistor sizing for circuits with non-tree topology", ["Lieven Vandenberghe", "Stephen P. Boyd", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1997.643528", "iccad", 1997]], "Stephen P. Boyd": [0, ["Optimal wire and transistor sizing for circuits with non-tree topology", ["Lieven Vandenberghe", "Stephen P. Boyd", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1997.643528", "iccad", 1997]], "Abbas El Gamal": [0, ["Optimal wire and transistor sizing for circuits with non-tree topology", ["Lieven Vandenberghe", "Stephen P. Boyd", "Abbas El Gamal"], "https://doi.org/10.1109/ICCAD.1997.643528", "iccad", 1997]], "Atsushi Takahashi": [0, ["Clock-tree routing realizing a clock-schedule for semi-synchronous circuits", ["Atsushi Takahashi", "Kazunori Inoue", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1997.643529", "iccad", 1997]], "Kazunori Inoue": [0, ["Clock-tree routing realizing a clock-schedule for semi-synchronous circuits", ["Atsushi Takahashi", "Kazunori Inoue", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1997.643529", "iccad", 1997]], "Yoji Kajitani": [0, ["Clock-tree routing realizing a clock-schedule for semi-synchronous circuits", ["Atsushi Takahashi", "Kazunori Inoue", "Yoji Kajitani"], "https://doi.org/10.1109/ICCAD.1997.643529", "iccad", 1997]], "Gary Ellis": [0, ["A hierarchical decomposition methodology for multistage clock circuits", ["Gary Ellis", "Lawrence T. Pileggi", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1997.643530", "iccad", 1997]], "Rob A. Rutenbar": [0, ["A hierarchical decomposition methodology for multistage clock circuits", ["Gary Ellis", "Lawrence T. Pileggi", "Rob A. Rutenbar"], "https://doi.org/10.1109/ICCAD.1997.643530", "iccad", 1997]], "J. Richard Griffith": [0, ["A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits", ["J. Richard Griffith", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1997.643531", "iccad", 1997]], "Michel S. Nakhla": [0, ["A new high-order absolutely-stable explicit numerical integration algorithm for the time-domain simulation of nonlinear circuits", ["J. Richard Griffith", "Michel S. Nakhla"], "https://doi.org/10.1109/ICCAD.1997.643531", "iccad", 1997]], "Andrew R. Conn": [0, ["Circuit optimization via adjoint Lagrangians", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah", "Chai Wah Wu"], "https://doi.org/10.1109/ICCAD.1997.643532", "iccad", 1997]], "Ruud A. Haring": [0, ["Circuit optimization via adjoint Lagrangians", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah", "Chai Wah Wu"], "https://doi.org/10.1109/ICCAD.1997.643532", "iccad", 1997]], "Chai Wah Wu": [6.90927972755162e-05, ["Circuit optimization via adjoint Lagrangians", ["Andrew R. Conn", "Ruud A. Haring", "Chandramouli Visweswariah", "Chai Wah Wu"], "https://doi.org/10.1109/ICCAD.1997.643532", "iccad", 1997]], "Subhasish Mitra": [0, ["An output encoding problem and a solution technique", ["Subhasish Mitra", "LaNae J. Avra", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1997.643535", "iccad", 1997]], "LaNae J. Avra": [0, ["An output encoding problem and a solution technique", ["Subhasish Mitra", "LaNae J. Avra", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1997.643535", "iccad", 1997]], "Edward J. McCluskey": [0, ["An output encoding problem and a solution technique", ["Subhasish Mitra", "LaNae J. Avra", "Edward J. McCluskey"], "https://doi.org/10.1109/ICCAD.1997.643535", "iccad", 1997]], "Robert M. Fuhrer": [0, ["OPTIMIST: state minimization for optimal 2-level logic implementation", ["Robert M. Fuhrer", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1997.643536", "iccad", 1997]], "Steven M. Nowick": [0, ["OPTIMIST: state minimization for optimal 2-level logic implementation", ["Robert M. Fuhrer", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.1997.643536", "iccad", 1997]], "Oliver Bringmann": [0, ["Resource sharing in hierarchical synthesis", ["Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1109/ICCAD.1997.643537", "iccad", 1997]], "Wolfgang Rosenstiel": [0, ["Resource sharing in hierarchical synthesis", ["Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1109/ICCAD.1997.643537", "iccad", 1997]], "Salil Raje": [0, ["Generalized resource sharing", ["Salil Raje", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1997.643538", "iccad", 1997]], "Reinaldo A. Bergamaschi": [0, ["Generalized resource sharing", ["Salil Raje", "Reinaldo A. Bergamaschi"], "https://doi.org/10.1109/ICCAD.1997.643538", "iccad", 1997]], "Preeti Ranjan Panda": [0, ["Exploiting off-chip memory access modes in high-level synthesis", ["Preeti Ranjan Panda", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.1997.643539", "iccad", 1997]], "Nikil D. Dutt": [0, ["Exploiting off-chip memory access modes in high-level synthesis", ["Preeti Ranjan Panda", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.1997.643539", "iccad", 1997]], "Alexandru Nicolau": [0, ["Exploiting off-chip memory access modes in high-level synthesis", ["Preeti Ranjan Panda", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1109/ICCAD.1997.643539", "iccad", 1997]], "Morgan Enos": [0, ["Replication for logic bipartitioning", ["Morgan Enos", "Scott Hauck", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1997.643542", "iccad", 1997]], "Scott Hauck": [0, ["Replication for logic bipartitioning", ["Morgan Enos", "Scott Hauck", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1997.643542", "iccad", 1997]], "Majid Sarrafzadeh": [0, ["Replication for logic bipartitioning", ["Morgan Enos", "Scott Hauck", "Majid Sarrafzadeh"], "https://doi.org/10.1109/ICCAD.1997.643542", "iccad", 1997], ["NRG: global and detailed placement", ["Majid Sarrafzadeh", "Maogang Wang"], "https://doi.org/10.1109/ICCAD.1997.643590", "iccad", 1997]], "Shantanu Dutt": [0, ["Partitioning around roadblocks: tackling constraints with intermediate relaxations", ["Shantanu Dutt", "Halim Theny"], "https://doi.org/10.1109/ICCAD.1997.643546", "iccad", 1997]], "Halim Theny": [0, ["Partitioning around roadblocks: tackling constraints with intermediate relaxations", ["Shantanu Dutt", "Halim Theny"], "https://doi.org/10.1109/ICCAD.1997.643546", "iccad", 1997]], "Wray L. Buntine": [0, ["Adaptive methods for netlist partitioning", ["Wray L. Buntine", "Lixin Su", "A. Richard Newton", "Andrew Mayer"], "https://doi.org/10.1109/ICCAD.1997.643547", "iccad", 1997]], "Lixin Su": [0, ["Adaptive methods for netlist partitioning", ["Wray L. Buntine", "Lixin Su", "A. Richard Newton", "Andrew Mayer"], "https://doi.org/10.1109/ICCAD.1997.643547", "iccad", 1997]], "A. Richard Newton": [0, ["Adaptive methods for netlist partitioning", ["Wray L. Buntine", "Lixin Su", "A. Richard Newton", "Andrew Mayer"], "https://doi.org/10.1109/ICCAD.1997.643547", "iccad", 1997], ["EDA and the network", ["Mark D. Spiller", "A. Richard Newton"], "http://doi.acm.org/10.1145/266388.266532", "iccad", 1997], ["Logic synthesis for large pass transistor circuits", ["Premal Buch", "Amit Narayan", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643609", "iccad", 1997]], "Andrew Mayer": [0, ["Adaptive methods for netlist partitioning", ["Wray L. Buntine", "Lixin Su", "A. Richard Newton", "Andrew Mayer"], "https://doi.org/10.1109/ICCAD.1997.643547", "iccad", 1997]], "C.-J. Richard Shi": [0, ["Symbolic analysis of large analog circuits with determinant decision diagrams", ["C.-J. Richard Shi", "Xiang-Dong Tan"], "https://doi.org/10.1109/ICCAD.1997.643562", "iccad", 1997]], "Xiang-Dong Tan": [0, ["Symbolic analysis of large analog circuits with determinant decision diagrams", ["C.-J. Richard Shi", "Xiang-Dong Tan"], "https://doi.org/10.1109/ICCAD.1997.643562", "iccad", 1997]], "Francky Leyn": [0, ["A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps", ["Francky Leyn", "Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1997.643563", "iccad", 1997]], "Walter Daems": [0, ["A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps", ["Francky Leyn", "Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1997.643563", "iccad", 1997]], "Georges G. E. Gielen": [0, ["A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps", ["Francky Leyn", "Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1997.643563", "iccad", 1997]], "Willy M. C. Sansen": [0, ["A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps", ["Francky Leyn", "Walter Daems", "Georges G. E. Gielen", "Willy M. C. Sansen"], "https://doi.org/10.1109/ICCAD.1997.643563", "iccad", 1997]], "Pramodchandran N. Variyam": [0, ["Test generation for comprehensive testing of linear analog circuits using transient response sampling", ["Pramodchandran N. Variyam", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1997.643564", "iccad", 1997]], "Abhijit Chatterjee": [0, ["Test generation for comprehensive testing of linear analog circuits using transient response sampling", ["Pramodchandran N. Variyam", "Abhijit Chatterjee"], "https://doi.org/10.1109/ICCAD.1997.643564", "iccad", 1997]], "Amit Narayan": [0, ["Reachability analysis using partitioned-ROBDDs", ["Amit Narayan", "Adrian J. Isles", "Jawahar Jain", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643565", "iccad", 1997], ["Logic synthesis for large pass transistor circuits", ["Premal Buch", "Amit Narayan", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643609", "iccad", 1997]], "Adrian J. Isles": [0, ["Reachability analysis using partitioned-ROBDDs", ["Amit Narayan", "Adrian J. Isles", "Jawahar Jain", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643565", "iccad", 1997]], "Jawahar Jain": [0, ["Reachability analysis using partitioned-ROBDDs", ["Amit Narayan", "Adrian J. Isles", "Jawahar Jain", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643565", "iccad", 1997]], "Dominik Stoffel": [0, ["Record & play: a structural fixed point iteration for sequential circuit verification", ["Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1997.643566", "iccad", 1997]], "Wolfgang Kunz": [0, ["Record & play: a structural fixed point iteration for sequential circuit verification", ["Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1109/ICCAD.1997.643566", "iccad", 1997]], "Hiroaki Iwashita": [0, ["Forward model checking techniques oriented to buggy designs", ["Hiroaki Iwashita", "Tsuneo Nakata"], "https://doi.org/10.1109/ICCAD.1997.643567", "iccad", 1997]], "Tsuneo Nakata": [0, ["Forward model checking techniques oriented to buggy designs", ["Hiroaki Iwashita", "Tsuneo Nakata"], "https://doi.org/10.1109/ICCAD.1997.643567", "iccad", 1997]], "Chen-Huan Chiang": [0, ["BIST TPG for faults in system backplanes", ["Chen-Huan Chiang", "Sandeep K. Gupta"], "https://doi.org/10.1109/ICCAD.1997.643568", "iccad", 1997]], "Sandeep K. Gupta": [0, ["BIST TPG for faults in system backplanes", ["Chen-Huan Chiang", "Sandeep K. Gupta"], "https://doi.org/10.1109/ICCAD.1997.643568", "iccad", 1997]], "Christos A. Papachristou": [0, ["A test synthesis technique using redundant register transfers", ["Christos A. Papachristou", "Mikhail Baklashov"], "https://doi.org/10.1109/ICCAD.1997.643569", "iccad", 1997]], "Mikhail Baklashov": [0, ["A test synthesis technique using redundant register transfers", ["Christos A. Papachristou", "Mikhail Baklashov"], "https://doi.org/10.1109/ICCAD.1997.643569", "iccad", 1997]], "Irith Pomeranz": [0, ["Built-in test generation for synchronous sequential circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1997.643570", "iccad", 1997]], "Sudhakar M. Reddy": [0, ["Built-in test generation for synchronous sequential circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1109/ICCAD.1997.643570", "iccad", 1997]], "Vi Chi Chan": [0, ["Hierarchical partitioning for field-programmable systems", ["Vi Chi Chan", "David Lewis"], "https://doi.org/10.1109/ICCAD.1997.643571", "iccad", 1997]], "David Lewis": [0, ["Hierarchical partitioning for field-programmable systems", ["Vi Chi Chan", "David Lewis"], "https://doi.org/10.1109/ICCAD.1997.643571", "iccad", 1997]], "Jason Y. Zien": [0, ["Hybrid spectral/iterative partitioning", ["Jason Y. Zien", "Pak K. Chan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1997.643572", "iccad", 1997]], "Pak K. Chan": [0, ["Hybrid spectral/iterative partitioning", ["Jason Y. Zien", "Pak K. Chan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1997.643572", "iccad", 1997]], "Martine D. F. Schlag": [0, ["Hybrid spectral/iterative partitioning", ["Jason Y. Zien", "Pak K. Chan", "Martine D. F. Schlag"], "https://doi.org/10.1109/ICCAD.1997.643572", "iccad", 1997]], "Jason Cong": [0, ["Large scale circuit partitioning with loose/stable net removal and signal flow based clustering", ["Jason Cong", "Honching Peter Li", "Sung Kyu Lim", "Toshiyuki Shibuya", "Dongmin Xu"], "https://doi.org/10.1109/ICCAD.1997.643573", "iccad", 1997], ["Interconnect design for deep submicron ICs", ["Jason Cong", "David Zhigang Pan", "Lei He", "Cheng-Kok Koh", "Kei-Yong Khoo"], "http://doi.acm.org/10.1145/266388.266534", "iccad", 1997], ["Global interconnect sizing and spacing with consideration of coupling capacitance", ["Jason Cong", "Lei He", "Cheng-Kok Koh", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1997.643604", "iccad", 1997], ["Interconnect layout optimization under higher-order RLC model", ["Jason Cong", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.1997.643617", "iccad", 1997]], "Honching Peter Li": [0, ["Large scale circuit partitioning with loose/stable net removal and signal flow based clustering", ["Jason Cong", "Honching Peter Li", "Sung Kyu Lim", "Toshiyuki Shibuya", "Dongmin Xu"], "https://doi.org/10.1109/ICCAD.1997.643573", "iccad", 1997]], "Sung Kyu Lim": [0.9975332617759705, ["Large scale circuit partitioning with loose/stable net removal and signal flow based clustering", ["Jason Cong", "Honching Peter Li", "Sung Kyu Lim", "Toshiyuki Shibuya", "Dongmin Xu"], "https://doi.org/10.1109/ICCAD.1997.643573", "iccad", 1997]], "Toshiyuki Shibuya": [0, ["Large scale circuit partitioning with loose/stable net removal and signal flow based clustering", ["Jason Cong", "Honching Peter Li", "Sung Kyu Lim", "Toshiyuki Shibuya", "Dongmin Xu"], "https://doi.org/10.1109/ICCAD.1997.643573", "iccad", 1997]], "Dongmin Xu": [0, ["Large scale circuit partitioning with loose/stable net removal and signal flow based clustering", ["Jason Cong", "Honching Peter Li", "Sung Kyu Lim", "Toshiyuki Shibuya", "Dongmin Xu"], "https://doi.org/10.1109/ICCAD.1997.643573", "iccad", 1997]], "Sharad Kapur": [0, ["IES3: a fast integral equation solver for efficient 3-dimensional extraction", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1109/ICCAD.1997.643574", "iccad", 1997]], "David E. Long": [0, ["IES3: a fast integral equation solver for efficient 3-dimensional extraction", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1109/ICCAD.1997.643574", "iccad", 1997]], "Mattan Kamon": [0, ["FastPep: a fast parasitic extraction program for complex three-dimensional geometries", ["Mattan Kamon", "Nuno Alexandre Marques", "Jacob White"], "https://doi.org/10.1109/ICCAD.1997.643575", "iccad", 1997]], "Nuno Alexandre Marques": [0, ["FastPep: a fast parasitic extraction program for complex three-dimensional geometries", ["Mattan Kamon", "Nuno Alexandre Marques", "Jacob White"], "https://doi.org/10.1109/ICCAD.1997.643575", "iccad", 1997]], "Jacob White": [0, ["FastPep: a fast parasitic extraction program for complex three-dimensional geometries", ["Mattan Kamon", "Nuno Alexandre Marques", "Jacob White"], "https://doi.org/10.1109/ICCAD.1997.643575", "iccad", 1997]], "Ranjit Gharpurey": [0, ["Transform domain techniques for efficient extraction of substrate parasitics", ["Ranjit Gharpurey", "Srinath Hosur"], "https://doi.org/10.1109/ICCAD.1997.643576", "iccad", 1997]], "Srinath Hosur": [0, ["Transform domain techniques for efficient extraction of substrate parasitics", ["Ranjit Gharpurey", "Srinath Hosur"], "https://doi.org/10.1109/ICCAD.1997.643576", "iccad", 1997]], "Mark D. Spiller": [0, ["EDA and the network", ["Mark D. Spiller", "A. Richard Newton"], "http://doi.acm.org/10.1145/266388.266532", "iccad", 1997]], "David Zhigang Pan": [0, ["Interconnect design for deep submicron ICs", ["Jason Cong", "David Zhigang Pan", "Lei He", "Cheng-Kok Koh", "Kei-Yong Khoo"], "http://doi.acm.org/10.1145/266388.266534", "iccad", 1997], ["Global interconnect sizing and spacing with consideration of coupling capacitance", ["Jason Cong", "Lei He", "Cheng-Kok Koh", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1997.643604", "iccad", 1997]], "Lei He": [0, ["Interconnect design for deep submicron ICs", ["Jason Cong", "David Zhigang Pan", "Lei He", "Cheng-Kok Koh", "Kei-Yong Khoo"], "http://doi.acm.org/10.1145/266388.266534", "iccad", 1997], ["Global interconnect sizing and spacing with consideration of coupling capacitance", ["Jason Cong", "Lei He", "Cheng-Kok Koh", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1997.643604", "iccad", 1997]], "Cheng-Kok Koh": [0.0002752652144408785, ["Interconnect design for deep submicron ICs", ["Jason Cong", "David Zhigang Pan", "Lei He", "Cheng-Kok Koh", "Kei-Yong Khoo"], "http://doi.acm.org/10.1145/266388.266534", "iccad", 1997], ["Global interconnect sizing and spacing with consideration of coupling capacitance", ["Jason Cong", "Lei He", "Cheng-Kok Koh", "David Zhigang Pan"], "https://doi.org/10.1109/ICCAD.1997.643604", "iccad", 1997], ["Interconnect layout optimization under higher-order RLC model", ["Jason Cong", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.1997.643617", "iccad", 1997]], "Kei-Yong Khoo": [0, ["Interconnect design for deep submicron ICs", ["Jason Cong", "David Zhigang Pan", "Lei He", "Cheng-Kok Koh", "Kei-Yong Khoo"], "http://doi.acm.org/10.1145/266388.266534", "iccad", 1997]], "Joseph N. Kozhaya": [0, ["Accurate power estimation for large sequential circuits", ["Joseph N. Kozhaya", "Farid N. Najm"], "https://doi.org/10.1109/ICCAD.1997.643581", "iccad", 1997]], "Enrico Macii": [0, ["Fast power estimation for deterministic input streams", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1109/ICCAD.1997.643582", "iccad", 1997]], "Massimo Poncino": [0, ["Fast power estimation for deterministic input streams", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1109/ICCAD.1997.643582", "iccad", 1997]], "Riccardo Scarsi": [0, ["Fast power estimation for deterministic input streams", ["Luca Benini", "Giovanni De Micheli", "Enrico Macii", "Massimo Poncino", "Riccardo Scarsi"], "https://doi.org/10.1109/ICCAD.1997.643582", "iccad", 1997]], "Jiing-Yuan Lin": [0, ["A power modeling and characterization method for macrocells using structure information", ["Jiing-Yuan Lin", "Wen-Zen Shen", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1997.643584", "iccad", 1997]], "Wen-Zen Shen": [0, ["A power modeling and characterization method for macrocells using structure information", ["Jiing-Yuan Lin", "Wen-Zen Shen", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1997.643584", "iccad", 1997]], "Jing-Yang Jou": [0, ["A power modeling and characterization method for macrocells using structure information", ["Jiing-Yuan Lin", "Wen-Zen Shen", "Jing-Yang Jou"], "https://doi.org/10.1109/ICCAD.1997.643584", "iccad", 1997]], "Gilberto Fernandes Marchioro": [0, ["Transformational partitioning for co-design of multiprocessor systems", ["Gilberto Fernandes Marchioro", "Jean-Marc Daveau", "Ahmed Amine Jerraya"], "https://doi.org/10.1109/ICCAD.1997.643585", "iccad", 1997]], "Jean-Marc Daveau": [0, ["Transformational partitioning for co-design of multiprocessor systems", ["Gilberto Fernandes Marchioro", "Jean-Marc Daveau", "Ahmed Amine Jerraya"], "https://doi.org/10.1109/ICCAD.1997.643585", "iccad", 1997]], "Ahmed Amine Jerraya": [0, ["Transformational partitioning for co-design of multiprocessor systems", ["Gilberto Fernandes Marchioro", "Jean-Marc Daveau", "Ahmed Amine Jerraya"], "https://doi.org/10.1109/ICCAD.1997.643585", "iccad", 1997]], "Asawaree Kalavade": [0, ["Hardware/software partitioning for multi-function systems", ["Asawaree Kalavade", "P. A. Subrahmanyam"], "https://doi.org/10.1109/ICCAD.1997.643588", "iccad", 1997]], "P. A. Subrahmanyam": [0, ["Hardware/software partitioning for multi-function systems", ["Asawaree Kalavade", "P. A. Subrahmanyam"], "https://doi.org/10.1109/ICCAD.1997.643588", "iccad", 1997]], "Robert P. Dick": [0, ["MOGAC: a multiobjective genetic algorithm for the co-synthesis of hardware-software embedded systems", ["Robert P. Dick", "Niraj K. Jha"], "https://doi.org/10.1109/ICCAD.1997.643589", "iccad", 1997]], "Maogang Wang": [0.025827485136687756, ["NRG: global and detailed placement", ["Majid Sarrafzadeh", "Maogang Wang"], "https://doi.org/10.1109/ICCAD.1997.643590", "iccad", 1997]], "Shinji Sato": [0, ["Simulated quenching: a new placement method for module generation", ["Shinji Sato"], "https://doi.org/10.1109/ICCAD.1997.643591", "iccad", 1997]], "Srinivasa Rao Arikati": [0, ["A signature based approach to regularity extraction", ["Srinivasa Rao Arikati", "Ravi Varadarajan"], "https://doi.org/10.1109/ICCAD.1997.643592", "iccad", 1997]], "Ravi Varadarajan": [0, ["A signature based approach to regularity extraction", ["Srinivasa Rao Arikati", "Ravi Varadarajan"], "https://doi.org/10.1109/ICCAD.1997.643592", "iccad", 1997]], "Haluk Konuk": [0, ["Fault simulation of interconnect opens in digital CMOS circuits", ["Haluk Konuk"], "https://doi.org/10.1109/ICCAD.1997.643593", "iccad", 1997]], "Tzuhao Chen": [0, ["GOLDENGATE: a fast and accurate bridging fault simulator under a hybrid logic/IDDQ testing environment", ["Tzuhao Chen", "Ibrahim N. Hajj"], "https://doi.org/10.1109/ICCAD.1997.643594", "iccad", 1997]], "Srikanth Venkataraman": [0, ["A deductive technique for diagnosis of bridging faults", ["Srikanth Venkataraman", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1997.643595", "iccad", 1997]], "W. Kent Fuchs": [0, ["A deductive technique for diagnosis of bridging faults", ["Srikanth Venkataraman", "W. Kent Fuchs"], "https://doi.org/10.1109/ICCAD.1997.643595", "iccad", 1997]], "Unni Narayanan": [0, ["Low power logic synthesis for XOR based circuits", ["Unni Narayanan", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1997.643596", "iccad", 1997]], "C. L. Liu": [0, ["Low power logic synthesis for XOR based circuits", ["Unni Narayanan", "C. L. Liu"], "https://doi.org/10.1109/ICCAD.1997.643596", "iccad", 1997]], "Hai Zhou": [0, ["An exact gate decomposition algorithm for low-power technology mapping", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643597", "iccad", 1997]], "D. F. Wong": [0, ["An exact gate decomposition algorithm for low-power technology mapping", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643597", "iccad", 1997], ["A new approach to simultaneous buffer insertion and wire sizing", ["Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643602", "iccad", 1997], ["Optimal shape function for a bi-directional wire under Elmore delay model", ["Youxin Gao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643603", "iccad", 1997]], "Patrick C. McGeer": [0, ["Trace driven logic synthesis - application to power minimization", ["Luca P. Carloni", "Patrick C. McGeer", "Alexander Saldanha", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643598", "iccad", 1997]], "Sujit Dey": [0, ["Performance analysis of a system of communicating processes", ["Sujit Dey", "Surendra Bommu"], "https://doi.org/10.1109/ICCAD.1997.643599", "iccad", 1997]], "Surendra Bommu": [0, ["Performance analysis of a system of communicating processes", ["Sujit Dey", "Surendra Bommu"], "https://doi.org/10.1109/ICCAD.1997.643599", "iccad", 1997]], "Rolf Ernst": [0, ["Embedded program timing analysis based on path clustering and architecture classification", ["Rolf Ernst", "Wei Ye"], "https://doi.org/10.1109/ICCAD.1997.643600", "iccad", 1997]], "Wei Ye": [0.00018742437532637268, ["Embedded program timing analysis based on path clustering and architecture classification", ["Rolf Ernst", "Wei Ye"], "https://doi.org/10.1109/ICCAD.1997.643600", "iccad", 1997]], "Vincent John Mooney III": [0, ["Real time analysis and priority scheduler generation for hardware-software systems with a synthesized run-time system", ["Vincent John Mooney III", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.1997.643601", "iccad", 1997]], "Chris C. N. Chu": [5.475139508437366e-10, ["A new approach to simultaneous buffer insertion and wire sizing", ["Chris C. N. Chu", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643602", "iccad", 1997]], "Youxin Gao": [0, ["Optimal shape function for a bi-directional wire under Elmore delay model", ["Youxin Gao", "D. F. Wong"], "https://doi.org/10.1109/ICCAD.1997.643603", "iccad", 1997]], "Ramesh C. Tekumalla": [0, ["Test generation for primitive path delay faults in combinational circuits", ["Ramesh C. Tekumalla", "Premachandran R. Menon"], "https://doi.org/10.1109/ICCAD.1997.643605", "iccad", 1997]], "Premachandran R. Menon": [0, ["Test generation for primitive path delay faults in combinational circuits", ["Ramesh C. Tekumalla", "Premachandran R. Menon"], "https://doi.org/10.1109/ICCAD.1997.643605", "iccad", 1997]], "Keerthi Heragu": [0, ["Fast identification of untestable delay faults using implications", ["Keerthi Heragu", "Janak H. Patel", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1997.643606", "iccad", 1997]], "Vishwani D. Agrawal": [0, ["Fast identification of untestable delay faults using implications", ["Keerthi Heragu", "Janak H. Patel", "Vishwani D. Agrawal"], "https://doi.org/10.1109/ICCAD.1997.643606", "iccad", 1997]], "Paul Tafertshofer": [0, ["A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists", ["Paul Tafertshofer", "Andreas Ganz", "Manfred Henftling"], "https://doi.org/10.1109/ICCAD.1997.643607", "iccad", 1997]], "Andreas Ganz": [0, ["A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists", ["Paul Tafertshofer", "Andreas Ganz", "Manfred Henftling"], "https://doi.org/10.1109/ICCAD.1997.643607", "iccad", 1997]], "Manfred Henftling": [0, ["A SAT-based implication engine for efficient ATPG, equivalence checking, and optimization of netlists", ["Paul Tafertshofer", "Andreas Ganz", "Manfred Henftling"], "https://doi.org/10.1109/ICCAD.1997.643607", "iccad", 1997]], "Sergey Gavrilov": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "Alexey Glebov": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "Satyamurthy Pullela": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "S. C. Moore": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "Abhijit Dharchoudhury": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "Rajendran Panda": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "Gopalakrishnan Vijayan": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "David T. Blaauw": [0, ["Library-less synthesis for static CMOS combinational logic circuits", ["Sergey Gavrilov", "Alexey Glebov", "Satyamurthy Pullela", "S. C. Moore", "Abhijit Dharchoudhury", "Rajendran Panda", "Gopalakrishnan Vijayan", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.1997.643608", "iccad", 1997]], "Premal Buch": [0, ["Logic synthesis for large pass transistor circuits", ["Premal Buch", "Amit Narayan", "A. Richard Newton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1109/ICCAD.1997.643609", "iccad", 1997]], "Jinan Lou": [0, ["An exact solution to simultaneous technology mapping and linear placement problem", ["Jinan Lou", "Amir H. Salek", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1997.643610", "iccad", 1997]], "Amir H. Salek": [0, ["An exact solution to simultaneous technology mapping and linear placement problem", ["Jinan Lou", "Amir H. Salek", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1997.643610", "iccad", 1997]], "Massoud Pedram": [0, ["An exact solution to simultaneous technology mapping and linear placement problem", ["Jinan Lou", "Amir H. Salek", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.1997.643610", "iccad", 1997]], "Sang-Hoon Lee": [0.9936018139123917, ["An efficient statistical analysis methodology and its application to high-density DRAMs", ["Sang-Hoon Lee", "Chang-hoon Choi", "Jeong-Taek Kong", "Wong-Seong Lee", "Jei-Hwan Yoo"], "https://doi.org/10.1109/ICCAD.1997.643611", "iccad", 1997]], "Chang-hoon Choi": [0.9988935440778732, ["An efficient statistical analysis methodology and its application to high-density DRAMs", ["Sang-Hoon Lee", "Chang-hoon Choi", "Jeong-Taek Kong", "Wong-Seong Lee", "Jei-Hwan Yoo"], "https://doi.org/10.1109/ICCAD.1997.643611", "iccad", 1997]], "Jeong-Taek Kong": [0, ["An efficient statistical analysis methodology and its application to high-density DRAMs", ["Sang-Hoon Lee", "Chang-hoon Choi", "Jeong-Taek Kong", "Wong-Seong Lee", "Jei-Hwan Yoo"], "https://doi.org/10.1109/ICCAD.1997.643611", "iccad", 1997]], "Wong-Seong Lee": [0.9983350187540054, ["An efficient statistical analysis methodology and its application to high-density DRAMs", ["Sang-Hoon Lee", "Chang-hoon Choi", "Jeong-Taek Kong", "Wong-Seong Lee", "Jei-Hwan Yoo"], "https://doi.org/10.1109/ICCAD.1997.643611", "iccad", 1997]], "Jei-Hwan Yoo": [0.9110881239175797, ["An efficient statistical analysis methodology and its application to high-density DRAMs", ["Sang-Hoon Lee", "Chang-hoon Choi", "Jeong-Taek Kong", "Wong-Seong Lee", "Jei-Hwan Yoo"], "https://doi.org/10.1109/ICCAD.1997.643611", "iccad", 1997]], "Vladimir Szekely": [0, ["Fast field solver-programs for thermal and electrostatic analysis of microsystem elements", ["Vladimir Szekely", "Marta Rencz"], "https://doi.org/10.1109/ICCAD.1997.643612", "iccad", 1997]], "Marta Rencz": [0, ["Fast field solver-programs for thermal and electrostatic analysis of microsystem elements", ["Vladimir Szekely", "Marta Rencz"], "https://doi.org/10.1109/ICCAD.1997.643612", "iccad", 1997]], "Rachid Helaihel": [0, ["Java as a specification language for hardware-software systems", ["Rachid Helaihel", "Kunle Olukotun"], "https://doi.org/10.1109/ICCAD.1997.643613", "iccad", 1997]], "Jeffrey Z. Su": [0, ["Post-route optimization for improved yield using a rubber-band wiring model", ["Jeffrey Z. Su", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1997.643615", "iccad", 1997]], "Wayne Wei-Ming Dai": [0, ["Post-route optimization for improved yield using a rubber-band wiring model", ["Jeffrey Z. Su", "Wayne Wei-Ming Dai"], "https://doi.org/10.1109/ICCAD.1997.643615", "iccad", 1997], ["Delay bounded buffered tree construction for timing driven floorplanning", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai", "Tom Dillinger", "David P. LaPotin"], "https://doi.org/10.1109/ICCAD.1997.643616", "iccad", 1997], ["Critical technologies and methodologies for systems-on-chips (tutorial)", ["Wayne Wei-Ming Dai", "Howard L. Kalter", "Rob Roy", "Wayne H. Wolf"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10007", "iccad", 1997]], "Maggie Zhiwei Kang": [6.024912339863686e-12, ["Delay bounded buffered tree construction for timing driven floorplanning", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai", "Tom Dillinger", "David P. LaPotin"], "https://doi.org/10.1109/ICCAD.1997.643616", "iccad", 1997]], "Tom Dillinger": [0, ["Delay bounded buffered tree construction for timing driven floorplanning", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai", "Tom Dillinger", "David P. LaPotin"], "https://doi.org/10.1109/ICCAD.1997.643616", "iccad", 1997]], "David P. LaPotin": [0, ["Delay bounded buffered tree construction for timing driven floorplanning", ["Maggie Zhiwei Kang", "Wayne Wei-Ming Dai", "Tom Dillinger", "David P. LaPotin"], "https://doi.org/10.1109/ICCAD.1997.643616", "iccad", 1997]], "Sying-Jyan Wang": [0.0005673705454682931, ["Test and diagnosis of fault logic blocks in FPGAs", ["Sying-Jyan Wang", "Tsi-Ming Tsai"], "https://doi.org/10.1109/ICCAD.1997.643618", "iccad", 1997]], "Tsi-Ming Tsai": [0, ["Test and diagnosis of fault logic blocks in FPGAs", ["Sying-Jyan Wang", "Tsi-Ming Tsai"], "https://doi.org/10.1109/ICCAD.1997.643618", "iccad", 1997]], "Alexander Taubin": [0, ["Partial scan delay fault testing of asynchronous circuits", ["Michael Kishinevsky", "Alex Kondratyev", "Luciano Lavagno", "Alexander Saldanha", "Alexander Taubin"], "https://doi.org/10.1109/ICCAD.1997.643619", "iccad", 1997]], "Dimitrios Kagaris": [0, ["Maximum independent sets on transitive graphs and their applications in testing and CAD", ["Dimitrios Kagaris", "Spyros Tragoudas"], "https://doi.org/10.1109/ICCAD.1997.643620", "iccad", 1997]], "Spyros Tragoudas": [0, ["Maximum independent sets on transitive graphs and their applications in testing and CAD", ["Dimitrios Kagaris", "Spyros Tragoudas"], "https://doi.org/10.1109/ICCAD.1997.643620", "iccad", 1997]], "Robert P. Kurshan": [0, ["Verifying hardware in its software context", ["Robert P. Kurshan", "Vladimir Levin", "Marius Minea", "Doron A. Peled", "Husnu Yenigun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10004", "iccad", 1997]], "Vladimir Levin": [0, ["Verifying hardware in its software context", ["Robert P. Kurshan", "Vladimir Levin", "Marius Minea", "Doron A. Peled", "Husnu Yenigun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10004", "iccad", 1997]], "Marius Minea": [0, ["Verifying hardware in its software context", ["Robert P. Kurshan", "Vladimir Levin", "Marius Minea", "Doron A. Peled", "Husnu Yenigun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10004", "iccad", 1997]], "Doron A. Peled": [0, ["Verifying hardware in its software context", ["Robert P. Kurshan", "Vladimir Levin", "Marius Minea", "Doron A. Peled", "Husnu Yenigun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10004", "iccad", 1997]], "Husnu Yenigun": [0, ["Verifying hardware in its software context", ["Robert P. Kurshan", "Vladimir Levin", "Marius Minea", "Doron A. Peled", "Husnu Yenigun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10004", "iccad", 1997]], "Kenneth S. Kundert": [0, ["Simulation methods for RF integrated circuits", ["Kenneth S. Kundert"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10003", "iccad", 1997]], "Leon Stok": [0, ["Timing analysis and optimization: from devices to systems (tutorial)", ["Anirudh Devgan", "Leon Stok", "Sandip Kundu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10006", "iccad", 1997]], "Sandip Kundu": [0, ["Timing analysis and optimization: from devices to systems (tutorial)", ["Anirudh Devgan", "Leon Stok", "Sandip Kundu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10006", "iccad", 1997]], "Mani B. Srivastava": [0, ["Design technology for building wireless systems (tutorial)", ["Rajesh K. Gupta", "Mani B. Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10011", "iccad", 1997]], "Raul Camposano": [0, ["Modeling and synthesis of behavior, control and dataflow (tutorial)", ["Raul Camposano", "Andrew Seawright", "Joseph Buck"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10005", "iccad", 1997]], "Andrew Seawright": [0, ["Modeling and synthesis of behavior, control and dataflow (tutorial)", ["Raul Camposano", "Andrew Seawright", "Joseph Buck"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10005", "iccad", 1997]], "Joseph Buck": [0, ["Modeling and synthesis of behavior, control and dataflow (tutorial)", ["Raul Camposano", "Andrew Seawright", "Joseph Buck"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10005", "iccad", 1997]], "Howard L. Kalter": [0, ["Critical technologies and methodologies for systems-on-chips (tutorial)", ["Wayne Wei-Ming Dai", "Howard L. Kalter", "Rob Roy", "Wayne H. Wolf"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10007", "iccad", 1997]], "Rob Roy": [0, ["Critical technologies and methodologies for systems-on-chips (tutorial)", ["Wayne Wei-Ming Dai", "Howard L. Kalter", "Rob Roy", "Wayne H. Wolf"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10007", "iccad", 1997]], "Wayne H. Wolf": [0, ["Critical technologies and methodologies for systems-on-chips (tutorial)", ["Wayne Wei-Ming Dai", "Howard L. Kalter", "Rob Roy", "Wayne H. Wolf"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.1997.10007", "iccad", 1997]]}