Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 15 19:13:00 2024
| Host         : DESKTOP-GQIIC2L running 64-bit major release  (build 9200)
| Command      : report_methodology -file ControlUnit_methodology_drc_routed.rpt -pb ControlUnit_methodology_drc_routed.pb -rpx ControlUnit_methodology_drc_routed.rpx
| Design       : ControlUnit
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 8          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch ALUSrc_reg cannot be properly analyzed as its control pin ALUSrc_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch AUIPC_reg cannot be properly analyzed as its control pin AUIPC_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Branch_reg cannot be properly analyzed as its control pin Branch_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Jump_reg[0] cannot be properly analyzed as its control pin Jump_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Jump_reg[1] cannot be properly analyzed as its control pin Jump_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch LUI_reg cannot be properly analyzed as its control pin LUI_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch MemWrite_reg cannot be properly analyzed as its control pin MemWrite_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch test_reg cannot be properly analyzed as its control pin test_reg/G is not reached by a timing clock
Related violations: <none>


