 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Sat Mar 21 12:13:54 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 29.88%

  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2366     0.2366
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.0665   0.0000   0.2366 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0337   0.1904   0.4271 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   4.0381   0.0000   0.4271 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4271 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   4.0381            0.0000     0.4271 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.4271 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           4.0381              0.0000     0.4271 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.4271 f
  core/be/dispatch_pkt[45] (net)                        4.0381              0.0000     0.4271 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.4271 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        4.0381              0.0000     0.4271 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.4271 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   4.0381           0.0000     0.4271 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0337   0.0000 &   0.4271 f
  data arrival time                                                                    0.4271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0024     0.2660
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.2660 r
  library hold time                                                         0.0138     0.2799
  data required time                                                                   0.2799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2799
  data arrival time                                                                   -0.4271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1472


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1684   0.0000    0.2870 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0298    0.2003     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.4296      0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.4873 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.4296              0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.4296           0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0298   0.0000 &   0.4873 f
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                             0.0000     0.3039
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3039 r
  library hold time                                                         0.0178     0.3217
  data required time                                                                   0.3217
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3217
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1656


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2366     0.2366
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.0665   0.0000   0.2366 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0376   0.1744   0.4110 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   4.2402   0.0000   0.4110 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4110 r
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   4.2402            0.0000     0.4110 r
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_02_0)    0.0000     0.4110 r
  core/be/be_checker/dispatch_pkt_o[45] (net)           4.2402              0.0000     0.4110 r
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_02_0)            0.0000     0.4110 r
  core/be/dispatch_pkt[45] (net)                        4.2402              0.0000     0.4110 r
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_02_0)      0.0000     0.4110 r
  core/be/be_calculator/dispatch_pkt_i[45] (net)        4.2402              0.0000     0.4110 r
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.4110 r
  core/be/be_calculator/reservation_reg/data_i[45] (net)   4.2402           0.0000     0.4110 r
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0376   0.0000 &   0.4110 r
  data arrival time                                                                    0.4110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2685     0.2685
  clock reconvergence pessimism                                            -0.0024     0.2660
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.2660 r
  library hold time                                                        -0.0261     0.2400
  data required time                                                                   0.2400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2400
  data arrival time                                                                   -0.4110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1711


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1360   0.0000   0.2941 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0291   0.1969     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.0936     0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4910 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.0936          0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.0936           0.0000     0.4910 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0291   0.0000 &   0.4910 f
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0024     0.3002
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3002 r
  library hold time                                                         0.0152     0.3154
  data required time                                                                   0.3154
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3154
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1756


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1751   0.0000    0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0305    0.2013     0.4882 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.7129      0.0000     0.4882 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4882 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.7129              0.0000     0.4882 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4882 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.7129           0.0000     0.4882 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0305  -0.0018 &   0.4864 f
  data arrival time                                                                    0.4864

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2951     0.2951
  clock reconvergence pessimism                                            -0.0024     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2927 r
  library hold time                                                         0.0176     0.3103
  data required time                                                                   0.3103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3103
  data arrival time                                                                   -0.4864
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1761


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1360   0.0000    0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0290    0.1968     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.0368      0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.4951 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.0368   0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.0368           0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0290   0.0000 &   0.4951 f
  data arrival time                                                                    0.4951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                         0.0152     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1765


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1751   0.0000    0.2863 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0295    0.2006     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.3113      0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4869 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.3113              0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.3113           0.0000     0.4869 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0295   0.0000 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0024     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2921 r
  library hold time                                                         0.0178     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1770


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0329    0.1999     0.4929 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.7054        0.0000     0.4929 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4929 f
  core/be/be_calculator/exc_stage_r[9] (net)            3.7054              0.0000     0.4929 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4929 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.7054             0.0000     0.4929 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0329   -0.0038 &   0.4890 f
  data arrival time                                                                    0.4890

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2977 r
  library hold time                                                         0.0143     0.3120
  data required time                                                                   0.3120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3120
  data arrival time                                                                   -0.4890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1771


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1360   0.0000    0.2997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0289    0.1967     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.0053      0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.0053    0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.0053           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0289   0.0000 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                         0.0152     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1779


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1360   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0290    0.1968     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.0542      0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.4953 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.0542   0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.0542           0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0290   0.0000 &   0.4953 f
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3046     0.3046
  clock reconvergence pessimism                                            -0.0024     0.3022
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3022 r
  library hold time                                                         0.0152     0.3174
  data required time                                                                   0.3174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3174
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1779


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1360   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0290   0.1968     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.0293     0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.0293   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.0293           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0290   0.0000 &   0.4966 f
  data arrival time                                                                    0.4966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                         0.0152     0.3186
  data required time                                                                   0.3186
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3186
  data arrival time                                                                   -0.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1779


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1380   0.0000   0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0290   0.1970     0.4977 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   2.0380     0.0000     0.4977 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.4977 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   2.0380   0.0000     0.4977 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.4977 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   2.0380           0.0000     0.4977 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0290   0.0000 &   0.4977 f
  data arrival time                                                                    0.4977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                         0.0153     0.3197
  data required time                                                                   0.3197
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3197
  data arrival time                                                                   -0.4977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1780


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2867     0.2867
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1751   0.0000    0.2867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0305    0.2014     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.7464      0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4881 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.7464              0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.7464           0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0305   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0024     0.2924
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2924 r
  library hold time                                                         0.0176     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1781


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1360   0.0000   0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0306   0.1981     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.7426     0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.7426   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.7426           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0306   0.0000 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                         0.0148     0.3182
  data required time                                                                   0.3182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3182
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1782


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2868     0.2868
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1751   0.0000    0.2868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0307    0.2015     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.8210      0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4884 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.8210              0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.8210           0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0307   0.0000 &   0.4884 f
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2950     0.2950
  clock reconvergence pessimism                                            -0.0024     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2926 r
  library hold time                                                         0.0176     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1782


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1375   0.0000    0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0295    0.1974     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   2.2613      0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.4980 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   2.2613    0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   2.2613           0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0295   0.0000 &   0.4980 f
  data arrival time                                                                    0.4980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0024     0.3043
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3043 r
  library hold time                                                         0.0152     0.3195
  data required time                                                                   0.3195
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3195
  data arrival time                                                                   -0.4980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1785


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2930     0.2930
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1828   0.0000    0.2930 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0295    0.2012     0.4943 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.3051      0.0000     0.4943 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.4943 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.3051   0.0000     0.4943 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.4943 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.3051           0.0000     0.4943 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0295   0.0000 &   0.4943 f
  data arrival time                                                                    0.4943

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2973
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.2973 r
  library hold time                                                         0.0184     0.3157
  data required time                                                                   0.3157
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3157
  data arrival time                                                                   -0.4943
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0305    0.1980     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.6802        0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4909 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.6802              0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.6802              0.0000     0.4909 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0305    0.0000 &   0.4909 f
  data arrival time                                                                    0.4909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2975 r
  library hold time                                                         0.0149     0.3123
  data required time                                                                   0.3123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3123
  data arrival time                                                                   -0.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1786


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1360   0.0000     0.2941 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0305    0.1980     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.6951       0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4922 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.6951              0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.6951             0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0305    0.0000 &   0.4922 f
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  clock reconvergence pessimism                                            -0.0024     0.2986
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2986 r
  library hold time                                                         0.0149     0.3135
  data required time                                                                   0.3135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3135
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1787


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1684   0.0000    0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0290    0.1996     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.0877      0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.4871 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.0877              0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.0877           0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0290   0.0000 &   0.4871 f
  data arrival time                                                                    0.4871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0175     0.3083
  data required time                                                                   0.3083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3083
  data arrival time                                                                   -0.4871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1684   0.0000    0.2870 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0291    0.1997     0.4866 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.1110      0.0000     0.4866 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.4866 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.1110              0.0000     0.4866 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.4866 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.1110           0.0000     0.4866 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0291   0.0000 &   0.4866 f
  data arrival time                                                                    0.4866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2904 r
  library hold time                                                         0.0175     0.3078
  data required time                                                                   0.3078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3078
  data arrival time                                                                   -0.4866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1668   0.0000   0.2844 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0287   0.1992   0.4837 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   1.9488   0.0000   0.4837 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.4837 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   1.9488       0.0000     0.4837 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.4837 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   1.9488   0.0000   0.4837 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0287   0.0000 &   0.4837 f
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2912     0.2912
  clock reconvergence pessimism                                            -0.0038     0.2874
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.2874 r
  library hold time                                                         0.0174     0.3048
  data required time                                                                   0.3048
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3048
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1788


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1360   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0302    0.1978     0.4959 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.5585      0.0000     0.4959 f
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.4959 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.5585    0.0000     0.4959 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.4959 f
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.5585           0.0000     0.4959 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0302   0.0000 &   0.4959 f
  data arrival time                                                                    0.4959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0024     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0149     0.3169
  data required time                                                                   0.3169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3169
  data arrival time                                                                   -0.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1360   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0312   0.1986     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   2.9896     0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.4984 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   2.9896    0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   2.9896           0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0312  -0.0013 &   0.4970 f
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  clock reconvergence pessimism                                            -0.0024     0.3033
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3033 r
  library hold time                                                         0.0147     0.3180
  data required time                                                                   0.3180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3180
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1828   0.0000    0.2937 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0294    0.2012     0.4949 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.2814      0.0000     0.4949 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.4949 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.2814   0.0000     0.4949 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.4949 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.2814           0.0000     0.4949 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0294   0.0000 &   0.4949 f
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.2974 r
  library hold time                                                         0.0184     0.3158
  data required time                                                                   0.3158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3158
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1360   0.0000   0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0299   0.1976     0.4916 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.4359     0.0000     0.4916 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4916 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.4359              0.0000     0.4916 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4916 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.4359           0.0000     0.4916 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0299   0.0000 &   0.4916 f
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                         0.0150     0.3124
  data required time                                                                   0.3124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3124
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1791


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1379   0.0000    0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0302    0.1980     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.5740      0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.4986 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.5740   0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.5740           0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0302   0.0000 &   0.4986 f
  data arrival time                                                                    0.4986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                         0.0151     0.3194
  data required time                                                                   0.3194
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3194
  data arrival time                                                                   -0.4986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1360   0.0000   0.2986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0331   0.2001     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.7912     0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.4987 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.7912   0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.7912           0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0331  -0.0007 &   0.4980 f
  data arrival time                                                                    0.4980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                         0.0144     0.3188
  data required time                                                                   0.3188
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3188
  data arrival time                                                                   -0.4980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1360   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0301   0.1977     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.5262     0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4962 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.5262          0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.5262           0.0000     0.4962 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0301   0.0000 &   0.4962 f
  data arrival time                                                                    0.4962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  clock reconvergence pessimism                                            -0.0024     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                         0.0149     0.3171
  data required time                                                                   0.3171
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3171
  data arrival time                                                                   -0.4962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1751   0.0000    0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0291    0.2003     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.1367      0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4849 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.1367              0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.1367           0.0000     0.4849 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0291   0.0000 &   0.4849 f
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2902     0.2902
  clock reconvergence pessimism                                            -0.0024     0.2878
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2878 r
  library hold time                                                         0.0179     0.3057
  data required time                                                                   0.3057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3057
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1792


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2852     0.2852
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1683   0.0000   0.2852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0299   0.2003   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.4776   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.4776      0.0000     0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.4776   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0299   0.0000 &   0.4856 f
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2915     0.2915
  clock reconvergence pessimism                                            -0.0024     0.2891
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.2891 r
  library hold time                                                         0.0173     0.3063
  data required time                                                                   0.3063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3063
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1827   0.0000    0.2927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0295    0.2012     0.4939 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.3050      0.0000     0.4939 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.4939 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.3050   0.0000     0.4939 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.4939 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.3050           0.0000     0.4939 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0295   0.0000 &   0.4939 f
  data arrival time                                                                    0.4939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  clock reconvergence pessimism                                            -0.0024     0.2963
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.2963 r
  library hold time                                                         0.0184     0.3146
  data required time                                                                   0.3146
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3146
  data arrival time                                                                   -0.4939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1360   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0303    0.1979     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.6110      0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4960 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.6110   0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.6110           0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0303   0.0000 &   0.4960 f
  data arrival time                                                                    0.4960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3041     0.3041
  clock reconvergence pessimism                                            -0.0024     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                         0.0149     0.3166
  data required time                                                                   0.3166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3166
  data arrival time                                                                   -0.4960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1751   0.0000    0.2886 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0298    0.2008     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.4139      0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.4894 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.4139              0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.4139           0.0000     0.4894 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0298   0.0000 &   0.4894 f
  data arrival time                                                                    0.4894

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                         0.0178     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.4894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1794


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2867     0.2867
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1684   0.0000   0.2867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0296   0.2001   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.3403   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.3403      0.0000     0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.3403   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0296   0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0024     0.2900
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.2900 r
  library hold time                                                         0.0173     0.3074
  data required time                                                                   0.3074
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3074
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1375   0.0000    0.3010 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0304    0.1981     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.6395      0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4990 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.6395    0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.6395            0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0304    0.0000 &   0.4990 f
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3046 r
  library hold time                                                         0.0150     0.3196
  data required time                                                                   0.3196
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3196
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1360   0.0000   0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0304   0.1979     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.6375     0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.6375    0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.6375           0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0304   0.0000 &   0.4963 f
  data arrival time                                                                    0.4963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0024     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0149     0.3169
  data required time                                                                   0.3169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3169
  data arrival time                                                                   -0.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1360   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0304   0.1980     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.6595     0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.6595          0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.6595           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0304   0.0000 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  clock reconvergence pessimism                                            -0.0024     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                         0.0149     0.3170
  data required time                                                                   0.3170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3170
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1795


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1360   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0307    0.1982     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.7794      0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4963 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.7794   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.7794           0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0307   0.0000 &   0.4963 f
  data arrival time                                                                    0.4963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3043     0.3043
  clock reconvergence pessimism                                            -0.0024     0.3019
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3019 r
  library hold time                                                         0.0148     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1360   0.0000    0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0304    0.1980     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.6508      0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.4940 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.6508   0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.6508           0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0304   0.0000 &   0.4941 f
  data arrival time                                                                    0.4941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3020     0.3020
  clock reconvergence pessimism                                            -0.0024     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.2996 r
  library hold time                                                         0.0149     0.3145
  data required time                                                                   0.3145
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3145
  data arrival time                                                                   -0.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2877     0.2877
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1751   0.0000    0.2877 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0298    0.2008     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.4132      0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4884 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.4132              0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.4132           0.0000     0.4884 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0298   0.0000 &   0.4884 f
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0024     0.2911
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2911 r
  library hold time                                                         0.0178     0.3089
  data required time                                                                   0.3089
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3089
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1360   0.0000     0.2954 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0310    0.1984     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.9049       0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4938 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.9049              0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.9049            0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0310    0.0000 &   0.4939 f
  data arrival time                                                                    0.4939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                            -0.0024     0.2995
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2995 r
  library hold time                                                         0.0147     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.4939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1684   0.0000   0.2863 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0300   0.2004   0.4867 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.5057   0.0000   0.4867 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.4867 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.5057      0.0000     0.4867 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.4867 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.5057   0.0000   0.4867 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0300   0.0000 &   0.4867 f
  data arrival time                                                                    0.4867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0024     0.2898
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.2898 r
  library hold time                                                         0.0172     0.3070
  data required time                                                                   0.3070
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3070
  data arrival time                                                                   -0.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1827   0.0000    0.2925 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0338    0.2047     0.4972 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   4.1516      0.0000     0.4972 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.4972 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   4.1516              0.0000     0.4972 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.4972 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   4.1516           0.0000     0.4972 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0338  -0.0039 &   0.4933 f
  data arrival time                                                                    0.4933

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  clock reconvergence pessimism                                            -0.0024     0.2962
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.2962 r
  library hold time                                                         0.0174     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.4933
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1797


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1360    0.0000     0.2940 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0308    0.1982     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.7983        0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4922 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.7983              0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.7983             0.0000     0.4922 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0308    0.0000 &   0.4922 f
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2976
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2976 r
  library hold time                                                         0.0148     0.3124
  data required time                                                                   0.3124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3124
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1360    0.0000     0.2939 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0307    0.1982     0.4920 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.7533        0.0000     0.4920 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4920 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.7533              0.0000     0.4920 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4920 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.7533             0.0000     0.4920 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0307    0.0000 &   0.4920 f
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2974
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2974 r
  library hold time                                                         0.0148     0.3122
  data required time                                                                   0.3122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3122
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2864     0.2864
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1684   0.0000   0.2864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0301   0.2005   0.4869 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.5494   0.0000   0.4869 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.4869 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.5494      0.0000     0.4869 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.4869 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.5494   0.0000   0.4869 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0301   0.0000 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0024     0.2899
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.2899 r
  library hold time                                                         0.0172     0.3071
  data required time                                                                   0.3071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3071
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2858     0.2858
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1684   0.0000   0.2858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0304   0.2007   0.4865 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.6780   0.0000   0.4865 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4865 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.6780      0.0000     0.4865 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4865 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.6780   0.0000   0.4865 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0304   0.0000 &   0.4866 f
  data arrival time                                                                    0.4866

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.2895 r
  library hold time                                                         0.0172     0.3067
  data required time                                                                   0.3067
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3067
  data arrival time                                                                   -0.4866
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1360   0.0000   0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0311   0.1985     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   2.9417     0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   2.9417   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   2.9417           0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0311   0.0000 &   0.4966 f
  data arrival time                                                                    0.4966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0024     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                         0.0147     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1360   0.0000     0.2941 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0319    0.1992     0.4933 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   3.2940       0.0000     0.4933 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4933 f
  core/be/be_calculator/exc_stage_r[14] (net)           3.2940              0.0000     0.4933 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4933 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   3.2940             0.0000     0.4933 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0319    0.0000 &   0.4934 f
  data arrival time                                                                    0.4934

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3013     0.3013
  clock reconvergence pessimism                                            -0.0024     0.2989
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2989 r
  library hold time                                                         0.0145     0.3134
  data required time                                                                   0.3134
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3134
  data arrival time                                                                   -0.4934
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1751   0.0000    0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0303    0.2012     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.6348      0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.4887 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.6348              0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.6348           0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0303   0.0000 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  clock reconvergence pessimism                                            -0.0024     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.2910 r
  library hold time                                                         0.0177     0.3086
  data required time                                                                   0.3086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3086
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0308    0.1983     0.4912 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.8349        0.0000     0.4912 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4912 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.8349              0.0000     0.4912 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4912 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.8349              0.0000     0.4912 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0308    0.0000 &   0.4913 f
  data arrival time                                                                    0.4913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  clock reconvergence pessimism                                            -0.0024     0.2964
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2964 r
  library hold time                                                         0.0148     0.3112
  data required time                                                                   0.3112
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3112
  data arrival time                                                                   -0.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1684   0.0000    0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0303    0.2006     0.4868 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.6289      0.0000     0.4868 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.4868 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.6289              0.0000     0.4868 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.4868 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.6289           0.0000     0.4868 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0303   0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2896 r
  library hold time                                                         0.0172     0.3067
  data required time                                                                   0.3067
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3067
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1827   0.0000   0.2926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0302   0.2018     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.6113     0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4944 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.6113   0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.6113           0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0302   0.0000 &   0.4944 f
  data arrival time                                                                    0.4944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  clock reconvergence pessimism                                            -0.0024     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.2961 r
  library hold time                                                         0.0182     0.3143
  data required time                                                                   0.3143
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3143
  data arrival time                                                                   -0.4944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1828   0.0000   0.2942 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0302   0.2018     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.6188     0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.4960 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.6188    0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.6188           0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0302   0.0000 &   0.4961 f
  data arrival time                                                                    0.4961

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0182     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.4961
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1827   0.0000    0.2920 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0302    0.2018     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.6026      0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4938 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.6026              0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.6026           0.0000     0.4938 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0302   0.0000 &   0.4938 f
  data arrival time                                                                    0.4938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  clock reconvergence pessimism                                            -0.0024     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2955 r
  library hold time                                                         0.0182     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2896     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1751   0.0000    0.2896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0296    0.2006     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.3299      0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4902 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.3299              0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.3299           0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0296   0.0000 &   0.4902 f
  data arrival time                                                                    0.4902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                         0.0178     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.4902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1827   0.0000    0.2919 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0302    0.2018     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.6309      0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4937 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.6309              0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.6309           0.0000     0.4937 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0302   0.0000 &   0.4938 f
  data arrival time                                                                    0.4938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  clock reconvergence pessimism                                            -0.0024     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2954 r
  library hold time                                                         0.0182     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1554   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0305    0.1997     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.6888      0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.4825 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.6888              0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.6888            0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0305    0.0000 &   0.4825 f
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  clock reconvergence pessimism                                            -0.0024     0.2861
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.2861 r
  library hold time                                                         0.0162     0.3023
  data required time                                                                   0.3023
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3023
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1827   0.0000    0.2921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0303    0.2018     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.6403      0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4940 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.6403              0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.6403           0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0303   0.0000 &   0.4940 f
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  clock reconvergence pessimism                                            -0.0024     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2955 r
  library hold time                                                         0.0182     0.3137
  data required time                                                                   0.3137
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3137
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1754   0.0000    0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0303    0.2012     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.6444      0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.4988 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.6444              0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.6444           0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0303   0.0000 &   0.4989 f
  data arrival time                                                                    0.4989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3046     0.3046
  clock reconvergence pessimism                                            -0.0038     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                         0.0177     0.3185
  data required time                                                                   0.3185
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3185
  data arrival time                                                                   -0.4989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1828   0.0000    0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0295    0.2013     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.3287      0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.4953 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.3287    0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.3287           0.0000     0.4953 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0295   0.0000 &   0.4953 f
  data arrival time                                                                    0.4953

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  clock reconvergence pessimism                                            -0.0024     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                         0.0184     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.4953
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1751   0.0000    0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0303    0.2012     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.6417      0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4888 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.6417              0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.6417           0.0000     0.4888 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0303   0.0000 &   0.4888 f
  data arrival time                                                                    0.4888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0176     0.3084
  data required time                                                                   0.3084
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3084
  data arrival time                                                                   -0.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2893     0.2893
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1751   0.0000    0.2893 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0306    0.2014     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.7654      0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4908 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.7654              0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.7654           0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0306   0.0000 &   0.4908 f
  data arrival time                                                                    0.4908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  clock reconvergence pessimism                                            -0.0024     0.2928
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2928 r
  library hold time                                                         0.0176     0.3104
  data required time                                                                   0.3104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3104
  data arrival time                                                                   -0.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2873     0.2873
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1684   0.0000    0.2873 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0294    0.2000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.2695      0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.4873 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.2695              0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.2695           0.0000     0.4873 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0294   0.0000 &   0.4873 f
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.2896 r
  library hold time                                                         0.0174     0.3069
  data required time                                                                   0.3069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3069
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1684   0.0000    0.2859 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0311    0.2013     0.4872 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.9821      0.0000     0.4872 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.4872 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.9821              0.0000     0.4872 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.4872 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.9821           0.0000     0.4872 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0311   0.0000 &   0.4872 f
  data arrival time                                                                    0.4872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0024     0.2898
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                         0.0170     0.3068
  data required time                                                                   0.3068
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3068
  data arrival time                                                                   -0.4872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2896     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1751   0.0000    0.2896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0303    0.2012     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.6488      0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4909 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.6488              0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.6488           0.0000     0.4909 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0303   0.0000 &   0.4909 f
  data arrival time                                                                    0.4909

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2952     0.2952
  clock reconvergence pessimism                                            -0.0024     0.2928
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2928 r
  library hold time                                                         0.0176     0.3105
  data required time                                                                   0.3105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3105
  data arrival time                                                                   -0.4909
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1560   0.0000     0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0307    0.1999     0.4836 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.8149       0.0000     0.4836 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4836 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.8149             0.0000     0.4836 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4836 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.8149            0.0000     0.4836 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0307    0.0000 &   0.4836 f
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2894     0.2894
  clock reconvergence pessimism                                            -0.0024     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2870 r
  library hold time                                                         0.0162     0.3032
  data required time                                                                   0.3032
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3032
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2868     0.2868
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1684   0.0000   0.2868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0307   0.2009   0.4877 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.7953   0.0000   0.4877 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4877 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.7953      0.0000     0.4877 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4877 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.7953   0.0000   0.4877 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0307   0.0000 &   0.4877 f
  data arrival time                                                                    0.4877

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  clock reconvergence pessimism                                            -0.0024     0.2902
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2902 r
  library hold time                                                         0.0171     0.3073
  data required time                                                                   0.3073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3073
  data arrival time                                                                   -0.4877
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1828   0.0000   0.2931 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0305   0.2021     0.4952 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   2.7563     0.0000     0.4952 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.4952 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   2.7563   0.0000     0.4952 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.4952 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   2.7563           0.0000     0.4952 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0305   0.0000 &   0.4952 f
  data arrival time                                                                    0.4952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0181     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2852     0.2852
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1669   0.0000   0.2852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0301   0.2004   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.5650   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.5650       0.0000     0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.5650   0.0000   0.4856 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0301   0.0000 &   0.4856 f
  data arrival time                                                                    0.4856

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0038     0.2880
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2880 r
  library hold time                                                         0.0171     0.3051
  data required time                                                                   0.3051
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3051
  data arrival time                                                                   -0.4856
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1805


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1684   0.0000   0.2863 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0305   0.2008   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.7362   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.7362      0.0000     0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.7362   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0305   0.0000 &   0.4872 f
  data arrival time                                                                    0.4872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.2895 r
  library hold time                                                         0.0172     0.3066
  data required time                                                                   0.3066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3066
  data arrival time                                                                   -0.4872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1684   0.0000   0.2870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0307   0.2010   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.8243   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.8243      0.0000     0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.8243   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0307   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.2904 r
  library hold time                                                         0.0171     0.3075
  data required time                                                                   0.3075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3075
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1827   0.0000    0.2926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0306    0.2022     0.4947 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.8042      0.0000     0.4947 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.4947 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.8042              0.0000     0.4947 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.4947 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.8042           0.0000     0.4947 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0306   0.0000 &   0.4948 f
  data arrival time                                                                    0.4948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  clock reconvergence pessimism                                            -0.0024     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.2961 r
  library hold time                                                         0.0181     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.4948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2876     0.2876
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1670   0.0000   0.2876 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0295   0.1999   0.4875 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   2.3032   0.0000   0.4875 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4875 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   2.3032       0.0000     0.4875 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4875 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   2.3032   0.0000   0.4875 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0295   0.0000 &   0.4875 f
  data arrival time                                                                    0.4875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  clock reconvergence pessimism                                            -0.0038     0.2897
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.2897 r
  library hold time                                                         0.0173     0.3069
  data required time                                                                   0.3069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3069
  data arrival time                                                                   -0.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1375   0.0000    0.3001 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0314    0.1989     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.0949      0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.4990 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.0949   0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.0949           0.0000     0.4990 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0314   0.0000 &   0.4990 f
  data arrival time                                                                    0.4990

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0147     0.3184
  data required time                                                                   0.3184
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3184
  data arrival time                                                                   -0.4990
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1684   0.0000   0.2870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0308   0.2010   0.4881 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.8520   0.0000   0.4881 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4881 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.8520      0.0000     0.4881 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4881 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.8520   0.0000   0.4881 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0308   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.2904 r
  library hold time                                                         0.0171     0.3075
  data required time                                                                   0.3075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3075
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1671   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0295   0.1999   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.3027   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.3027      0.0000     0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.3027   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0295   0.0000 &   0.4885 f
  data arrival time                                                                    0.4885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0038     0.2906
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.2906 r
  library hold time                                                         0.0173     0.3078
  data required time                                                                   0.3078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3078
  data arrival time                                                                   -0.4885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1684   0.0000   0.2859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0308   0.2011   0.4870 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.8579   0.0000   0.4870 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.4870 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.8579      0.0000     0.4870 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.4870 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.8579   0.0000   0.4870 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0308   0.0000 &   0.4870 f
  data arrival time                                                                    0.4870

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0024     0.2893
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.2893 r
  library hold time                                                         0.0171     0.3063
  data required time                                                                   0.3063
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3063
  data arrival time                                                                   -0.4870
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1670   0.0000   0.2885 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0295   0.1999   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.3035   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.3035      0.0000     0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.3035   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0295   0.0000 &   0.4885 f
  data arrival time                                                                    0.4885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  clock reconvergence pessimism                                            -0.0038     0.2905
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.2905 r
  library hold time                                                         0.0173     0.3077
  data required time                                                                   0.3077
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3077
  data arrival time                                                                   -0.4885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1754   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0296    0.2007     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.3524      0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4986 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.3524              0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.3524           0.0000     0.4986 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0296   0.0000 &   0.4986 f
  data arrival time                                                                    0.4986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0038     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3001 r
  library hold time                                                         0.0178     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.4986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2860     0.2860
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1684   0.0000    0.2860 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0309    0.2011     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.8956      0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.4871 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.8956              0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.8956           0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0309   0.0000 &   0.4871 f
  data arrival time                                                                    0.4871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0024     0.2893
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.2893 r
  library hold time                                                         0.0170     0.3064
  data required time                                                                   0.3064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3064
  data arrival time                                                                   -0.4871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1684   0.0000   0.2869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0309   0.2011   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.9013   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.9013      0.0000     0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.9013   0.0000   0.4880 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0309   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0024     0.2903
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2903 r
  library hold time                                                         0.0170     0.3073
  data required time                                                                   0.3073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3073
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1827   0.0000    0.2926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0308    0.2023     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.8680      0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.4948 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.8680              0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.8680           0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0308   0.0000 &   0.4949 f
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  clock reconvergence pessimism                                            -0.0024     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.2960 r
  library hold time                                                         0.0181     0.3141
  data required time                                                                   0.3141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3141
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2882     0.2882
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1751   0.0000    0.2882 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0313    0.2020     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   3.0565      0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4902 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   3.0565              0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   3.0565           0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0313   0.0000 &   0.4903 f
  data arrival time                                                                    0.4903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0024     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2921 r
  library hold time                                                         0.0174     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.4903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2890     0.2890
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1751   0.0000    0.2890 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0309    0.2017     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.9139      0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4908 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.9139              0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.9139           0.0000     0.4908 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0309   0.0000 &   0.4908 f
  data arrival time                                                                    0.4908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2949     0.2949
  clock reconvergence pessimism                                            -0.0024     0.2925
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2925 r
  library hold time                                                         0.0175     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1671   0.0000   0.2885 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0295   0.1999   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.2902   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.2902      0.0000     0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.2902   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0295   0.0000 &   0.4884 f
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0038     0.2903
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.2903 r
  library hold time                                                         0.0173     0.3076
  data required time                                                                   0.3076
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3076
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2867     0.2867
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1751   0.0000    0.2867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0309    0.2017     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.8856      0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.4883 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.8856              0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.8856           0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0309   0.0000 &   0.4884 f
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2924     0.2924
  clock reconvergence pessimism                                            -0.0024     0.2900
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.2900 r
  library hold time                                                         0.0175     0.3075
  data required time                                                                   0.3075
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3075
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1671   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0298   0.2001   0.4887 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.4211   0.0000   0.4887 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.4887 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.4211      0.0000     0.4887 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.4887 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.4211   0.0000   0.4887 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0298   0.0000 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0038     0.2906
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2906 r
  library hold time                                                         0.0172     0.3078
  data required time                                                                   0.3078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3078
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1754   0.0000   0.2976 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0300   0.2010   0.4987 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.5391   0.0000   0.4987 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4987 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.5391      0.0000     0.4987 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4987 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.5391   0.0000   0.4987 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0300   0.0000 &   0.4987 f
  data arrival time                                                                    0.4987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0038     0.3001
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.3001 r
  library hold time                                                         0.0177     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.4987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1751   0.0000    0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0310    0.2018     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.9395      0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4887 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.9395              0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.9395           0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0310   0.0000 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0024     0.2903
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2903 r
  library hold time                                                         0.0175     0.3078
  data required time                                                                   0.3078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3078
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1670   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0299   0.2002   0.4888 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.4518   0.0000   0.4888 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.4888 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.4518      0.0000     0.4888 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.4888 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.4518   0.0000   0.4888 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0299   0.0000 &   0.4888 f
  data arrival time                                                                    0.4888

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0038     0.2907
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.2907 r
  library hold time                                                         0.0172     0.3079
  data required time                                                                   0.3079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3079
  data arrival time                                                                   -0.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1751   0.0000    0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0311    0.2018     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.9700      0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.4881 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.9700              0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.9700           0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0311   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0024     0.2897
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.2897 r
  library hold time                                                         0.0175     0.3071
  data required time                                                                   0.3071
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3071
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2892     0.2892
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1751   0.0000    0.2892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0289    0.2001     0.4893 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.0511      0.0000     0.4893 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4893 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.0511              0.0000     0.4893 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4893 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.0511           0.0000     0.4893 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0289   0.0000 &   0.4893 f
  data arrival time                                                                    0.4893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2904 r
  library hold time                                                         0.0180     0.3084
  data required time                                                                   0.3084
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3084
  data arrival time                                                                   -0.4893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1689   0.0000   0.2862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0311   0.2014   0.4876 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   3.0014   0.0000   0.4876 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4876 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   3.0014      0.0000     0.4876 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4876 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   3.0014   0.0000   0.4876 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0311   0.0000 &   0.4876 f
  data arrival time                                                                    0.4876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2896 r
  library hold time                                                         0.0170     0.3066
  data required time                                                                   0.3066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3066
  data arrival time                                                                   -0.4876
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2857     0.2857
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1684   0.0000   0.2857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0314   0.2015   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.0936   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.0936      0.0000     0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.0936   0.0000   0.4872 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0314   0.0000 &   0.4872 f
  data arrival time                                                                    0.4872

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0024     0.2893
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2893 r
  library hold time                                                         0.0169     0.3062
  data required time                                                                   0.3062
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3062
  data arrival time                                                                   -0.4872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1671   0.0000   0.2879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0301   0.2004   0.4883 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   2.5627   0.0000   0.4883 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.4883 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   2.5627       0.0000     0.4883 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.4883 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   2.5627   0.0000   0.4883 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0301   0.0000 &   0.4883 f
  data arrival time                                                                    0.4883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  clock reconvergence pessimism                                            -0.0038     0.2901
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.2901 r
  library hold time                                                         0.0171     0.3073
  data required time                                                                   0.3073
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3073
  data arrival time                                                                   -0.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1360   0.0000     0.2939 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0324    0.1996     0.4935 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.5174       0.0000     0.4935 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4935 f
  core/be/be_calculator/exc_stage_r[12] (net)           3.5174              0.0000     0.4935 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4935 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.5174             0.0000     0.4935 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0324    0.0000 &   0.4935 f
  data arrival time                                                                    0.4935

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  clock reconvergence pessimism                                            -0.0024     0.2980
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2980 r
  library hold time                                                         0.0144     0.3124
  data required time                                                                   0.3124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3124
  data arrival time                                                                   -0.4935
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2924     0.2924
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1827   0.0000    0.2924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0305    0.2020     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.7382      0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.4944 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.7382              0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.7382           0.0000     0.4944 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0305   0.0000 &   0.4944 f
  data arrival time                                                                    0.4944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  clock reconvergence pessimism                                            -0.0024     0.2952
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.2952 r
  library hold time                                                         0.0181     0.3133
  data required time                                                                   0.3133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3133
  data arrival time                                                                   -0.4944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1684   0.0000   0.2859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0313   0.2014   0.4873 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.0542   0.0000   0.4873 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4873 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.0542      0.0000     0.4873 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4873 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.0542   0.0000   0.4873 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0313   0.0000 &   0.4873 f
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0024     0.2892
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2892 r
  library hold time                                                         0.0170     0.3062
  data required time                                                                   0.3062
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3062
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1554   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0314    0.2004     0.4832 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.0799      0.0000     0.4832 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.4832 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.0799              0.0000     0.4832 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.4832 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.0799           0.0000     0.4832 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0314   0.0000 &   0.4832 f
  data arrival time                                                                    0.4832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  clock reconvergence pessimism                                            -0.0024     0.2861
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.2861 r
  library hold time                                                         0.0160     0.3021
  data required time                                                                   0.3021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3021
  data arrival time                                                                   -0.4832
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1751   0.0000    0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0290    0.2002     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.0900      0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.4871 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.0900              0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.0900           0.0000     0.4871 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0290   0.0000 &   0.4871 f
  data arrival time                                                                    0.4871

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2904     0.2904
  clock reconvergence pessimism                                            -0.0024     0.2879
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.2879 r
  library hold time                                                         0.0179     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.4871
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1828   0.0000    0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0310    0.2024     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   2.9425      0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   2.9425    0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   2.9425           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0310   0.0000 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  clock reconvergence pessimism                                            -0.0024     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0180     0.3152
  data required time                                                                   0.3152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3152
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2897     0.2897
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1751   0.0000    0.2897 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0309    0.2017     0.4914 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.8970      0.0000     0.4914 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.4914 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.8970              0.0000     0.4914 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.4914 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.8970           0.0000     0.4914 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0309   0.0000 &   0.4914 f
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2950     0.2950
  clock reconvergence pessimism                                            -0.0024     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.2926 r
  library hold time                                                         0.0175     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1827   0.0000    0.2921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0313    0.2027     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   3.0796      0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.4948 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   3.0796              0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   3.0796           0.0000     0.4948 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0313   0.0000 &   0.4948 f
  data arrival time                                                                    0.4948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  clock reconvergence pessimism                                            -0.0024     0.2956
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.2956 r
  library hold time                                                         0.0180     0.3135
  data required time                                                                   0.3135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3135
  data arrival time                                                                   -0.4948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2887     0.2887
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1670   0.0000   0.2887 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0302   0.2004   0.4891 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.5909   0.0000   0.4891 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.4891 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.5909      0.0000     0.4891 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.4891 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.5909   0.0000   0.4891 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0302   0.0000 &   0.4891 f
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0038     0.2907
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.2907 r
  library hold time                                                         0.0171     0.3078
  data required time                                                                   0.3078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3078
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1754   0.0000    0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0303    0.2012     0.4989 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   2.6396      0.0000     0.4989 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.4989 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    2.6396              0.0000     0.4989 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.4989 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   2.6396           0.0000     0.4989 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0303   0.0000 &   0.4989 f
  data arrival time                                                                    0.4989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3037     0.3037
  clock reconvergence pessimism                                            -0.0038     0.2999
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.2999 r
  library hold time                                                         0.0177     0.3176
  data required time                                                                   0.3176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3176
  data arrival time                                                                   -0.4989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1827   0.0000   0.2928 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0315   0.2029     0.4956 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.1731     0.0000     0.4956 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.4956 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.1731   0.0000     0.4956 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.4956 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.1731           0.0000     0.4956 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0315   0.0000 &   0.4957 f
  data arrival time                                                                    0.4957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  clock reconvergence pessimism                                            -0.0024     0.2963
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.2963 r
  library hold time                                                         0.0179     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.4957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1678   0.0000   0.2879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0303   0.2006   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.6215   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.6215       0.0000     0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.6215   0.0000   0.4885 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0303   0.0000 &   0.4885 f
  data arrival time                                                                    0.4885

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0038     0.2899
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2899 r
  library hold time                                                         0.0171     0.3069
  data required time                                                                   0.3069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3069
  data arrival time                                                                   -0.4885
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.1828   0.0000    0.2939 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0313    0.2027     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   3.0889      0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.4966 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   3.0889   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   3.0889           0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0313   0.0000 &   0.4967 f
  data arrival time                                                                    0.4967

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  clock reconvergence pessimism                                            -0.0024     0.2972
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.2972 r
  library hold time                                                         0.0180     0.3151
  data required time                                                                   0.3151
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3151
  data arrival time                                                                   -0.4967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1360   0.0000    0.2960 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0305    0.1980     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.6867      0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4940 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.6867              0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.6867           0.0000     0.4940 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0305   0.0000 &   0.4940 f
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                         0.0149     0.3124
  data required time                                                                   0.3124
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3124
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.1670   0.0000   0.2870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0307   0.2009   0.4879 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.8270   0.0000   0.4879 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.4879 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.8270       0.0000     0.4879 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.4879 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.8270   0.0000   0.4879 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0307   0.0000 &   0.4879 f
  data arrival time                                                                    0.4879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0038     0.2892
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.2892 r
  library hold time                                                         0.0170     0.3061
  data required time                                                                   0.3061
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3061
  data arrival time                                                                   -0.4879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2868     0.2868
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.1670   0.0000   0.2868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0304   0.2006   0.4874 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   2.6635   0.0000   0.4874 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.4874 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   2.6635       0.0000     0.4874 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.4874 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   2.6635   0.0000   0.4874 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0304   0.0000 &   0.4874 f
  data arrival time                                                                    0.4874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0038     0.2885
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.2885 r
  library hold time                                                         0.0171     0.3056
  data required time                                                                   0.3056
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3056
  data arrival time                                                                   -0.4874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.1828   0.0000   0.2937 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0316   0.2029     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   3.2027     0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   3.2027   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   3.2027           0.0000     0.4966 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0316   0.0000 &   0.4966 f
  data arrival time                                                                    0.4966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  clock reconvergence pessimism                                            -0.0024     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                         0.0179     0.3147
  data required time                                                                   0.3147
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3147
  data arrival time                                                                   -0.4966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.1689   0.0000   0.2862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0314   0.2016   0.4878 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   3.1045   0.0000   0.4878 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.4878 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   3.1045      0.0000     0.4878 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.4878 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   3.1045   0.0000   0.4878 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0314   0.0000 &   0.4878 f
  data arrival time                                                                    0.4878

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2914     0.2914
  clock reconvergence pessimism                                            -0.0024     0.2890
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.2890 r
  library hold time                                                         0.0169     0.3059
  data required time                                                                   0.3059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3059
  data arrival time                                                                   -0.4878
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1671   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0313   0.2014   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   3.0711   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   3.0711      0.0000     0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   3.0711   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0313   0.0000 &   0.4900 f
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0010     0.2911
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.2911 r
  library hold time                                                         0.0169     0.3081
  data required time                                                                   0.3081
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3081
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1670   0.0000   0.2874 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0308   0.2009   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   2.8560   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   2.8560      0.0000     0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   2.8560   0.0000   0.4884 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0308   0.0000 &   0.4884 f
  data arrival time                                                                    0.4884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0038     0.2894
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2894 r
  library hold time                                                         0.0170     0.3064
  data required time                                                                   0.3064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3064
  data arrival time                                                                   -0.4884
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1378   0.0000    0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0322    0.1996     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.4237      0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.5001 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.4237   0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.4237           0.0000     0.5001 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0322   0.0000 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0146     0.3182
  data required time                                                                   0.3182
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3182
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2872     0.2872
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.1670   0.0000   0.2872 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0331   0.2028   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   3.8602   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   3.8602       0.0000     0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   3.8602   0.0000   0.4900 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0331  -0.0020 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0038     0.2895
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.2895 r
  library hold time                                                         0.0165     0.3060
  data required time                                                                   0.3060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3060
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1828   0.0000   0.2939 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0315   0.2029     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   3.1836     0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.4968 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   3.1836   0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   3.1836           0.0000     0.4968 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0315   0.0000 &   0.4968 f
  data arrival time                                                                    0.4968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  clock reconvergence pessimism                                            -0.0024     0.2968
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.2968 r
  library hold time                                                         0.0179     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.4968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.1670   0.0000   0.2859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0308   0.2009   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   2.8515   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   2.8515       0.0000     0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   2.8515   0.0000   0.4868 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0308   0.0000 &   0.4868 f
  data arrival time                                                                    0.4868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2915     0.2915
  clock reconvergence pessimism                                            -0.0038     0.2877
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.2877 r
  library hold time                                                         0.0170     0.3047
  data required time                                                                   0.3047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3047
  data arrival time                                                                   -0.4868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.1828   0.0000   0.2941 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0308   0.2023     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.8542     0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.8542   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.8542           0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0308   0.0000 &   0.4964 f
  data arrival time                                                                    0.4964

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  clock reconvergence pessimism                                            -0.0024     0.2962
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.2962 r
  library hold time                                                         0.0181     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.4964
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2881     0.2881
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1671   0.0000   0.2881 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0303   0.2005   0.4886 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.6229   0.0000   0.4886 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4886 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.6229      0.0000     0.4886 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4886 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.6229   0.0000   0.4886 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0303   0.0000 &   0.4886 f
  data arrival time                                                                    0.4886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  clock reconvergence pessimism                                            -0.0038     0.2893
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2893 r
  library hold time                                                         0.0171     0.3064
  data required time                                                                   0.3064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3064
  data arrival time                                                                   -0.4886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0338    0.2007     0.4936 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   4.0973        0.0000     0.4936 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4936 f
  core/be/be_calculator/exc_stage_r[2] (net)            4.0973              0.0000     0.4936 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4936 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   4.0973              0.0000     0.4936 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0338    0.0001 &   0.4937 f
  data arrival time                                                                    0.4937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2974
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2974 r
  library hold time                                                         0.0141     0.3115
  data required time                                                                   0.3115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3115
  data arrival time                                                                   -0.4937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.1828   0.0000    0.2939 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0326    0.2037     0.4976 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   3.6283      0.0000     0.4976 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.4976 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   3.6283   0.0000     0.4976 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.4976 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   3.6283           0.0000     0.4976 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0326   0.0000 &   0.4977 f
  data arrival time                                                                    0.4977

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.2976 r
  library hold time                                                         0.0177     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.4977
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1754   0.0000   0.2976 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0316   0.2023   0.4999 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.1962   0.0000   0.4999 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.4999 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.1962      0.0000     0.4999 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.4999 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.1962   0.0000   0.4999 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0316   0.0000 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0038     0.3001
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.3001 r
  library hold time                                                         0.0174     0.3175
  data required time                                                                   0.3175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3175
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1828   0.0000    0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0311    0.2026     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   3.0107      0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.4965 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   3.0107   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   3.0107           0.0000     0.4965 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0311   0.0000 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  clock reconvergence pessimism                                            -0.0024     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.2961 r
  library hold time                                                         0.0180     0.3141
  data required time                                                                   0.3141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3141
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1754   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0319    0.2025     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   3.3227      0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5004 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    3.3227              0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   3.3227           0.0000     0.5004 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0319  -0.0006 &   0.4999 f
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3038     0.3038
  clock reconvergence pessimism                                            -0.0038     0.3000
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3000 r
  library hold time                                                         0.0173     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2882     0.2882
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.1671   0.0000   0.2882 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0314   0.2014   0.4896 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   3.0903   0.0000   0.4896 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.4896 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   3.0903       0.0000     0.4896 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.4896 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   3.0903   0.0000   0.4896 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0314   0.0000 &   0.4896 f
  data arrival time                                                                    0.4896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0038     0.2901
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.2901 r
  library hold time                                                         0.0168     0.3069
  data required time                                                                   0.3069
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3069
  data arrival time                                                                   -0.4896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1560   0.0000    0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0333    0.2020     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.9273      0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4857 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.9273             0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.9273           0.0000     0.4857 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0333  -0.0004 &   0.4853 f
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2894     0.2894
  clock reconvergence pessimism                                            -0.0024     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.2870 r
  library hold time                                                         0.0156     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.1828   0.0000   0.2938 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0310   0.2025     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   2.9629     0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   2.9629   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   2.9629           0.0000     0.4963 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0310   0.0000 &   0.4963 f
  data arrival time                                                                    0.4963

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  clock reconvergence pessimism                                            -0.0024     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.2955 r
  library hold time                                                         0.0180     0.3135
  data required time                                                                   0.3135
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3135
  data arrival time                                                                   -0.4963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2352     0.2352
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0665   0.0000   0.2352 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0339   0.1906   0.4257 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   4.1014   0.0000   0.4257 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4257 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   4.1014            0.0000     0.4257 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.4257 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           4.1014              0.0000     0.4257 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.4257 f
  core/be/dispatch_pkt[54] (net)                        4.1014              0.0000     0.4257 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.4257 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        4.1014              0.0000     0.4257 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.4257 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   4.1014           0.0000     0.4257 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0339   0.0000 &   0.4258 f
  data arrival time                                                                    0.4258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  clock reconvergence pessimism                                            -0.0024     0.2377
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2377 r
  library hold time                                                         0.0047     0.2424
  data required time                                                                   0.2424
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2424
  data arrival time                                                                   -0.4258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.2128   0.0000   0.3004 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0332   0.2068   0.5072 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   3.9300   0.0000   0.5072 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5072 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   3.9300            0.0000     0.5072 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_02_0)    0.0000     0.5072 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           3.9300              0.0000     0.5072 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_02_0)            0.0000     0.5072 f
  core/be/dispatch_pkt[38] (net)                        3.9300              0.0000     0.5072 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_02_0)      0.0000     0.5072 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        3.9300              0.0000     0.5072 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5072 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   3.9300           0.0000     0.5072 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0332   0.0000 &   0.5072 f
  data arrival time                                                                    0.5072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                            -0.0024     0.3041
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3041 r
  library hold time                                                         0.0196     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0344   0.1910   0.4257 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   4.3133   0.0000   0.4257 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4257 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   4.3133            0.0000     0.4257 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.4257 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           4.3133              0.0000     0.4257 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.4257 f
  core/be/dispatch_pkt[53] (net)                        4.3133              0.0000     0.4257 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.4257 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        4.3133              0.0000     0.4257 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.4257 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   4.3133           0.0000     0.4257 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0344   0.0000 &   0.4258 f
  data arrival time                                                                    0.4258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  clock reconvergence pessimism                                            -0.0024     0.2377
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.2377 r
  library hold time                                                         0.0046     0.2423
  data required time                                                                   0.2423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2423
  data arrival time                                                                   -0.4258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.1375   0.0000    0.3001 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0356    0.2023     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   4.8792      0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   4.8792    0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   4.8792           0.0000     0.5024 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0356  -0.0009 &   0.5014 f
  data arrival time                                                                    0.5014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3065     0.3065
  clock reconvergence pessimism                                            -0.0024     0.3041
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3041 r
  library hold time                                                         0.0138     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2350     0.2350
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0665   0.0000   0.2350 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0341   0.1907   0.4258 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   4.1903   0.0000   0.4258 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4258 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   4.1903            0.0000     0.4258 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.4258 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           4.1903              0.0000     0.4258 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.4258 f
  core/be/dispatch_pkt[60] (net)                        4.1903              0.0000     0.4258 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.4258 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        4.1903              0.0000     0.4258 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.4258 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   4.1903           0.0000     0.4258 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0341   0.0000 &   0.4258 f
  data arrival time                                                                    0.4258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  clock reconvergence pessimism                                            -0.0024     0.2375
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.2375 r
  library hold time                                                         0.0046     0.2421
  data required time                                                                   0.2421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2421
  data arrival time                                                                   -0.4258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1837


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1379   0.0000   0.3002 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0347   0.2016   0.5018 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   4.5027   0.0000   0.5018 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5018 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   4.5027            0.0000     0.5018 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_02_0)    0.0000     0.5018 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           4.5027              0.0000     0.5018 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_02_0)            0.0000     0.5018 f
  core/be/dispatch_pkt[20] (net)                        4.5027              0.0000     0.5018 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_02_0)      0.0000     0.5018 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        4.5027              0.0000     0.5018 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.5018 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   4.5027           0.0000     0.5018 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0347   0.0000 &   0.5018 f
  data arrival time                                                                    0.5018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0024     0.3039
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.3039 r
  library hold time                                                         0.0140     0.3179
  data required time                                                                   0.3179
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3179
  data arrival time                                                                   -0.5018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2362     0.2362
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.0665   0.0000   0.2362 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0344   0.1910   0.4272 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   4.3129   0.0000   0.4272 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4272 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   4.3129            0.0000     0.4272 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.4272 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           4.3129              0.0000     0.4272 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.4272 f
  core/be/dispatch_pkt[62] (net)                        4.3129              0.0000     0.4272 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.4272 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        4.3129              0.0000     0.4272 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.4272 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   4.3129           0.0000     0.4272 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0344   0.0000 &   0.4272 f
  data arrival time                                                                    0.4272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  clock reconvergence pessimism                                            -0.0024     0.2386
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.2386 r
  library hold time                                                         0.0046     0.2432
  data required time                                                                   0.2432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2432
  data arrival time                                                                   -0.4272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.1360   0.0000   0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0354   0.2020     0.4975 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   4.7981     0.0000     0.4975 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.4975 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   4.7981             0.0000     0.4975 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.4975 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   4.7981           0.0000     0.4975 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0354   0.0000 &   0.4975 f
  data arrival time                                                                    0.4975

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3021     0.3021
  clock reconvergence pessimism                                            -0.0024     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.2996 r
  library hold time                                                         0.0137     0.3133
  data required time                                                                   0.3133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3133
  data arrival time                                                                   -0.4975
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0353   0.1917   0.4265 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   4.7082   0.0000   0.4265 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4265 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   4.7082            0.0000     0.4265 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.4265 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           4.7082              0.0000     0.4265 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.4265 f
  core/be/dispatch_pkt[59] (net)                        4.7082              0.0000     0.4265 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.4265 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        4.7082              0.0000     0.4265 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.4265 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   4.7082           0.0000     0.4265 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0353   0.0000 &   0.4266 f
  data arrival time                                                                    0.4266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  clock reconvergence pessimism                                            -0.0024     0.2377
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.2377 r
  library hold time                                                         0.0045     0.2421
  data required time                                                                   0.2421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2421
  data arrival time                                                                   -0.4266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1375   0.0000   0.3000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0368   0.2032   0.5033 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   5.3807   0.0000   0.5033 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5033 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   5.3807            0.0000     0.5033 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_02_0)    0.0000     0.5033 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           5.3807              0.0000     0.5033 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_02_0)            0.0000     0.5033 f
  core/be/dispatch_pkt[25] (net)                        5.3807              0.0000     0.5033 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_02_0)      0.0000     0.5033 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        5.3807              0.0000     0.5033 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.5033 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   5.3807           0.0000     0.5033 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0368  -0.0014 &   0.5019 f
  data arrival time                                                                    0.5019

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0024     0.3038
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.3038 r
  library hold time                                                         0.0135     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.5019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.1360   0.0000     0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0353    0.2019     0.4974 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   4.7484       0.0000     0.4974 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.4974 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   4.7484             0.0000     0.4974 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.4974 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   4.7484            0.0000     0.4974 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0353    0.0000 &   0.4974 f
  data arrival time                                                                    0.4974

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0024     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.2990 r
  library hold time                                                         0.0137     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.4974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2360     0.2360
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0665   0.0000   0.2360 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0349   0.1914   0.4274 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   4.5595   0.0000   0.4274 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4274 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   4.5595            0.0000     0.4274 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.4274 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           4.5595              0.0000     0.4274 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.4274 f
  core/be/dispatch_pkt[48] (net)                        4.5595              0.0000     0.4274 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.4274 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        4.5595              0.0000     0.4274 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.4274 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   4.5595           0.0000     0.4274 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0349   0.0000 &   0.4274 f
  data arrival time                                                                    0.4274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.2382 r
  library hold time                                                         0.0045     0.2427
  data required time                                                                   0.2427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2427
  data arrival time                                                                   -0.4274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1375   0.0000    0.3009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0318    0.1992     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   3.2578      0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   3.2578    0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   3.2578           0.0000     0.5002 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0318   0.0000 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0178     0.3155
  data required time                                                                   0.3155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3155
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1828   0.0000   0.2929 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0347   0.2054   0.4983 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   4.5401   0.0000   0.4983 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4983 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   4.5401            0.0000     0.4983 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_02_0)    0.0000     0.4983 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           4.5401              0.0000     0.4983 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_02_0)            0.0000     0.4983 f
  core/be/dispatch_pkt[27] (net)                        4.5401              0.0000     0.4983 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_02_0)      0.0000     0.4983 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        4.5401              0.0000     0.4983 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.4983 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   4.5401           0.0000     0.4983 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0347   0.0000 &   0.4983 f
  data arrival time                                                                    0.4983

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0172     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.4983
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3022     0.3022
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.2120   0.0000   0.3022 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0344   0.2077   0.5099 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   4.4500   0.0000   0.5099 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5099 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   4.4500            0.0000     0.5099 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_02_0)    0.0000     0.5099 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           4.4500              0.0000     0.5099 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_02_0)            0.0000     0.5099 f
  core/be/dispatch_pkt[42] (net)                        4.4500              0.0000     0.5099 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_02_0)      0.0000     0.5099 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        4.4500              0.0000     0.5099 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5099 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   4.4500           0.0000     0.5099 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0344   0.0000 &   0.5099 f
  data arrival time                                                                    0.5099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0024     0.3059
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3059 r
  library hold time                                                         0.0193     0.3252
  data required time                                                                   0.3252
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3252
  data arrival time                                                                   -0.5099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3022     0.3022
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.2120   0.0000   0.3022 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0345   0.2078   0.5100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   4.5107   0.0000   0.5100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   4.5107            0.0000     0.5100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_02_0)    0.0000     0.5100 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           4.5107              0.0000     0.5100 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_02_0)            0.0000     0.5100 f
  core/be/dispatch_pkt[47] (net)                        4.5107              0.0000     0.5100 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_02_0)      0.0000     0.5100 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        4.5107              0.0000     0.5100 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5100 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   4.5107           0.0000     0.5100 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0345   0.0000 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3083     0.3083
  clock reconvergence pessimism                                            -0.0024     0.3058
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3058 r
  library hold time                                                         0.0193     0.3251
  data required time                                                                   0.3251
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3251
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1849


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2366     0.2366
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.0665   0.0000   0.2366 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0354   0.1918   0.4284 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   4.7323   0.0000   0.4284 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4284 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   4.7323            0.0000     0.4284 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.4284 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           4.7323              0.0000     0.4284 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.4284 f
  core/be/dispatch_pkt[46] (net)                        4.7323              0.0000     0.4284 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.4284 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        4.7323              0.0000     0.4284 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.4284 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   4.7323           0.0000     0.4284 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0354   0.0000 &   0.4284 f
  data arrival time                                                                    0.4284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2414     0.2414
  clock reconvergence pessimism                                            -0.0024     0.2390
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.2390 r
  library hold time                                                         0.0045     0.2434
  data required time                                                                   0.2434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2434
  data arrival time                                                                   -0.4284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.2120   0.0000   0.3019 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0348   0.2080   0.5100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   4.6251   0.0000   0.5100 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   4.6251            0.0000     0.5100 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_02_0)    0.0000     0.5100 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           4.6251              0.0000     0.5100 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_02_0)            0.0000     0.5100 f
  core/be/dispatch_pkt[40] (net)                        4.6251              0.0000     0.5100 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_02_0)      0.0000     0.5100 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        4.6251              0.0000     0.5100 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5100 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   4.6251           0.0000     0.5100 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0348   0.0000 &   0.5100 f
  data arrival time                                                                    0.5100

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3081     0.3081
  clock reconvergence pessimism                                            -0.0024     0.3057
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.3057 r
  library hold time                                                         0.0192     0.3249
  data required time                                                                   0.3249
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3249
  data arrival time                                                                   -0.5100
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1375   0.0000   0.3000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0359   0.2026   0.5026 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   5.0276   0.0000   0.5026 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5026 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   5.0276            0.0000     0.5026 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_02_0)    0.0000     0.5026 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           5.0276              0.0000     0.5026 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_02_0)            0.0000     0.5026 f
  core/be/dispatch_pkt[26] (net)                        5.0276              0.0000     0.5026 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_02_0)      0.0000     0.5026 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        5.0276              0.0000     0.5026 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.5026 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   5.0276           0.0000     0.5026 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0359   0.0000 &   0.5026 f
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0024     0.3038
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.3038 r
  library hold time                                                         0.0137     0.3175
  data required time                                                                   0.3175
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3175
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1554   0.0000    0.2838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0353    0.2036     0.4874 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   4.7779      0.0000     0.4874 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.4874 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   4.7779            0.0000     0.4874 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.4874 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   4.7779           0.0000     0.4874 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0353   0.0000 &   0.4874 f
  data arrival time                                                                    0.4874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2896     0.2896
  clock reconvergence pessimism                                            -0.0024     0.2871
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.2871 r
  library hold time                                                         0.0151     0.3022
  data required time                                                                   0.3022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3022
  data arrival time                                                                   -0.4874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2356     0.2356
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0665   0.0000   0.2356 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0355   0.1919   0.4275 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   4.7963   0.0000   0.4275 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4275 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   4.7963            0.0000     0.4275 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.4275 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           4.7963              0.0000     0.4275 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.4275 f
  core/be/dispatch_pkt[52] (net)                        4.7963              0.0000     0.4275 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.4275 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        4.7963              0.0000     0.4275 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.4275 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   4.7963           0.0000     0.4275 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0355   0.0000 &   0.4275 f
  data arrival time                                                                    0.4275

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  clock reconvergence pessimism                                            -0.0024     0.2379
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2379 r
  library hold time                                                         0.0044     0.2423
  data required time                                                                   0.2423
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2423
  data arrival time                                                                   -0.4275
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1379   0.0000    0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0328    0.2001     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   3.6765      0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.5007 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   3.6765   0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   3.6765           0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0328  -0.0013 &   0.4994 f
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  clock reconvergence pessimism                                            -0.0024     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                         0.0176     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1375   0.0000   0.3001 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0363   0.2029   0.5029 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2   5.1912   0.0000   0.5029 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5029 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)   5.1912            0.0000     0.5029 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_02_0)    0.0000     0.5029 f
  core/be/be_checker/dispatch_pkt_o[18] (net)           5.1912              0.0000     0.5029 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_02_0)            0.0000     0.5029 f
  core/be/dispatch_pkt[18] (net)                        5.1912              0.0000     0.5029 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_02_0)      0.0000     0.5029 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)        5.1912              0.0000     0.5029 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.5029 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)   5.1912           0.0000     0.5029 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0363   0.0000 &   0.5030 f
  data arrival time                                                                    0.5030

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                            -0.0024     0.3042
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.3042 r
  library hold time                                                         0.0136     0.3178
  data required time                                                                   0.3178
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3178
  data arrival time                                                                   -0.5030
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.1380   0.0000    0.3003 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0395    0.2055     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   6.5677      0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5058 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   6.5677    0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   6.5677           0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0395  -0.0033 &   0.5025 f
  data arrival time                                                                    0.5025

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0024     0.3045
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3045 r
  library hold time                                                         0.0128     0.3173
  data required time                                                                   0.3173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3173
  data arrival time                                                                   -0.5025
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1375   0.0000    0.3009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0323    0.1996     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   3.4505      0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.5005 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   3.4505    0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   3.4505           0.0000     0.5005 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0323   0.0000 &   0.5005 f
  data arrival time                                                                    0.5005

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                         0.0177     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.5005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0361   0.1923   0.4271 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   5.0361   0.0000   0.4271 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4271 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   5.0361            0.0000     0.4271 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.4271 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           5.0361              0.0000     0.4271 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.4271 f
  core/be/dispatch_pkt[55] (net)                        5.0361              0.0000     0.4271 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.4271 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        5.0361              0.0000     0.4271 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.4271 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   5.0361           0.0000     0.4271 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0361   0.0000 &   0.4271 f
  data arrival time                                                                    0.4271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  clock reconvergence pessimism                                            -0.0024     0.2374
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.2374 r
  library hold time                                                         0.0044     0.2417
  data required time                                                                   0.2417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2417
  data arrival time                                                                   -0.4271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0369   0.1930   0.4279 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   5.4126   0.0000   0.4279 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4279 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   5.4126            0.0000     0.4279 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.4279 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           5.4126              0.0000     0.4279 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.4279 f
  core/be/dispatch_pkt[49] (net)                        5.4126              0.0000     0.4279 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.4279 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        5.4126              0.0000     0.4279 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.4279 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   5.4126           0.0000     0.4279 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0369  -0.0006 &   0.4273 f
  data arrival time                                                                    0.4273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  clock reconvergence pessimism                                            -0.0024     0.2374
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2374 r
  library hold time                                                         0.0042     0.2416
  data required time                                                                   0.2416
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2416
  data arrival time                                                                   -0.4273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1375   0.0000   0.3000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0378   0.2041   0.5041 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2   5.8403   0.0000   0.5041 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5041 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)   5.8403            0.0000     0.5041 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_02_0)    0.0000     0.5041 f
  core/be/be_checker/dispatch_pkt_o[17] (net)           5.8403              0.0000     0.5041 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_02_0)            0.0000     0.5041 f
  core/be/dispatch_pkt[17] (net)                        5.8403              0.0000     0.5041 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_02_0)      0.0000     0.5041 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)        5.8403              0.0000     0.5041 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.5041 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)   5.8403           0.0000     0.5041 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0378  -0.0010 &   0.5031 f
  data arrival time                                                                    0.5031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3066     0.3066
  clock reconvergence pessimism                                            -0.0024     0.3042
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.3042 r
  library hold time                                                         0.0132     0.3174
  data required time                                                                   0.3174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3174
  data arrival time                                                                   -0.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.2120   0.0000   0.3011 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0351   0.2083   0.5094 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   4.7689   0.0000   0.5094 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5094 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   4.7689            0.0000     0.5094 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_02_0)    0.0000     0.5094 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           4.7689              0.0000     0.5094 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_02_0)            0.0000     0.5094 f
  core/be/dispatch_pkt[36] (net)                        4.7689              0.0000     0.5094 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_02_0)      0.0000     0.5094 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        4.7689              0.0000     0.5094 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5094 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   4.7689           0.0000     0.5094 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0351   0.0000 &   0.5095 f
  data arrival time                                                                    0.5095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3046 r
  library hold time                                                         0.0191     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2349     0.2349
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0665   0.0000   0.2349 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0369   0.1930   0.4279 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   5.3896   0.0000   0.4279 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4279 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   5.3896            0.0000     0.4279 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.4279 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           5.3896              0.0000     0.4279 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.4279 f
  core/be/dispatch_pkt[57] (net)                        5.3896              0.0000     0.4279 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.4279 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        5.3896              0.0000     0.4279 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.4279 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   5.3896           0.0000     0.4279 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0369   0.0000 &   0.4280 f
  data arrival time                                                                    0.4280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  clock reconvergence pessimism                                            -0.0024     0.2379
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2379 r
  library hold time                                                         0.0042     0.2421
  data required time                                                                   0.2421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2421
  data arrival time                                                                   -0.4280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1375   0.0000   0.3001 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0372   0.2036   0.5037 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   5.5719   0.0000   0.5037 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5037 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   5.5719            0.0000     0.5037 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_02_0)    0.0000     0.5037 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           5.5719              0.0000     0.5037 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_02_0)            0.0000     0.5037 f
  core/be/dispatch_pkt[16] (net)                        5.5719              0.0000     0.5037 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_02_0)      0.0000     0.5037 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        5.5719              0.0000     0.5037 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.5037 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   5.5719           0.0000     0.5037 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0372   0.0000 &   0.5037 f
  data arrival time                                                                    0.5037

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3043
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.3043 r
  library hold time                                                         0.0134     0.3177
  data required time                                                                   0.3177
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3177
  data arrival time                                                                   -0.5037
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1828   0.0000   0.2929 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0358   0.2063   0.4992 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   5.0265   0.0000   0.4992 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4992 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   5.0265             0.0000     0.4992 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_02_0)     0.0000     0.4992 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            5.0265              0.0000     0.4992 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_02_0)             0.0000     0.4992 f
  core/be/dispatch_pkt[6] (net)                         5.0265              0.0000     0.4992 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_02_0)       0.0000     0.4992 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         5.0265              0.0000     0.4992 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.4992 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   5.0265            0.0000     0.4992 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0358    0.0000 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  clock reconvergence pessimism                                            -0.0024     0.2963
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.2963 r
  library hold time                                                         0.0169     0.3133
  data required time                                                                   0.3133
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3133
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2362     0.2362
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0665   0.0000   0.2362 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0365   0.1927   0.4289 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   5.2258   0.0000   0.4289 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4289 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   5.2258            0.0000     0.4289 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.4289 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           5.2258              0.0000     0.4289 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.4289 f
  core/be/dispatch_pkt[61] (net)                        5.2258              0.0000     0.4289 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.4289 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        5.2258              0.0000     0.4289 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.4289 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   5.2258           0.0000     0.4289 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0365   0.0000 &   0.4290 f
  data arrival time                                                                    0.4290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2411     0.2411
  clock reconvergence pessimism                                            -0.0024     0.2387
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.2387 r
  library hold time                                                         0.0043     0.2430
  data required time                                                                   0.2430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2430
  data arrival time                                                                   -0.4290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1379   0.0000     0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0369    0.2034     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2   5.4291       0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.5040 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)    5.4291              0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)   5.4291            0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0369    0.0000 &   0.5040 f
  data arrival time                                                                    0.5040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0024     0.3045
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.3045 r
  library hold time                                                         0.0135     0.3180
  data required time                                                                   0.3180
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3180
  data arrival time                                                                   -0.5040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2358     0.2358
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0665   0.0000   0.2358 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0367   0.1929   0.4287 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   5.3331   0.0000   0.4287 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4287 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   5.3331            0.0000     0.4287 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.4287 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           5.3331              0.0000     0.4287 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.4287 f
  core/be/dispatch_pkt[56] (net)                        5.3331              0.0000     0.4287 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.4287 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        5.3331              0.0000     0.4287 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.4287 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   5.3331           0.0000     0.4287 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0367   0.0000 &   0.4287 f
  data arrival time                                                                    0.4287

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2383
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.2383 r
  library hold time                                                         0.0043     0.2426
  data required time                                                                   0.2426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2426
  data arrival time                                                                   -0.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1861


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1560   0.0000    0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0363    0.2045     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   5.2158      0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.4881 f
  core/be/be_calculator/calc_status_o[25] (net)         5.2158              0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   5.2158           0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0363   0.0000 &   0.4882 f
  data arrival time                                                                    0.4882

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2894     0.2894
  clock reconvergence pessimism                                            -0.0024     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.2870 r
  library hold time                                                         0.0149     0.3019
  data required time                                                                   0.3019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3019
  data arrival time                                                                   -0.4882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1863


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0367   0.1929   0.4280 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   5.3259   0.0000   0.4280 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4280 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   5.3259            0.0000     0.4280 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.4280 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           5.3259              0.0000     0.4280 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.4280 f
  core/be/dispatch_pkt[58] (net)                        5.3259              0.0000     0.4280 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.4280 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        5.3259              0.0000     0.4280 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.4280 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   5.3259           0.0000     0.4280 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0367   0.0000 &   0.4280 f
  data arrival time                                                                    0.4280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  clock reconvergence pessimism                                            -0.0024     0.2374
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.2374 r
  library hold time                                                         0.0043     0.2417
  data required time                                                                   0.2417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2417
  data arrival time                                                                   -0.4280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1863


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3018     0.3018
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.2120   0.0000   0.3018 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0359   0.2090   0.5108 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   5.1186   0.0000   0.5108 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5108 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   5.1186            0.0000     0.5108 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_02_0)    0.0000     0.5108 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           5.1186              0.0000     0.5108 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_02_0)            0.0000     0.5108 f
  core/be/dispatch_pkt[41] (net)                        5.1186              0.0000     0.5108 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_02_0)      0.0000     0.5108 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        5.1186              0.0000     0.5108 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5108 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   5.1186           0.0000     0.5108 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0359   0.0000 &   0.5108 f
  data arrival time                                                                    0.5108

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3078     0.3078
  clock reconvergence pessimism                                            -0.0024     0.3054
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3054 r
  library hold time                                                         0.0190     0.3243
  data required time                                                                   0.3243
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3243
  data arrival time                                                                   -0.5108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1865


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1554   0.0000   0.2838 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0367   0.2047     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   5.3568     0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.4885 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   5.3568            0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   5.3568           0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0367   0.0000 &   0.4886 f
  data arrival time                                                                    0.4886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2896     0.2896
  clock reconvergence pessimism                                            -0.0024     0.2872
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.2872 r
  library hold time                                                         0.0148     0.3019
  data required time                                                                   0.3019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3019
  data arrival time                                                                   -0.4886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2624     0.2624
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.1368   0.0000   0.2624 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0371   0.2034   0.4658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   5.5053   0.0000   0.4658 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   5.5053            0.0000     0.4658 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_02_0)    0.0000     0.4658 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           5.5053              0.0000     0.4658 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_02_0)            0.0000     0.4658 f
  core/be/dispatch_pkt[35] (net)                        5.5053              0.0000     0.4658 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_02_0)      0.0000     0.4658 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        5.5053              0.0000     0.4658 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.4658 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   5.5053           0.0000     0.4658 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0371  -0.0007 &   0.4651 f
  data arrival time                                                                    0.4651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0024     0.2651
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.2651 r
  library hold time                                                         0.0133     0.2784
  data required time                                                                   0.2784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2784
  data arrival time                                                                   -0.4651
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2993     0.2993
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1375   0.0000   0.2993 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0419   0.2074   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2   7.6041   0.0000   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)   7.6041            0.0000     0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_02_0)    0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[13] (net)           7.6041              0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_02_0)            0.0000     0.5067 f
  core/be/dispatch_pkt[13] (net)                        7.6041              0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_02_0)      0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)        7.6041              0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)   7.6041           0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0419  -0.0041 &   0.5026 f
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0122     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2623     0.2623
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.1368   0.0000   0.2623 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0365   0.2030   0.4653 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   5.2688   0.0000   0.4653 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4653 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   5.2688            0.0000     0.4653 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_02_0)    0.0000     0.4653 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           5.2688              0.0000     0.4653 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_02_0)            0.0000     0.4653 f
  core/be/dispatch_pkt[37] (net)                        5.2688              0.0000     0.4653 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_02_0)      0.0000     0.4653 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        5.2688              0.0000     0.4653 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.4653 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   5.2688           0.0000     0.4653 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0365   0.0000 &   0.4653 f
  data arrival time                                                                    0.4653

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2675     0.2675
  clock reconvergence pessimism                                            -0.0024     0.2651
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.2651 r
  library hold time                                                         0.0135     0.2785
  data required time                                                                   0.2785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2785
  data arrival time                                                                   -0.4653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2362     0.2362
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0665   0.0000   0.2362 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0371   0.1932   0.4294 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   5.4766   0.0000   0.4294 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4294 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   5.4766            0.0000     0.4294 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.4294 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           5.4766              0.0000     0.4294 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.4294 f
  core/be/dispatch_pkt[50] (net)                        5.4766              0.0000     0.4294 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.4294 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        5.4766              0.0000     0.4294 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.4294 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   5.4766           0.0000     0.4294 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0371   0.0000 &   0.4294 f
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  clock reconvergence pessimism                                            -0.0024     0.2384
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2384 r
  library hold time                                                         0.0042     0.2426
  data required time                                                                   0.2426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2426
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.1375   0.0000   0.3009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0341   0.2011     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   4.2257     0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5019 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   4.2257    0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   4.2257           0.0000     0.5019 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0341   0.0001 &   0.5020 f
  data arrival time                                                                    0.5020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0173     0.3150
  data required time                                                                   0.3150
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3150
  data arrival time                                                                   -0.5020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1380   0.0000   0.2998 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0377   0.2040   0.5039 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2   5.7895   0.0000   0.5039 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5039 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)   5.7895            0.0000     0.5039 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_02_0)    0.0000     0.5039 f
  core/be/be_checker/dispatch_pkt_o[12] (net)           5.7895              0.0000     0.5039 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_02_0)            0.0000     0.5039 f
  core/be/dispatch_pkt[12] (net)                        5.7895              0.0000     0.5039 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_02_0)      0.0000     0.5039 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)        5.7895              0.0000     0.5039 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.5039 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)   5.7895           0.0000     0.5039 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0377   0.0000 &   0.5039 f
  data arrival time                                                                    0.5039

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0133     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.5039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1871


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1379   0.0000   0.3001 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0375   0.2039   0.5039 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   5.6924   0.0000   0.5039 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5039 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   5.6924            0.0000     0.5039 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_02_0)    0.0000     0.5039 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           5.6924              0.0000     0.5039 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_02_0)            0.0000     0.5039 f
  core/be/dispatch_pkt[15] (net)                        5.6924              0.0000     0.5039 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_02_0)      0.0000     0.5039 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        5.6924              0.0000     0.5039 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.5039 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   5.6924           0.0000     0.5039 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0375   0.0000 &   0.5040 f
  data arrival time                                                                    0.5040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  clock reconvergence pessimism                                            -0.0024     0.3035
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.3035 r
  library hold time                                                         0.0133     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.5040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2623     0.2623
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1368   0.0000   0.2623 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0370   0.2034   0.4657 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   5.4779   0.0000   0.4657 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4657 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   5.4779            0.0000     0.4657 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_02_0)    0.0000     0.4657 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           5.4779              0.0000     0.4657 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_02_0)            0.0000     0.4657 f
  core/be/dispatch_pkt[31] (net)                        5.4779              0.0000     0.4657 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_02_0)      0.0000     0.4657 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        5.4779              0.0000     0.4657 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.4657 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   5.4779           0.0000     0.4657 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0370   0.0000 &   0.4657 f
  data arrival time                                                                    0.4657

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2676     0.2676
  clock reconvergence pessimism                                            -0.0024     0.2652
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.2652 r
  library hold time                                                         0.0134     0.2785
  data required time                                                                   0.2785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2785
  data arrival time                                                                   -0.4657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1379   0.0000   0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0378   0.2041     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2   5.8196     0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.5048 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)    5.8196              0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)   5.8196           0.0000     0.5048 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0378   0.0000 &   0.5048 f
  data arrival time                                                                    0.5048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0024     0.3043
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.3043 r
  library hold time                                                         0.0133     0.3176
  data required time                                                                   0.3176
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3176
  data arrival time                                                                   -0.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1375   0.0000   0.2998 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0386   0.2047   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   6.1611   0.0000   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   6.1611            0.0000     0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_02_0)    0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           6.1611              0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_02_0)            0.0000     0.5045 f
  core/be/dispatch_pkt[23] (net)                        6.1611              0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_02_0)      0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        6.1611              0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   6.1611           0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0386  -0.0005 &   0.5040 f
  data arrival time                                                                    0.5040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0130     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1380   0.0000   0.2999 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0387   0.2048   0.5047 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   6.2099   0.0000   0.5047 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5047 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   6.2099            0.0000     0.5047 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_02_0)    0.0000     0.5047 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           6.2099              0.0000     0.5047 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_02_0)            0.0000     0.5047 f
  core/be/dispatch_pkt[10] (net)                        6.2099              0.0000     0.5047 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_02_0)      0.0000     0.5047 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        6.2099              0.0000     0.5047 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.5047 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   6.2099           0.0000     0.5047 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0387  -0.0006 &   0.5041 f
  data arrival time                                                                    0.5041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0130     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1874


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1559   0.0000    0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0375    0.2054     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   5.7164      0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.4891 f
  core/be/be_calculator/calc_status_o[12] (net)         5.7164              0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   5.7164            0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0375    0.0000 &   0.4891 f
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2894     0.2894
  clock reconvergence pessimism                                            -0.0024     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.2870 r
  library hold time                                                         0.0146     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2995     0.2995
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1375   0.0000   0.2995 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0387   0.2048   0.5043 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   6.2065   0.0000   0.5043 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5043 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   6.2065            0.0000     0.5043 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_02_0)    0.0000     0.5043 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           6.2065              0.0000     0.5043 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_02_0)            0.0000     0.5043 f
  core/be/dispatch_pkt[22] (net)                        6.2065              0.0000     0.5043 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_02_0)      0.0000     0.5043 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        6.2065              0.0000     0.5043 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.5043 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   6.2065           0.0000     0.5043 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0387   0.0000 &   0.5043 f
  data arrival time                                                                    0.5043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0130     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1375   0.0000   0.3002 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0381   0.2043   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   5.9639   0.0000   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   5.9639             0.0000     0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_02_0)     0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            5.9639              0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_02_0)             0.0000     0.5045 f
  core/be/dispatch_pkt[8] (net)                         5.9639              0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_02_0)       0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         5.9639              0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   5.9639            0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0381    0.0001 &   0.5046 f
  data arrival time                                                                    0.5046

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.3037 r
  library hold time                                                         0.0131     0.3169
  data required time                                                                   0.3169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3169
  data arrival time                                                                   -0.5046
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.1378   0.0000   0.3004 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0378   0.2041     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   5.8342     0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5046 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   5.8342    0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   5.8342           0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0378   0.0001 &   0.5047 f
  data arrival time                                                                    0.5047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0024     0.3038
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3038 r
  library hold time                                                         0.0132     0.3170
  data required time                                                                   0.3170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3170
  data arrival time                                                                   -0.5047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1375   0.0000   0.3000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0383   0.2045   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   6.0576   0.0000   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   6.0576             0.0000     0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_02_0)     0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            6.0576              0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_02_0)             0.0000     0.5045 f
  core/be/dispatch_pkt[9] (net)                         6.0576              0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_02_0)       0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         6.0576              0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   6.0576            0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0383    0.0001 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3062     0.3062
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.3037 r
  library hold time                                                         0.0131     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2365     0.2365
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.0665   0.0000   0.2365 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0377   0.1937   0.4302 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   5.7542   0.0000   0.4302 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4302 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   5.7542            0.0000     0.4302 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.4302 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           5.7542              0.0000     0.4302 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.4302 f
  core/be/dispatch_pkt[43] (net)                        5.7542              0.0000     0.4302 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.4302 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        5.7542              0.0000     0.4302 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.4302 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   5.7542           0.0000     0.4302 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0377   0.0001 &   0.4303 f
  data arrival time                                                                    0.4303

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  clock reconvergence pessimism                                            -0.0024     0.2384
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.2384 r
  library hold time                                                         0.0041     0.2425
  data required time                                                                   0.2425
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2425
  data arrival time                                                                   -0.4303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1877


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2335     0.2335
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0665   0.0000   0.2335 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0359   0.1733     0.4068 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.6500     0.0000     0.4068 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4068 r
  core/be/be_calculator/wb_pkt_o[42] (net)              3.6500              0.0000     0.4068 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4068 r
  core/be/wb_pkt[42] (net)                              3.6500              0.0000     0.4068 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0359    0.0000 &   0.4068 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0453    0.0769 @   0.4836 r
  core/be/n51 (net)                             5      31.0805              0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[42] (net)                31.0805              0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      31.0805              0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  31.0805     0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  31.0805   0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0327  -0.0075 @   0.4761 r d 
  data arrival time                                                                    0.4761

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2995     0.2995
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1375   0.0000   0.2995 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0389   0.2050   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   6.2956   0.0000   0.5045 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   6.2956            0.0000     0.5045 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_02_0)    0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           6.2956              0.0000     0.5045 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_02_0)            0.0000     0.5045 f
  core/be/dispatch_pkt[24] (net)                        6.2956              0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_02_0)      0.0000     0.5045 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        6.2956              0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   6.2956           0.0000     0.5045 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0389   0.0001 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0129     0.3166
  data required time                                                                   0.3166
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3166
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.1751   0.0000   0.2845 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)   0.0401   0.2092     0.4936 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)     3   6.8728     0.0000     0.4936 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (bsg_dff_width_p415_0)   0.0000     0.4936 f
  core/be/be_calculator/commit_pkt_o[45] (net)          6.8728              0.0000     0.4936 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (bsg_dff_width_p415_0)   0.0000     0.4936 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (net)   6.8728           0.0000     0.4936 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)   0.0401   0.0000 &   0.4937 f
  data arrival time                                                                    0.4937

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0024     0.2909
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)          0.0000     0.2909 r
  library hold time                                                         0.0149     0.3057
  data required time                                                                   0.3057
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3057
  data arrival time                                                                   -0.4937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1879


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2604     0.2604
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__36_/CLK (DFFX1)   0.1366   0.0000   0.2604 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__36_/Q (DFFX1)   0.0330   0.2001   0.4605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__36_ (net)     1   3.7566   0.0000   0.4605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U101/IN1 (AND2X1)   0.0330  -0.0006 &   0.4599 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U101/Q (AND2X1)    0.0326    0.0547     0.5146 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n146 (net)     1   4.6876    0.0000     0.5146 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__36_/D (DFFX1)   0.0326  -0.0024 &   0.5122 f
  data arrival time                                                                    0.5122

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__36_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0206     0.3242
  data required time                                                                   0.3242
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3242
  data arrival time                                                                   -0.5122
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3011     0.3011
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.2120   0.0000   0.3011 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0375   0.2102   0.5113 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   5.7785   0.0000   0.5113 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5113 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   5.7785            0.0000     0.5113 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_02_0)    0.0000     0.5113 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           5.7785              0.0000     0.5113 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_02_0)            0.0000     0.5113 f
  core/be/dispatch_pkt[32] (net)                        5.7785              0.0000     0.5113 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_02_0)      0.0000     0.5113 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        5.7785              0.0000     0.5113 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5113 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   5.7785           0.0000     0.5113 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0375   0.0001 &   0.5113 f
  data arrival time                                                                    0.5113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3071     0.3071
  clock reconvergence pessimism                                            -0.0024     0.3047
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3047 r
  library hold time                                                         0.0186     0.3233
  data required time                                                                   0.3233
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3233
  data arrival time                                                                   -0.5113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1880


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1375   0.0000   0.3000 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0387   0.2048   0.5049 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2   6.2353   0.0000   0.5049 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5049 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)   6.2353            0.0000     0.5049 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_02_0)    0.0000     0.5049 f
  core/be/be_checker/dispatch_pkt_o[29] (net)           6.2353              0.0000     0.5049 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_02_0)            0.0000     0.5049 f
  core/be/dispatch_pkt[29] (net)                        6.2353              0.0000     0.5049 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_02_0)      0.0000     0.5049 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)        6.2353              0.0000     0.5049 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.5049 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)   6.2353           0.0000     0.5049 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0387   0.0001 &   0.5049 f
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0024     0.3038
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.3038 r
  library hold time                                                         0.0130     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1881


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1375   0.0000   0.3009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0343   0.2012     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   4.3105     0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.5021 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   4.3105    0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   4.3105           0.0000     0.5021 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0343   0.0001 &   0.5022 f
  data arrival time                                                                    0.5022

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  clock reconvergence pessimism                                            -0.0024     0.2966
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.2966 r
  library hold time                                                         0.0173     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.5022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.1360   0.0000   0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0430   0.2080     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   8.0717     0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   8.0717   0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   8.0717           0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0430  -0.0008 &   0.5032 f
  data arrival time                                                                    0.5032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3054     0.3054
  clock reconvergence pessimism                                            -0.0024     0.3030
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3030 r
  library hold time                                                         0.0118     0.3148
  data required time                                                                   0.3148
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3148
  data arrival time                                                                   -0.5032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2623     0.2623
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.1368   0.0000   0.2623 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0382   0.2043   0.4666 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   5.9962   0.0000   0.4666 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4666 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   5.9962            0.0000     0.4666 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_02_0)    0.0000     0.4666 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           5.9962              0.0000     0.4666 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_02_0)            0.0000     0.4666 f
  core/be/dispatch_pkt[34] (net)                        5.9962              0.0000     0.4666 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_02_0)      0.0000     0.4666 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        5.9962              0.0000     0.4666 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.4666 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   5.9962           0.0000     0.4666 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0382   0.0000 &   0.4666 f
  data arrival time                                                                    0.4666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2674     0.2674
  clock reconvergence pessimism                                            -0.0024     0.2649
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.2649 r
  library hold time                                                         0.0131     0.2780
  data required time                                                                   0.2780
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2780
  data arrival time                                                                   -0.4666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2631     0.2631
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1320   0.0000   0.2631 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0381   0.2038   0.4670 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   5.9455   0.0000   0.4670 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4670 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   5.9455            0.0000     0.4670 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_02_0)    0.0000     0.4670 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           5.9455              0.0000     0.4670 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_02_0)            0.0000     0.4670 f
  core/be/dispatch_pkt[44] (net)                        5.9455              0.0000     0.4670 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_02_0)      0.0000     0.4670 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        5.9455              0.0000     0.4670 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.4670 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   5.9455           0.0000     0.4670 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0381   0.0000 &   0.4670 f
  data arrival time                                                                    0.4670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  clock reconvergence pessimism                                            -0.0024     0.2656
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.2656 r
  library hold time                                                         0.0127     0.2784
  data required time                                                                   0.2784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2784
  data arrival time                                                                   -0.4670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2335     0.2335
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0665   0.0000   0.2335 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0359   0.1733     0.4068 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.6500     0.0000     0.4068 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4068 r
  core/be/be_calculator/wb_pkt_o[42] (net)              3.6500              0.0000     0.4068 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4068 r
  core/be/wb_pkt[42] (net)                              3.6500              0.0000     0.4068 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0359    0.0000 &   0.4068 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0453    0.0769 @   0.4836 r
  core/be/n51 (net)                             5      31.0805              0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[42] (net)                31.0805              0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      31.0805              0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  31.0805     0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  31.0805   0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0327  -0.0059 @   0.4777 r d 
  data arrival time                                                                    0.4777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2631     0.2631
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1320   0.0000   0.2631 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0384   0.2040   0.4672 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   6.0577   0.0000   0.4672 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4672 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   6.0577            0.0000     0.4672 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_02_0)    0.0000     0.4672 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           6.0577              0.0000     0.4672 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_02_0)            0.0000     0.4672 f
  core/be/dispatch_pkt[39] (net)                        6.0577              0.0000     0.4672 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_02_0)      0.0000     0.4672 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        6.0577              0.0000     0.4672 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.4672 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   6.0577           0.0000     0.4672 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0384   0.0000 &   0.4672 f
  data arrival time                                                                    0.4672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2680     0.2680
  clock reconvergence pessimism                                            -0.0024     0.2656
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.2656 r
  library hold time                                                         0.0127     0.2783
  data required time                                                                   0.2783
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2783
  data arrival time                                                                   -0.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1889


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_172_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)   0.1360   0.0000    0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/Q (DFFX1)   0.0397    0.2055     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (net)     2   6.6621      0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_o[89] (bsg_dff_width_p415_0)    0.0000     0.5016 f
  core/be/be_calculator/calc_stage_r_1__pipe_mem_v_ (net)   6.6621          0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (bsg_dff_width_p415_0)   0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_i[172] (net)   6.6621           0.0000     0.5016 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/D (DFFX1)   0.0397   0.0000 &   0.5016 f
  data arrival time                                                                    0.5016

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3025     0.3025
  clock reconvergence pessimism                                            -0.0024     0.3000
  core/be/be_calculator/calc_stage_reg/data_r_reg_172_/CLK (DFFX1)          0.0000     0.3000 r
  library hold time                                                         0.0126     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.5016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1375   0.0000    0.3009 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0374    0.2038     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   5.6587      0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.5047 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   5.6587    0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   5.6587            0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0374   -0.0014 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2976 r
  library hold time                                                         0.0166     0.3141
  data required time                                                                   0.3141
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3141
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2958     0.2958
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.1360   0.0000     0.2958 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0400    0.2057     0.5015 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.7622       0.0000     0.5015 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5015 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.7622          0.0000     0.5015 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5015 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.7622            0.0000     0.5015 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0400    0.0001 &   0.5015 f
  data arrival time                                                                    0.5015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3021     0.3021
  clock reconvergence pessimism                                            -0.0024     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.2996 r
  library hold time                                                         0.0126     0.3122
  data required time                                                                   0.3122
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3122
  data arrival time                                                                   -0.5015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2358     0.2358
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.0665   0.0000   0.2358 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0408   0.1962   0.4320 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   7.0882   0.0000   0.4320 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4320 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   7.0882            0.0000     0.4320 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_02_0)    0.0000     0.4320 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           7.0882              0.0000     0.4320 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_02_0)            0.0000     0.4320 f
  core/be/dispatch_pkt[51] (net)                        7.0882              0.0000     0.4320 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_02_0)      0.0000     0.4320 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        7.0882              0.0000     0.4320 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.4320 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   7.0882           0.0000     0.4320 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0408  -0.0010 &   0.4310 f
  data arrival time                                                                    0.4310

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2405     0.2405
  clock reconvergence pessimism                                            -0.0024     0.2380
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.2380 r
  library hold time                                                         0.0037     0.2417
  data required time                                                                   0.2417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2417
  data arrival time                                                                   -0.4310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1760   0.0000   0.2987 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0303   0.2013   0.5000 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   2.6658   0.0000   0.5000 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.5000 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   2.6658      0.0000     0.5000 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.5000 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   2.6658   0.0000   0.5000 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0303   0.0000 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  clock reconvergence pessimism                                             0.0000     0.2934
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2934 r
  library hold time                                                         0.0171     0.3105
  data required time                                                                   0.3105
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3105
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1375   0.0000    0.3010 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0369    0.2033     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   5.4297      0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.5043 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   5.4297    0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   5.4297            0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0369    0.0001 &   0.5044 f
  data arrival time                                                                    0.5044

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.2975 r
  library hold time                                                         0.0167     0.3142
  data required time                                                                   0.3142
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3142
  data arrival time                                                                   -0.5044
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2337     0.2337
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0665   0.0000   0.2337 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0364   0.1736     0.4073 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.8144     0.0000     0.4073 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4073 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.8144              0.0000     0.4073 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4073 r
  core/be/wb_pkt[45] (net)                              3.8144              0.0000     0.4073 r
  core/be/icc_place76/INP (NBUFFX8)                               0.0364    0.0000 &   0.4073 r
  core/be/icc_place76/Z (NBUFFX8)                                 0.0445    0.0766 @   0.4840 r
  core/be/n82 (net)                             5      29.4769              0.0000     0.4840 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4840 r
  core/be/be_checker/wb_pkt_i[45] (net)                29.4769              0.0000     0.4840 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4840 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.4769              0.0000     0.4840 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4840 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.4769     0.0000     0.4840 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4840 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.4769   0.0000     0.4840 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0321  -0.0055 @   0.4785 r d 
  data arrival time                                                                    0.4785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3008     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1381   0.0000    0.3008 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0406    0.2064     0.5072 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2   7.0329      0.0000     0.5072 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.5072 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)    7.0329              0.0000     0.5072 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.5072 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)   7.0329           0.0000     0.5072 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0406   0.0001 &   0.5073 f
  data arrival time                                                                    0.5073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3043
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.3043 r
  library hold time                                                         0.0126     0.3169
  data required time                                                                   0.3169
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3169
  data arrival time                                                                   -0.5073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2604     0.2604
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__33_/CLK (DFFX1)   0.1366   0.0000   0.2604 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__33_/Q (DFFX1)   0.0305   0.1981   0.4585 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__33_ (net)     1   2.6974   0.0000   0.4585 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U107/IN1 (AND2X1)   0.0305   0.0000 &   0.4585 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U107/Q (AND2X1)    0.0346    0.0555     0.5140 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n134 (net)     1   5.3524    0.0000     0.5140 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__33_/D (DFFX1)   0.0346   0.0001 &   0.5141 f
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__33_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0202     0.3237
  data required time                                                                   0.3237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3237
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2596     0.2596
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_/CLK (DFFX1)   0.1366   0.0000   0.2596 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__8_/Q (DFFX1)   0.0327   0.1999   0.4595 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__8_ (net)     1   3.6537   0.0000   0.4595 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U161/IN1 (AND2X1)   0.0327  -0.0006 &   0.4590 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U161/Q (AND2X1)    0.0350    0.0564     0.5153 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n34 (net)     1   5.5130     0.0000     0.5153 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__8_/D (DFFX1)   0.0350  -0.0012 &   0.5141 f
  data arrival time                                                                    0.5141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__8_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0201     0.3237
  data required time                                                                   0.3237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3237
  data arrival time                                                                   -0.5141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2604     0.2604
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__17_/CLK (DFFX1)   0.1366   0.0000   0.2604 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__17_/Q (DFFX1)   0.0329   0.2001   0.4605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__17_ (net)     1   3.7375   0.0000   0.4605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U141/IN1 (AND2X1)   0.0329   0.0001 &   0.4605 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U141/Q (AND2X1)    0.0342    0.0558     0.5163 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n70 (net)     1   5.2111     0.0000     0.5163 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__17_/D (DFFX1)   0.0342  -0.0020 &   0.5143 f
  data arrival time                                                                    0.5143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__17_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0203     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2603     0.2603
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__34_/CLK (DFFX1)   0.1366   0.0000   0.2603 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__34_/Q (DFFX1)   0.0307   0.1982   0.4585 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__34_ (net)     1   2.7528   0.0000   0.4585 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U105/IN1 (AND2X1)   0.0307   0.0000 &   0.4585 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U105/Q (AND2X1)    0.0347    0.0556     0.5142 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n138 (net)     1   5.3945    0.0000     0.5142 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__34_/D (DFFX1)   0.0347   0.0001 &   0.5143 f
  data arrival time                                                                    0.5143

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__34_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0201     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1375   0.0000   0.2997 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0411   0.2068   0.5065 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2   7.2500   0.0000   0.5065 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5065 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)   7.2500            0.0000     0.5065 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_02_0)    0.0000     0.5065 f
  core/be/be_checker/dispatch_pkt_o[14] (net)           7.2500              0.0000     0.5065 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_02_0)            0.0000     0.5065 f
  core/be/dispatch_pkt[14] (net)                        7.2500              0.0000     0.5065 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_02_0)      0.0000     0.5065 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)        7.2500              0.0000     0.5065 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.5065 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)   7.2500           0.0000     0.5065 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0411   0.0001 &   0.5066 f
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  clock reconvergence pessimism                                            -0.0024     0.3035
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.3035 r
  library hold time                                                         0.0124     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1380   0.0000   0.2998 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0412   0.2069   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2   7.2939   0.0000   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)   7.2939            0.0000     0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_02_0)    0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[21] (net)           7.2939              0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_02_0)            0.0000     0.5067 f
  core/be/dispatch_pkt[21] (net)                        7.2939              0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_02_0)      0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)        7.2939              0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)   7.2939           0.0000     0.5067 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0412   0.0001 &   0.5067 f
  data arrival time                                                                    0.5067

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0124     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.5067
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)   0.1751   0.0000   0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/Q (DFFX1)   0.0411   0.2100     0.4946 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (net)     3   7.3047     0.0000     0.4946 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (bsg_dff_width_p415_0)   0.0000     0.4946 f
  core/be/be_calculator/commit_pkt_o[46] (net)          7.3047              0.0000     0.4946 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (bsg_dff_width_p415_0)   0.0000     0.4946 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (net)   7.3047           0.0000     0.4946 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/D (DFFX1)   0.0411  -0.0008 &   0.4938 f
  data arrival time                                                                    0.4938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2903     0.2903
  clock reconvergence pessimism                                            -0.0024     0.2879
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)          0.0000     0.2879 r
  library hold time                                                         0.0151     0.3030
  data required time                                                                   0.3030
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3030
  data arrival time                                                                   -0.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1828   0.0000   0.2929 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0405   0.2102   0.5030 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   7.0624   0.0000   0.5030 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5030 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   7.0624            0.0000     0.5030 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_02_0)    0.0000     0.5030 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           7.0624              0.0000     0.5030 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_02_0)            0.0000     0.5030 f
  core/be/dispatch_pkt[28] (net)                        7.0624              0.0000     0.5030 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_02_0)      0.0000     0.5030 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        7.0624              0.0000     0.5030 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.5030 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   7.0624           0.0000     0.5030 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0405   0.0001 &   0.5031 f
  data arrival time                                                                    0.5031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0158     0.3123
  data required time                                                                   0.3123
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3123
  data arrival time                                                                   -0.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1908


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1760   0.0000   0.2987 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0323   0.2030   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.5302   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.5302      0.0000     0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.5302   0.0000   0.5017 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0323   0.0000 &   0.5017 f
  data arrival time                                                                    0.5017

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                             0.0000     0.2942
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2942 r
  library hold time                                                         0.0166     0.3108
  data required time                                                                   0.3108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3108
  data arrival time                                                                   -0.5017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1380   0.0000    0.3002 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0418    0.2074     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   7.5708      0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.5076 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   7.5708    0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   7.5708           0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0418   0.0002 &   0.5078 f
  data arrival time                                                                    0.5078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.3046 r
  library hold time                                                         0.0122     0.3168
  data required time                                                                   0.3168
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3168
  data arrival time                                                                   -0.5078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1910


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.1360   0.0000   0.2948 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0425   0.2076   0.5025 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3   7.8561   0.0000   0.5025 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5025 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)   7.8561           0.0000     0.5025 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_02_0)   0.0000     0.5025 f
  core/be/be_checker/dispatch_pkt_o[232] (net)          7.8561              0.0000     0.5025 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_02_0)           0.0000     0.5025 f
  core/be/dispatch_pkt[228] (net)                       7.8561              0.0000     0.5025 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_02_0)     0.0000     0.5025 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)       7.8561              0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)   7.8561            0.0000     0.5025 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0425    0.0001 &   0.5026 f
  data arrival time                                                                    0.5026

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3020     0.3020
  clock reconvergence pessimism                                            -0.0024     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.2996 r
  library hold time                                                         0.0120     0.3115
  data required time                                                                   0.3115
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3115
  data arrival time                                                                   -0.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1911


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2337     0.2337
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0665   0.0000   0.2337 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0364   0.1736     0.4073 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.8144     0.0000     0.4073 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4073 r
  core/be/be_calculator/wb_pkt_o[45] (net)              3.8144              0.0000     0.4073 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4073 r
  core/be/wb_pkt[45] (net)                              3.8144              0.0000     0.4073 r
  core/be/icc_place76/INP (NBUFFX8)                               0.0364    0.0000 &   0.4073 r
  core/be/icc_place76/Z (NBUFFX8)                                 0.0445    0.0766 @   0.4840 r
  core/be/n82 (net)                             5      29.4769              0.0000     0.4840 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4840 r
  core/be/be_checker/wb_pkt_i[45] (net)                29.4769              0.0000     0.4840 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4840 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.4769              0.0000     0.4840 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4840 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.4769     0.0000     0.4840 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4840 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.4769   0.0000     0.4840 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0322  -0.0039 @   0.4800 r d 
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_259_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)   0.1560   0.0000   0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/Q (DFFX1)   0.0455   0.2114     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (net)     3   9.1984     0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_o[176] (bsg_dff_width_p415_0)   0.0000     0.4951 f
  core/be/be_calculator/calc_status_o[38] (net)         9.1984              0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (bsg_dff_width_p415_0)   0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_i[259] (net)   9.1984           0.0000     0.4951 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/D (DFFX1)   0.0455   0.0001 &   0.4951 f
  data arrival time                                                                    0.4951

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0024     0.2903
  core/be/be_calculator/calc_stage_reg/data_r_reg_259_/CLK (DFFX1)          0.0000     0.2903 r
  library hold time                                                         0.0136     0.3039
  data required time                                                                   0.3039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3039
  data arrival time                                                                   -0.4951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1380   0.0000   0.2998 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0418   0.2073   0.5072 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   7.5507   0.0000   0.5072 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5072 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   7.5507            0.0000     0.5072 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_02_0)    0.0000     0.5072 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           7.5507              0.0000     0.5072 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_02_0)            0.0000     0.5072 f
  core/be/dispatch_pkt[19] (net)                        7.5507              0.0000     0.5072 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_02_0)      0.0000     0.5072 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        7.5507              0.0000     0.5072 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.5072 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   7.5507           0.0000     0.5072 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0418   0.0001 &   0.5073 f
  data arrival time                                                                    0.5073

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                         0.0123     0.3159
  data required time                                                                   0.3159
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3159
  data arrival time                                                                   -0.5073
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1380   0.0000   0.3006 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0394   0.2054   0.5060 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   6.5235   0.0000   0.5060 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5060 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   6.5235             0.0000     0.5060 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_02_0)     0.0000     0.5060 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            6.5235              0.0000     0.5060 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_02_0)             0.0000     0.5060 f
  core/be/dispatch_pkt[7] (net)                         6.5235              0.0000     0.5060 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_02_0)       0.0000     0.5060 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         6.5235              0.0000     0.5060 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.5060 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   6.5235            0.0000     0.5060 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0394   -0.0019 &   0.5042 f
  data arrival time                                                                    0.5042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.2965 r
  library hold time                                                         0.0161     0.3126
  data required time                                                                   0.3126
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3126
  data arrival time                                                                   -0.5042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1916


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0665   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0363   0.1736     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.7972     0.0000     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.7972              0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4075 r
  core/be/wb_pkt[52] (net)                              3.7972              0.0000     0.4075 r
  core/be/icc_place87/INP (NBUFFX8)                               0.0363    0.0000 &   0.4076 r
  core/be/icc_place87/Z (NBUFFX8)                                 0.0431    0.0758 @   0.4834 r
  core/be/n93 (net)                             5      26.2532              0.0000     0.4834 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4834 r
  core/be/be_checker/wb_pkt_i[52] (net)                26.2532              0.0000     0.4834 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4834 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      26.2532              0.0000     0.4834 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4834 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  26.2532     0.0000     0.4834 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4834 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  26.2532   0.0000     0.4834 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0311  -0.0028 @   0.4806 r d 
  data arrival time                                                                    0.4806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0361   0.1734     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7073     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7073              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[53] (net)                              3.7073              0.0000     0.4085 r
  core/be/icc_place84/INP (NBUFFX8)                               0.0361    0.0000 &   0.4085 r
  core/be/icc_place84/Z (NBUFFX8)                                 0.0443    0.0760 @   0.4846 r
  core/be/n90 (net)                             5      27.8817              0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[53] (net)                27.8817              0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.8817              0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.8817     0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.8817   0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0320  -0.0038 @   0.4807 r d 
  data arrival time                                                                    0.4807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1684   0.0000   0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0415   0.2098     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3   7.4775     0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.4960 f
  core/be/be_calculator/commit_pkt_o[38] (net)          7.4775              0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)   7.4775           0.0000     0.4960 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0415   0.0000 &   0.4960 f
  data arrival time                                                                    0.4960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.2895 r
  library hold time                                                         0.0145     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4960
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.1375   0.0000   0.3001 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0423   0.2076     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   7.7506     0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5077 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   7.7506   0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   7.7506           0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0423   0.0002 &   0.5079 f
  data arrival time                                                                    0.5079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0024     0.3038
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3038 r
  library hold time                                                         0.0121     0.3160
  data required time                                                                   0.3160
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3160
  data arrival time                                                                   -0.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.1380   0.0000   0.2999 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0436   0.2086     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   8.3397     0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5085 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   8.3397   0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   8.3397           0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0436  -0.0049 &   0.5036 f
  data arrival time                                                                    0.5036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2990     0.2990
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0151     0.3116
  data required time                                                                   0.3116
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3116
  data arrival time                                                                   -0.5036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0361   0.1734     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.7073     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[53] (net)              3.7073              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[53] (net)                              3.7073              0.0000     0.4085 r
  core/be/icc_place84/INP (NBUFFX8)                               0.0361    0.0000 &   0.4085 r
  core/be/icc_place84/Z (NBUFFX8)                                 0.0443    0.0760 @   0.4846 r
  core/be/n90 (net)                             5      27.8817              0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4846 r
  core/be/be_checker/wb_pkt_i[53] (net)                27.8817              0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4846 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.8817              0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.8817     0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.8817   0.0000     0.4846 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0320  -0.0044 @   0.4802 r d 
  data arrival time                                                                    0.4802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0665   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0373   0.1742     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.1339     0.0000     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.1339              0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4084 r
  core/be/wb_pkt[48] (net)                              4.1339              0.0000     0.4084 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0373    0.0000 &   0.4084 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0450    0.0766 @   0.4850 r
  core/be/n54 (net)                             5      29.1910              0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[48] (net)                29.1910              0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      29.1910              0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  29.1910     0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  29.1910   0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0325  -0.0042 @   0.4808 r d 
  data arrival time                                                                    0.4808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0665   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0363   0.1736     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.7972     0.0000     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[52] (net)              3.7972              0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4075 r
  core/be/wb_pkt[52] (net)                              3.7972              0.0000     0.4075 r
  core/be/icc_place87/INP (NBUFFX8)                               0.0363    0.0000 &   0.4076 r
  core/be/icc_place87/Z (NBUFFX8)                                 0.0431    0.0758 @   0.4834 r
  core/be/n93 (net)                             5      26.2532              0.0000     0.4834 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4834 r
  core/be/be_checker/wb_pkt_i[52] (net)                26.2532              0.0000     0.4834 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4834 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      26.2532              0.0000     0.4834 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4834 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  26.2532     0.0000     0.4834 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4834 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  26.2532   0.0000     0.4834 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0311  -0.0031 @   0.4802 r d 
  data arrival time                                                                    0.4802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0665   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0373   0.1742     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.1339     0.0000     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.1339              0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4084 r
  core/be/wb_pkt[48] (net)                              4.1339              0.0000     0.4084 r
  core/be/icc_place48/INP (NBUFFX8)                               0.0373    0.0000 &   0.4084 r
  core/be/icc_place48/Z (NBUFFX8)                                 0.0450    0.0766 @   0.4850 r
  core/be/n54 (net)                             5      29.1910              0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4850 r
  core/be/be_checker/wb_pkt_i[48] (net)                29.1910              0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4850 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      29.1910              0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  29.1910     0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  29.1910   0.0000     0.4850 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0326  -0.0048 @   0.4803 r d 
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0380   0.1747     0.4090 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.3929     0.0000     0.4090 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4090 r
  core/be/be_calculator/wb_pkt_o[50] (net)              4.3929              0.0000     0.4090 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4090 r
  core/be/wb_pkt[50] (net)                              4.3929              0.0000     0.4090 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0380   -0.0033 &   0.4057 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0431    0.0764 @   0.4821 r
  core/be/n64 (net)                             5      26.6356              0.0000     0.4821 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4821 r
  core/be/be_checker/wb_pkt_i[50] (net)                26.6356              0.0000     0.4821 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4821 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      26.6356              0.0000     0.4821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  26.6356     0.0000     0.4821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  26.6356   0.0000     0.4821 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0311  -0.0012 @   0.4809 r d 
  data arrival time                                                                    0.4809

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4809
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1684   0.0000    0.2870 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0330    0.1837     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.6020      0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.4707 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.6020              0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.6020           0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0330   0.0000 &   0.4707 r
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                             0.0000     0.3039
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3039 r
  library hold time                                                        -0.0253     0.2786
  data required time                                                                   0.2786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2786
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0353   0.1729     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.4315     0.0000     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.4315              0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4074 r
  core/be/wb_pkt[59] (net)                              3.4315              0.0000     0.4074 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0353    0.0000 &   0.4074 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0458    0.0763 @   0.4837 r
  core/be/n72 (net)                             5      30.1323              0.0000     0.4837 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4837 r
  core/be/be_checker/wb_pkt_i[59] (net)                30.1323              0.0000     0.4837 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4837 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      30.1323              0.0000     0.4837 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4837 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  30.1323     0.0000     0.4837 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4837 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  30.1323   0.0000     0.4837 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0332  -0.0027 @   0.4810 r d 
  data arrival time                                                                    0.4810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1379   0.0000   0.3006 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0387   0.2048   0.5055 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   6.2163   0.0000   0.5055 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5055 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   6.2163             0.0000     0.5055 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_02_0)     0.0000     0.5055 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            6.2163              0.0000     0.5055 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_02_0)             0.0000     0.5055 f
  core/be/dispatch_pkt[5] (net)                         6.2163              0.0000     0.5055 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_02_0)       0.0000     0.5055 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         6.2163              0.0000     0.5055 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.5055 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   6.2163            0.0000     0.5055 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0387   -0.0007 &   0.5048 f
  data arrival time                                                                    0.5048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2964
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.2964 r
  library hold time                                                         0.0162     0.3127
  data required time                                                                   0.3127
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3127
  data arrival time                                                                   -0.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1921


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2345     0.2345
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0665   0.0000   0.2345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0366   0.1738     0.4083 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8946     0.0000     0.4083 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4083 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8946              0.0000     0.4083 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4083 r
  core/be/wb_pkt[49] (net)                              3.8946              0.0000     0.4083 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0366    0.0000 &   0.4083 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0444    0.0762 @   0.4845 r
  core/be/n42 (net)                             5      28.0555              0.0000     0.4845 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4845 r
  core/be/be_checker/wb_pkt_i[49] (net)                28.0555              0.0000     0.4845 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4845 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.0555              0.0000     0.4845 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4845 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.0555     0.0000     0.4845 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4845 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.0555   0.0000     0.4845 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0321  -0.0034 @   0.4811 r d 
  data arrival time                                                                    0.4811

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0353   0.1729     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.4315     0.0000     0.4074 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.4315              0.0000     0.4074 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4074 r
  core/be/wb_pkt[59] (net)                              3.4315              0.0000     0.4074 r
  core/be/icc_place66/INP (NBUFFX8)                               0.0353    0.0000 &   0.4074 r
  core/be/icc_place66/Z (NBUFFX8)                                 0.0458    0.0763 @   0.4837 r
  core/be/n72 (net)                             5      30.1323              0.0000     0.4837 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4837 r
  core/be/be_checker/wb_pkt_i[59] (net)                30.1323              0.0000     0.4837 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4837 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      30.1323              0.0000     0.4837 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4837 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  30.1323     0.0000     0.4837 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4837 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  30.1323   0.0000     0.4837 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0332  -0.0032 @   0.4805 r d 
  data arrival time                                                                    0.4805

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1760   0.0000   0.2987 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0339   0.2042   0.5030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   4.2060   0.0000   0.5030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.5030 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   4.2060      0.0000     0.5030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.5030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   4.2060   0.0000   0.5030 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0339  -0.0005 &   0.5024 f
  data arrival time                                                                    0.5024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  clock reconvergence pessimism                                             0.0000     0.2939
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.2939 r
  library hold time                                                         0.0162     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.5024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0380   0.1747     0.4090 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.3929     0.0000     0.4090 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4090 r
  core/be/be_calculator/wb_pkt_o[50] (net)              4.3929              0.0000     0.4090 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4090 r
  core/be/wb_pkt[50] (net)                              4.3929              0.0000     0.4090 r
  core/be/icc_place58/INP (NBUFFX8)                               0.0380   -0.0033 &   0.4057 r
  core/be/icc_place58/Z (NBUFFX8)                                 0.0431    0.0764 @   0.4821 r
  core/be/n64 (net)                             5      26.6356              0.0000     0.4821 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4821 r
  core/be/be_checker/wb_pkt_i[50] (net)                26.6356              0.0000     0.4821 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4821 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      26.6356              0.0000     0.4821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4821 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  26.6356     0.0000     0.4821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4821 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  26.6356   0.0000     0.4821 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0312  -0.0015 @   0.4806 r d 
  data arrival time                                                                    0.4806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1924


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2345     0.2345
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0665   0.0000   0.2345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0366   0.1738     0.4083 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8946     0.0000     0.4083 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4083 r
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8946              0.0000     0.4083 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4083 r
  core/be/wb_pkt[49] (net)                              3.8946              0.0000     0.4083 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0366    0.0000 &   0.4083 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0444    0.0762 @   0.4845 r
  core/be/n42 (net)                             5      28.0555              0.0000     0.4845 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4845 r
  core/be/be_checker/wb_pkt_i[49] (net)                28.0555              0.0000     0.4845 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4845 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      28.0555              0.0000     0.4845 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4845 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  28.0555     0.0000     0.4845 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4845 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  28.0555   0.0000     0.4845 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0321  -0.0038 @   0.4807 r d 
  data arrival time                                                                    0.4807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2865     0.2865
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1684   0.0000   0.2865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0458   0.2126     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4   9.3533     0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.4991 f
  core/be/be_calculator/commit_pkt_o[75] (net)          9.3533              0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)   9.3533           0.0000     0.4991 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0458   0.0000 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                            -0.0010     0.2932
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.2932 r
  library hold time                                                         0.0135     0.3066
  data required time                                                                   0.3066
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3066
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0355   0.1730     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.5055     0.0000     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.5055              0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4066 r
  core/be/wb_pkt[40] (net)                              3.5055              0.0000     0.4066 r
  core/be/icc_place41/INP (NBUFFX8)                               0.0355    0.0000 &   0.4066 r
  core/be/icc_place41/Z (NBUFFX8)                                 0.0446    0.0768 @   0.4835 r
  core/be/n47 (net)                             5      30.7194              0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[40] (net)                30.7194              0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.7194              0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.7194     0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.7194   0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0322  -0.0020 @   0.4815 r d 
  data arrival time                                                                    0.4815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2866     0.2866
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)   0.1751   0.0000   0.2866 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/Q (DFFX1)   0.0447   0.2125     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (net)     3   8.9101     0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_o[143] (bsg_dff_width_p415_0)   0.0000     0.4992 f
  core/be/be_calculator/commit_pkt_o[48] (net)          8.9101              0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (bsg_dff_width_p415_0)   0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_i[226] (net)   8.9101           0.0000     0.4992 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/D (DFFX1)   0.0447  -0.0022 &   0.4970 f
  data arrival time                                                                    0.4970

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0024     0.2898
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                         0.0143     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.4970
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1928


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3003     0.3003
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1380   0.0000    0.3003 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0448    0.2094     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   8.8965      0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.5097 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   8.8965    0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   8.8965            0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0448   -0.0007 &   0.5090 f
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.3046 r
  library hold time                                                         0.0115     0.3161
  data required time                                                                   0.3161
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3161
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0355   0.1730     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.5055     0.0000     0.4066 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.5055              0.0000     0.4066 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4066 r
  core/be/wb_pkt[40] (net)                              3.5055              0.0000     0.4066 r
  core/be/icc_place41/INP (NBUFFX8)                               0.0355    0.0000 &   0.4066 r
  core/be/icc_place41/Z (NBUFFX8)                                 0.0446    0.0768 @   0.4835 r
  core/be/n47 (net)                             5      30.7194              0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4835 r
  core/be/be_checker/wb_pkt_i[40] (net)                30.7194              0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4835 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.7194              0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.7194     0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.7194   0.0000     0.4835 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0322  -0.0021 @   0.4813 r d 
  data arrival time                                                                    0.4813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)   0.1684   0.0000   0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/Q (DFFX1)   0.0429   0.2107     0.4982 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (net)     3   8.0920     0.0000     0.4982 f
  core/be/be_calculator/calc_stage_reg/data_o[135] (bsg_dff_width_p415_0)   0.0000     0.4982 f
  core/be/be_calculator/commit_pkt_o[40] (net)          8.0920              0.0000     0.4982 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (bsg_dff_width_p415_0)   0.0000     0.4982 f
  core/be/be_calculator/calc_stage_reg/data_i[218] (net)   8.0920           0.0000     0.4982 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/D (DFFX1)   0.0429   0.0000 &   0.4982 f
  data arrival time                                                                    0.4982

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0142     0.3050
  data required time                                                                   0.3050
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3050
  data arrival time                                                                   -0.4982
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2605     0.2605
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/CLK (DFFX1)   0.1366   0.0000   0.2605 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__13_/Q (DFFX1)   0.0356   0.2022   0.4627 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__13_ (net)     1   4.8782   0.0000   0.4627 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/IN1 (AND2X1)   0.0356  -0.0011 &   0.4616 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U150/Q (AND2X1)    0.0331    0.0555     0.5172 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n54 (net)     1   4.7985     0.0000     0.5172 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/D (DFFX1)   0.0331  -0.0009 &   0.5163 f
  data arrival time                                                                    0.5163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  clock reconvergence pessimism                                            -0.0024     0.3026
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__13_/CLK (DFFX1)   0.0000   0.3026 r
  library hold time                                                         0.0204     0.3230
  data required time                                                                   0.3230
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3230
  data arrival time                                                                   -0.5163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2611     0.2611
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__25_/CLK (DFFX1)   0.1367   0.0000   0.2611 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__25_/Q (DFFX1)   0.0348   0.2016   0.4627 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__25_ (net)     1   4.5468   0.0000   0.4627 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U124/IN1 (AND2X1)   0.0348  -0.0008 &   0.4619 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U124/Q (AND2X1)    0.0344    0.0563     0.5182 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n102 (net)     1   5.2491    0.0000     0.5182 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__25_/D (DFFX1)   0.0344  -0.0010 &   0.5172 f
  data arrival time                                                                    0.5172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__25_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0202     0.3238
  data required time                                                                   0.3238
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3238
  data arrival time                                                                   -0.5172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1934


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_324_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.1751   0.0000   0.2874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0496   0.2159     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (net)     4  11.0813     0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_o[241] (bsg_dff_width_p415_0)   0.0000     0.5033 f
  core/be/be_calculator/commit_pkt_o[102] (net)        11.0813              0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (bsg_dff_width_p415_0)   0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_i[324] (net)  11.0813           0.0000     0.5033 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/D (DFFX1)   0.0496   0.0001 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  clock reconvergence pessimism                                            -0.0024     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_324_/CLK (DFFX1)          0.0000     0.2961 r
  library hold time                                                         0.0137     0.3098
  data required time                                                                   0.3098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3098
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_189_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0326   0.1895     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[125] (net)     1   3.5478     0.0000     0.4238 f
  core/be/be_calculator/comp_stage_reg/data_o[125] (bsg_dff_width_p320_0)   0.0000     0.4238 f
  core/be/be_calculator/comp_stage_r_1__61_ (net)       3.5478              0.0000     0.4238 f
  core/be/be_calculator/comp_stage_mux/data0_i[189] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4238 f
  core/be/be_calculator/comp_stage_mux/data0_i[189] (net)   3.5478          0.0000     0.4238 f
  core/be/be_calculator/comp_stage_mux/U62/INP (NBUFFX2)          0.0326   -0.0025 &   0.4214 f
  core/be/be_calculator/comp_stage_mux/U62/Z (NBUFFX2)            0.0287    0.0516     0.4730 f
  core/be/be_calculator/comp_stage_mux/data_o[189] (net)     3   8.8529     0.0000     0.4730 f
  core/be/be_calculator/comp_stage_mux/data_o[189] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4730 f
  core/be/be_calculator/comp_stage_n[125] (net)         8.8529              0.0000     0.4730 f
  core/be/be_calculator/comp_stage_reg/data_i[189] (bsg_dff_width_p320_0)   0.0000     0.4730 f
  core/be/be_calculator/comp_stage_reg/data_i[189] (net)   8.8529           0.0000     0.4730 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_189_/D (DFFX1)   0.0287   0.0001 &   0.4731 f
  data arrival time                                                                    0.4731

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  clock reconvergence pessimism                                            -0.0024     0.2644
  core/be/be_calculator/comp_stage_reg/data_r_reg_189_/CLK (DFFX1)          0.0000     0.2644 r
  library hold time                                                         0.0150     0.2794
  data required time                                                                   0.2794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2794
  data arrival time                                                                   -0.4731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1375   0.0000   0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0474   0.2112     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1  10.0643     0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.5118 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)  10.0643    0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)  10.0643           0.0000     0.5118 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0474  -0.0028 &   0.5090 f
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                         0.0109     0.3153
  data required time                                                                   0.3153
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3153
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1937


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2604     0.2604
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_/CLK (DFFX1)   0.1366   0.0000   0.2604 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__6_/Q (DFFX1)   0.0304   0.1980   0.4583 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__6_ (net)     1   2.6350   0.0000   0.4583 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U165/IN1 (AND2X1)   0.0304  -0.0009 &   0.4574 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U165/Q (AND2X1)    0.0411    0.0601     0.5175 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n26 (net)     1   7.6092     0.0000     0.5175 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_/D (DFFX1)   0.0411  -0.0025 &   0.5150 f
  data arrival time                                                                    0.5150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  clock reconvergence pessimism                                            -0.0024     0.3026
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__6_/CLK (DFFX1)   0.0000   0.3026 r
  library hold time                                                         0.0186     0.3212
  data required time                                                                   0.3212
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3212
  data arrival time                                                                   -0.5150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.1360   0.0000   0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0451   0.2094     0.5055 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   9.0008     0.0000     0.5055 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5055 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   9.0008             0.0000     0.5055 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5055 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   9.0008           0.0000     0.5055 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0451  -0.0005 &   0.5049 f
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3022     0.3022
  clock reconvergence pessimism                                            -0.0024     0.2997
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.2997 r
  library hold time                                                         0.0113     0.3111
  data required time                                                                   0.3111
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3111
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2996     0.2996
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1375   0.0000   0.2996 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0448   0.2094   0.5090 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2   8.8958   0.0000   0.5090 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5090 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)   8.8958            0.0000     0.5090 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_02_0)    0.0000     0.5090 f
  core/be/be_checker/dispatch_pkt_o[11] (net)           8.8958              0.0000     0.5090 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_02_0)            0.0000     0.5090 f
  core/be/dispatch_pkt[11] (net)                        8.8958              0.0000     0.5090 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_02_0)      0.0000     0.5090 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)        8.8958              0.0000     0.5090 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.5090 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)   8.8958           0.0000     0.5090 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0448   0.0001 &   0.5091 f
  data arrival time                                                                    0.5091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                         0.0115     0.3152
  data required time                                                                   0.3152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3152
  data arrival time                                                                   -0.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2602     0.2602
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__31_/CLK (DFFX1)   0.1366   0.0000   0.2602 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__31_/Q (DFFX1)   0.0336   0.2006   0.4608 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__31_ (net)     1   4.0222   0.0000   0.4608 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U111/IN1 (AND2X1)   0.0336   0.0001 &   0.4609 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U111/Q (AND2X1)    0.0361    0.0572     0.5181 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n126 (net)     1   5.8497    0.0000     0.5181 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__31_/D (DFFX1)   0.0361  -0.0005 &   0.5176 f
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__31_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0198     0.3235
  data required time                                                                   0.3235
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3235
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1941


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1379   0.0000   0.3002 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0420   0.2075   0.5077 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2   7.6539   0.0000   0.5077 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5077 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)   7.6539             0.0000     0.5077 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_02_0)     0.0000     0.5077 f
  core/be/be_checker/dispatch_pkt_o[4] (net)            7.6539              0.0000     0.5077 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_02_0)             0.0000     0.5077 f
  core/be/dispatch_pkt[4] (net)                         7.6539              0.0000     0.5077 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_02_0)       0.0000     0.5077 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)         7.6539              0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)   7.6539            0.0000     0.5077 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0420   -0.0013 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.2965 r
  library hold time                                                         0.0155     0.3120
  data required time                                                                   0.3120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3120
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0370   0.1740     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.0371     0.0000     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[58] (net)              4.0371              0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4084 r
  core/be/wb_pkt[58] (net)                              4.0371              0.0000     0.4084 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0370    0.0000 &   0.4085 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0479    0.0774 @   0.4858 r
  core/be/n66 (net)                             5      33.6119              0.0000     0.4858 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4858 r
  core/be/be_checker/wb_pkt_i[58] (net)                33.6119              0.0000     0.4858 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4858 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.6119              0.0000     0.4858 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4858 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.6119     0.0000     0.4858 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4858 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.6119   0.0000     0.4858 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0348  -0.0025 @   0.4833 r d 
  data arrival time                                                                    0.4833

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4833
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1379   0.0000   0.3006 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0423   0.2077   0.5083 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2   7.7719   0.0000   0.5083 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5083 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)   7.7719            0.0000     0.5083 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_02_0)    0.0000     0.5083 f
  core/be/be_checker/dispatch_pkt_o[30] (net)           7.7719              0.0000     0.5083 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_02_0)            0.0000     0.5083 f
  core/be/dispatch_pkt[30] (net)                        7.7719              0.0000     0.5083 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_02_0)      0.0000     0.5083 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)        7.7719              0.0000     0.5083 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.5083 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)   7.7719           0.0000     0.5083 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0423  -0.0018 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0154     0.3119
  data required time                                                                   0.3119
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3119
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0665   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0377   0.1744     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   4.2686     0.0000     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[41] (net)              4.2686              0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4082 r
  core/be/wb_pkt[41] (net)                              4.2686              0.0000     0.4082 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0377    0.0000 &   0.4082 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0467    0.0785 @   0.4867 r
  core/be/n77 (net)                             5      35.5617              0.0000     0.4867 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4867 r
  core/be/be_checker/wb_pkt_i[41] (net)                35.5617              0.0000     0.4867 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4867 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      35.5617              0.0000     0.4867 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4867 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  35.5617     0.0000     0.4867 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4867 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  35.5617   0.0000     0.4867 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0337  -0.0038 @   0.4829 r d 
  data arrival time                                                                    0.4829

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4829
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1684   0.0000   0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0457   0.2126     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3   9.3391     0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/commit_pkt_o[44] (net)          9.3391              0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)   9.3391           0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0457   0.0001 &   0.4989 f
  data arrival time                                                                    0.4989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  clock reconvergence pessimism                                            -0.0024     0.2907
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.2907 r
  library hold time                                                         0.0136     0.3043
  data required time                                                                   0.3043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3043
  data arrival time                                                                   -0.4989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0361   0.1734     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7240     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7240              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[60] (net)                              3.7240              0.0000     0.4085 r
  core/be/icc_place79/INP (NBUFFX8)                               0.0361    0.0000 &   0.4085 r
  core/be/icc_place79/Z (NBUFFX8)                                 0.0454    0.0766 @   0.4851 r
  core/be/n85 (net)                             5      30.3048              0.0000     0.4851 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4851 r
  core/be/be_checker/wb_pkt_i[60] (net)                30.3048              0.0000     0.4851 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4851 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      30.3048              0.0000     0.4851 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4851 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  30.3048     0.0000     0.4851 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4851 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  30.3048   0.0000     0.4851 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0329  -0.0016 @   0.4836 r d 
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0361   0.1734     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.7240     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.7240              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[60] (net)                              3.7240              0.0000     0.4085 r
  core/be/icc_place79/INP (NBUFFX8)                               0.0361    0.0000 &   0.4085 r
  core/be/icc_place79/Z (NBUFFX8)                                 0.0454    0.0766 @   0.4851 r
  core/be/n85 (net)                             5      30.3048              0.0000     0.4851 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4851 r
  core/be/be_checker/wb_pkt_i[60] (net)                30.3048              0.0000     0.4851 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4851 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      30.3048              0.0000     0.4851 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4851 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  30.3048     0.0000     0.4851 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4851 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  30.3048   0.0000     0.4851 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0329  -0.0022 @   0.4830 r d 
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0370   0.1740     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   4.0371     0.0000     0.4084 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[58] (net)              4.0371              0.0000     0.4084 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4084 r
  core/be/wb_pkt[58] (net)                              4.0371              0.0000     0.4084 r
  core/be/icc_place60/INP (NBUFFX8)                               0.0370    0.0000 &   0.4085 r
  core/be/icc_place60/Z (NBUFFX8)                                 0.0479    0.0774 @   0.4858 r
  core/be/n66 (net)                             5      33.6119              0.0000     0.4858 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4858 r
  core/be/be_checker/wb_pkt_i[58] (net)                33.6119              0.0000     0.4858 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4858 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.6119              0.0000     0.4858 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4858 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.6119     0.0000     0.4858 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4858 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.6119   0.0000     0.4858 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0348  -0.0028 @   0.4831 r d 
  data arrival time                                                                    0.4831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4831
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0361   0.1734     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.7168     0.0000     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.7168              0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4078 r
  core/be/wb_pkt[56] (net)                              3.7168              0.0000     0.4078 r
  core/be/icc_place69/INP (NBUFFX8)                               0.0361    0.0000 &   0.4078 r
  core/be/icc_place69/Z (NBUFFX8)                                 0.0433    0.0758 @   0.4836 r
  core/be/n75 (net)                             5      26.6091              0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[56] (net)                26.6091              0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      26.6091              0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  26.6091     0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  26.6091   0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0312   0.0001 @   0.4837 r d 
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0665   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0377   0.1744     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   4.2686     0.0000     0.4082 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[41] (net)              4.2686              0.0000     0.4082 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4082 r
  core/be/wb_pkt[41] (net)                              4.2686              0.0000     0.4082 r
  core/be/icc_place71/INP (NBUFFX8)                               0.0377    0.0000 &   0.4082 r
  core/be/icc_place71/Z (NBUFFX8)                                 0.0467    0.0785 @   0.4867 r
  core/be/n77 (net)                             5      35.5617              0.0000     0.4867 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4867 r
  core/be/be_checker/wb_pkt_i[41] (net)                35.5617              0.0000     0.4867 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4867 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      35.5617              0.0000     0.4867 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4867 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  35.5617     0.0000     0.4867 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4867 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  35.5617   0.0000     0.4867 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0337  -0.0029 @   0.4837 r d 
  data arrival time                                                                    0.4837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4837
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1949


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/CLK (DFFX1)   0.1360   0.0000   0.2947 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_77_/Q (DFFX1)   0.0465   0.2104   0.5050 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (net)     3   9.6322   0.0000   0.5050 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[77] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5050 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (net)   9.6322           0.0000     0.5050 f
  core/be/be_checker/scheduler/dispatch_pkt_o[229] (bp_be_scheduler_02_0)   0.0000     0.5050 f
  core/be/be_checker/dispatch_pkt_o[229] (net)          9.6322              0.0000     0.5050 f
  core/be/be_checker/dispatch_pkt_o[229] (bp_be_checker_top_02_0)           0.0000     0.5050 f
  core/be/dispatch_pkt[225] (net)                       9.6322              0.0000     0.5050 f
  core/be/be_calculator/dispatch_pkt_i[229] (bp_be_calculator_top_02_0)     0.0000     0.5050 f
  core/be/be_calculator/dispatch_pkt_i[229] (net)       9.6322              0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (bsg_dff_width_p415_0)    0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_i[19] (net)   9.6322            0.0000     0.5050 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/D (DFFX1)   0.0465    0.0001 &   0.5052 f
  data arrival time                                                                    0.5052

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3015     0.3015
  clock reconvergence pessimism                                            -0.0024     0.2991
  core/be/be_calculator/calc_stage_reg/data_r_reg_19_/CLK (DFFX1)           0.0000     0.2991 r
  library hold time                                                         0.0110     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.5052
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0361   0.1734     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.7168     0.0000     0.4078 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[56] (net)              3.7168              0.0000     0.4078 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4078 r
  core/be/wb_pkt[56] (net)                              3.7168              0.0000     0.4078 r
  core/be/icc_place69/INP (NBUFFX8)                               0.0361    0.0000 &   0.4078 r
  core/be/icc_place69/Z (NBUFFX8)                                 0.0433    0.0758 @   0.4836 r
  core/be/n75 (net)                             5      26.6091              0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4836 r
  core/be/be_checker/wb_pkt_i[56] (net)                26.6091              0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4836 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      26.6091              0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  26.6091     0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  26.6091   0.0000     0.4836 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0312  -0.0002 @   0.4835 r d 
  data arrival time                                                                    0.4835

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0361   0.1734     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.7081     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.7081              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[46] (net)                              3.7081              0.0000     0.4085 r
  core/be/icc_place37/INP (NBUFFX8)                               0.0361    0.0000 &   0.4085 r
  core/be/icc_place37/Z (NBUFFX8)                                 0.0441    0.0763 @   0.4848 r
  core/be/n43 (net)                             5      28.4321              0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (net)                28.4321              0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.4321              0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.4321     0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.4321   0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0319  -0.0004 @   0.4844 r d 
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0361   0.1734     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.7081     0.0000     0.4085 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[46] (net)              3.7081              0.0000     0.4085 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4085 r
  core/be/wb_pkt[46] (net)                              3.7081              0.0000     0.4085 r
  core/be/icc_place37/INP (NBUFFX8)                               0.0361    0.0000 &   0.4085 r
  core/be/icc_place37/Z (NBUFFX8)                                 0.0441    0.0763 @   0.4848 r
  core/be/n43 (net)                             5      28.4321              0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4848 r
  core/be/be_checker/wb_pkt_i[46] (net)                28.4321              0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4848 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.4321              0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.4321     0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.4321   0.0000     0.4848 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0319  -0.0010 @   0.4839 r d 
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.1380   0.0000    0.3002 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0450    0.2095     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   8.9833      0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5098 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   8.9833    0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   8.9833           0.0000     0.5098 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0450  -0.0016 &   0.5082 f
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3002     0.3002
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                         0.0148     0.3125
  data required time                                                                   0.3125
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3125
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0374   0.1743     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.1877     0.0000     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[47] (net)              4.1877              0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4079 r
  core/be/wb_pkt[47] (net)                              4.1877              0.0000     0.4079 r
  core/be/icc_place118/INP (NBUFFX8)                              0.0374    0.0000 &   0.4080 r
  core/be/icc_place118/Z (NBUFFX8)                                0.0432    0.0761 @   0.4841 r
  core/be/n157 (net)                            5      26.3961              0.0000     0.4841 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4841 r
  core/be/be_checker/wb_pkt_i[47] (net)                26.3961              0.0000     0.4841 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4841 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.3961              0.0000     0.4841 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4841 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.3961     0.0000     0.4841 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4841 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.3961   0.0000     0.4841 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0312   0.0005 @   0.4846 r d 
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0356   0.1731     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.5315     0.0000     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[55] (net)              3.5315              0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4075 r
  core/be/wb_pkt[55] (net)                              3.5315              0.0000     0.4075 r
  core/be/icc_place70/INP (NBUFFX8)                               0.0356    0.0000 &   0.4075 r
  core/be/icc_place70/Z (NBUFFX8)                                 0.0447    0.0757 @   0.4832 r
  core/be/n76 (net)                             5      27.5937              0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[55] (net)                27.5937              0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.5937              0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.5937     0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.5937   0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0323   0.0015 @   0.4847 r d 
  data arrival time                                                                    0.4847

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4847
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)   0.1751   0.0000   0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/Q (DFFX1)   0.0432   0.2115     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (net)     3   8.2333     0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_o[138] (bsg_dff_width_p415_0)   0.0000     0.4984 f
  core/be/be_calculator/commit_pkt_o[43] (net)          8.2333              0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (bsg_dff_width_p415_0)   0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_i[221] (net)   8.2333           0.0000     0.4984 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/D (DFFX1)   0.0432   0.0001 &   0.4985 f
  data arrival time                                                                    0.4985

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2904     0.2904
  clock reconvergence pessimism                                            -0.0024     0.2880
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)          0.0000     0.2880 r
  library hold time                                                         0.0146     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.4985
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2603     0.2603
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__11_/CLK (DFFX1)   0.1367   0.0000   0.2603 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__11_/Q (DFFX1)   0.0342   0.2011   0.4614 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__11_ (net)     1   4.2626   0.0000   0.4614 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U154/IN1 (AND2X1)   0.0342  -0.0006 &   0.4608 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U154/Q (AND2X1)    0.0372    0.0582     0.5189 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n46 (net)     1   6.2361     0.0000     0.5189 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__11_/D (DFFX1)   0.0372   0.0001 &   0.5191 f
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__11_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0196     0.3232
  data required time                                                                   0.3232
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3232
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2611     0.2611
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_/CLK (DFFX1)   0.1367   0.0000   0.2611 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__27_/Q (DFFX1)   0.0355   0.2021   0.4632 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__27_ (net)     1   4.8377   0.0000   0.4632 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U120/IN1 (AND2X1)   0.0355   0.0001 &   0.4633 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U120/Q (AND2X1)    0.0388    0.0596     0.5229 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n110 (net)     1   6.7813    0.0000     0.5229 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__27_/D (DFFX1)   0.0388  -0.0042 &   0.5187 f
  data arrival time                                                                    0.5187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3059     0.3059
  clock reconvergence pessimism                                            -0.0024     0.3035
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__27_/CLK (DFFX1)   0.0000   0.3035 r
  library hold time                                                         0.0192     0.3227
  data required time                                                                   0.3227
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3227
  data arrival time                                                                   -0.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0356   0.1731     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.5315     0.0000     0.4075 r
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[55] (net)              3.5315              0.0000     0.4075 r
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4075 r
  core/be/wb_pkt[55] (net)                              3.5315              0.0000     0.4075 r
  core/be/icc_place70/INP (NBUFFX8)                               0.0356    0.0000 &   0.4075 r
  core/be/icc_place70/Z (NBUFFX8)                                 0.0447    0.0757 @   0.4832 r
  core/be/n76 (net)                             5      27.5937              0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4832 r
  core/be/be_checker/wb_pkt_i[55] (net)                27.5937              0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4832 r
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.5937              0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.5937     0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.5937   0.0000     0.4832 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0324   0.0010 @   0.4842 r d 
  data arrival time                                                                    0.4842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1684   0.0000   0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0472   0.2137     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  10.0088     0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/commit_pkt_o[77] (net)         10.0088              0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  10.0088           0.0000     0.4998 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0472   0.0000 &   0.4999 f
  data arrival time                                                                    0.4999

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2930     0.2930
  clock reconvergence pessimism                                            -0.0024     0.2906
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.2906 r
  library hold time                                                         0.0132     0.3038
  data required time                                                                   0.3038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3038
  data arrival time                                                                   -0.4999
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)   0.1751   0.0000   0.2874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/Q (DFFX1)   0.0516   0.2172     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (net)     3  11.9642     0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_o[147] (bsg_dff_width_p415_0)   0.0000     0.5046 f
  core/be/be_calculator/commit_pkt_o[52] (net)         11.9642              0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (bsg_dff_width_p415_0)   0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_i[230] (net)  11.9642           0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/D (DFFX1)   0.0516  -0.0035 &   0.5011 f
  data arrival time                                                                    0.5011

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0024     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)          0.0000     0.2920 r
  library hold time                                                         0.0127     0.3047
  data required time                                                                   0.3047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3047
  data arrival time                                                                   -0.5011
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2600     0.2600
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_/CLK (DFFX1)   0.1366   0.0000   0.2600 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__7_/Q (DFFX1)   0.0328   0.2000   0.4600 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__7_ (net)     1   3.6898   0.0000   0.4600 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U163/IN1 (AND2X1)   0.0328   0.0001 &   0.4600 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U163/Q (AND2X1)    0.0387    0.0590     0.5190 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n30 (net)     1   6.7688     0.0000     0.5190 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_/D (DFFX1)   0.0387   0.0002 &   0.5192 f
  data arrival time                                                                    0.5192

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__7_/CLK (DFFX1)   0.0000   0.3036 r
  library hold time                                                         0.0192     0.3228
  data required time                                                                   0.3228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3228
  data arrival time                                                                   -0.5192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0374   0.1743     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.1877     0.0000     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[47] (net)              4.1877              0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4079 r
  core/be/wb_pkt[47] (net)                              4.1877              0.0000     0.4079 r
  core/be/icc_place118/INP (NBUFFX8)                              0.0374    0.0000 &   0.4080 r
  core/be/icc_place118/Z (NBUFFX8)                                0.0432    0.0761 @   0.4841 r
  core/be/n157 (net)                            5      26.3961              0.0000     0.4841 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4841 r
  core/be/be_checker/wb_pkt_i[47] (net)                26.3961              0.0000     0.4841 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4841 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.3961              0.0000     0.4841 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4841 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.3961     0.0000     0.4841 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4841 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.3961   0.0000     0.4841 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0312   0.0005 @   0.4846 r d 
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)   0.1751   0.0000   0.2863 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/Q (DFFX1)   0.0507   0.2166     0.5029 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (net)     3  11.5367     0.0000     0.5029 f
  core/be/be_calculator/calc_stage_reg/data_o[142] (bsg_dff_width_p415_0)   0.0000     0.5029 f
  core/be/be_calculator/commit_pkt_o[47] (net)         11.5367              0.0000     0.5029 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (bsg_dff_width_p415_0)   0.0000     0.5029 f
  core/be/be_calculator/calc_stage_reg/data_i[225] (net)  11.5367           0.0000     0.5029 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/D (DFFX1)   0.0507  -0.0021 &   0.5007 f
  data arrival time                                                                    0.5007

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0024     0.2913
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)          0.0000     0.2913 r
  library hold time                                                         0.0129     0.3042
  data required time                                                                   0.3042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3042
  data arrival time                                                                   -0.5007
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1965


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2349     0.2349
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0665   0.0000   0.2349 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0376   0.1744     0.4093 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.2453     0.0000     0.4093 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4093 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.2453              0.0000     0.4093 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4093 r
  core/be/wb_pkt[54] (net)                              4.2453              0.0000     0.4093 r
  core/be/icc_place75/INP (NBUFFX8)                               0.0376    0.0000 &   0.4093 r
  core/be/icc_place75/Z (NBUFFX8)                                 0.0441    0.0767 @   0.4860 r
  core/be/n81 (net)                             5      28.3709              0.0000     0.4860 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4860 r
  core/be/be_checker/wb_pkt_i[54] (net)                28.3709              0.0000     0.4860 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4860 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      28.3709              0.0000     0.4860 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4860 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  28.3709     0.0000     0.4860 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4860 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  28.3709   0.0000     0.4860 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0318  -0.0006 @   0.4854 r d 
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1966


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2349     0.2349
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0665   0.0000   0.2349 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0376   0.1744     0.4093 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.2453     0.0000     0.4093 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4093 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.2453              0.0000     0.4093 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_02_0)            0.0000     0.4093 r
  core/be/wb_pkt[54] (net)                              4.2453              0.0000     0.4093 r
  core/be/icc_place75/INP (NBUFFX8)                               0.0376    0.0000 &   0.4093 r
  core/be/icc_place75/Z (NBUFFX8)                                 0.0441    0.0767 @   0.4860 r
  core/be/n81 (net)                             5      28.3709              0.0000     0.4860 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_02_0)                  0.0000     0.4860 r
  core/be/be_checker/wb_pkt_i[54] (net)                28.3709              0.0000     0.4860 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_02_0)          0.0000     0.4860 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      28.3709              0.0000     0.4860 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_02_0)   0.0000   0.4860 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  28.3709     0.0000     0.4860 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4860 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  28.3709   0.0000     0.4860 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0319  -0.0010 @   0.4849 r d 
  data arrival time                                                                    0.4849

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4849
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_321_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.1827   0.0000   0.2920 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0474   0.2150     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (net)     4  10.0921     0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_o[238] (bsg_dff_width_p415_0)   0.0000     0.5070 f
  core/be/be_calculator/commit_pkt_o[99] (net)         10.0921              0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (bsg_dff_width_p415_0)   0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_i[321] (net)  10.0921           0.0000     0.5070 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/D (DFFX1)   0.0474   0.0001 &   0.5070 f
  data arrival time                                                                    0.5070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2982     0.2982
  clock reconvergence pessimism                                            -0.0024     0.2958
  core/be/be_calculator/calc_stage_reg/data_r_reg_321_/CLK (DFFX1)          0.0000     0.2958 r
  library hold time                                                         0.0142     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1970


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1827   0.0000   0.2927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0474   0.2150     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  10.0843     0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.5076 f
  core/be/be_calculator/commit_pkt_o[101] (net)        10.0843              0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  10.0843           0.0000     0.5076 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0474   0.0001 &   0.5077 f
  data arrival time                                                                    0.5077

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  clock reconvergence pessimism                                            -0.0024     0.2964
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.2964 r
  library hold time                                                         0.0142     0.3106
  data required time                                                                   0.3106
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3106
  data arrival time                                                                   -0.5077
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.1689   0.0000   0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0473   0.2138     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (net)     4  10.0511     0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/commit_pkt_o[76] (net)         10.0511              0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (bsg_dff_width_p415_0)   0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (net)  10.0511           0.0000     0.5000 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/D (DFFX1)   0.0473   0.0000 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0024     0.2897
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/CLK (DFFX1)          0.0000     0.2897 r
  library hold time                                                         0.0132     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2331     0.2331
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0665   0.0000   0.2331 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0382   0.1748     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.4658     0.0000     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.4658              0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4079 r
  core/be/wb_pkt[43] (net)                              4.4658              0.0000     0.4079 r
  core/be/icc_place72/INP (NBUFFX8)                               0.0382    0.0000 &   0.4079 r
  core/be/icc_place72/Z (NBUFFX8)                                 0.0457    0.0780 @   0.4859 r
  core/be/n78 (net)                             5      33.0044              0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[43] (net)                33.0044              0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      33.0044              0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  33.0044     0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  33.0044   0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0330   0.0004 @   0.4862 r d 
  data arrival time                                                                    0.4862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1974


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.1751   0.0000   0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0473   0.2142     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (net)     4  10.0290     0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/commit_pkt_o[85] (net)         10.0290              0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (bsg_dff_width_p415_0)   0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (net)  10.0290           0.0000     0.4988 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/D (DFFX1)   0.0473   0.0001 &   0.4989 f
  data arrival time                                                                    0.4989

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2902     0.2902
  clock reconvergence pessimism                                            -0.0024     0.2877
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)          0.0000     0.2877 r
  library hold time                                                         0.0137     0.3014
  data required time                                                                   0.3014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3014
  data arrival time                                                                   -0.4989
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1684   0.0000   0.2874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0476   0.2139     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (net)     4  10.1529     0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (bsg_dff_width_p415_0)   0.0000     0.5013 f
  core/be/be_calculator/commit_pkt_o[79] (net)         10.1529              0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (bsg_dff_width_p415_0)   0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (net)  10.1529           0.0000     0.5013 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/D (DFFX1)   0.0476   0.0001 &   0.5014 f
  data arrival time                                                                    0.5014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0131     0.3039
  data required time                                                                   0.3039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3039
  data arrival time                                                                   -0.5014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1360   0.0000   0.2932 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0488   0.2120   0.5052 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     3  10.6792   0.0000   0.5052 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5052 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  10.6792           0.0000     0.5052 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_02_0)   0.0000     0.5052 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         10.6792              0.0000     0.5052 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_02_0)           0.0000     0.5052 f
  core/be/dispatch_pkt[226] (net)                      10.6792              0.0000     0.5052 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_02_0)     0.0000     0.5052 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      10.6792              0.0000     0.5052 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5052 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  10.6792            0.0000     0.5052 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0488    0.0003 &   0.5055 f
  data arrival time                                                                    0.5055

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.2975 r
  library hold time                                                         0.0104     0.3079
  data required time                                                                   0.3079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3079
  data arrival time                                                                   -0.5055
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2864     0.2864
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)   0.1684   0.0000   0.2864 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/Q (DFFX1)   0.0469   0.2134     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (net)     3   9.8600     0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_o[134] (bsg_dff_width_p415_0)   0.0000     0.4999 f
  core/be/be_calculator/commit_pkt_o[39] (net)          9.8600              0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (bsg_dff_width_p415_0)   0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_i[217] (net)   9.8600           0.0000     0.4999 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/D (DFFX1)   0.0469   0.0002 &   0.5000 f
  data arrival time                                                                    0.5000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2916     0.2916
  clock reconvergence pessimism                                            -0.0024     0.2892
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)          0.0000     0.2892 r
  library hold time                                                         0.0133     0.3025
  data required time                                                                   0.3025
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3025
  data arrival time                                                                   -0.5000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2873     0.2873
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1684   0.0000   0.2873 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0479   0.2141     0.5014 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  10.2885     0.0000     0.5014 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.5014 f
  core/be/be_calculator/commit_pkt_o[83] (net)         10.2885              0.0000     0.5014 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.5014 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  10.2885           0.0000     0.5014 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0479   0.0001 &   0.5015 f
  data arrival time                                                                    0.5015

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0131     0.3038
  data required time                                                                   0.3038
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3038
  data arrival time                                                                   -0.5015
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2331     0.2331
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0665   0.0000   0.2331 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0382   0.1748     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.4658     0.0000     0.4079 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.4658              0.0000     0.4079 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_02_0)            0.0000     0.4079 r
  core/be/wb_pkt[43] (net)                              4.4658              0.0000     0.4079 r
  core/be/icc_place72/INP (NBUFFX8)                               0.0382    0.0000 &   0.4079 r
  core/be/icc_place72/Z (NBUFFX8)                                 0.0457    0.0780 @   0.4859 r
  core/be/n78 (net)                             5      33.0044              0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_02_0)                  0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[43] (net)                33.0044              0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_02_0)          0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      33.0044              0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_02_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  33.0044     0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  33.0044   0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0330   0.0001 @   0.4860 r d 
  data arrival time                                                                    0.4860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4860
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_127_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2366     0.2366
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/CLK (DFFX1)   0.0665   0.0000   0.2366 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_127_/Q (DFFX1)   0.0360   0.1923     0.4289 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (net)     1   5.0264     0.0000     0.4289 f
  core/be/be_calculator/comp_stage_reg/data_o[127] (bsg_dff_width_p320_0)   0.0000     0.4289 f
  core/be/be_calculator/comp_stage_r_1__63_ (net)       5.0264              0.0000     0.4289 f
  core/be/be_calculator/comp_stage_mux/data0_i[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4289 f
  core/be/be_calculator/comp_stage_mux/data0_i[191] (net)   5.0264          0.0000     0.4289 f
  core/be/be_calculator/comp_stage_mux/U64/INP (NBUFFX2)          0.0360    0.0001 &   0.4290 f
  core/be/be_calculator/comp_stage_mux/U64/Z (NBUFFX2)            0.0263    0.0504     0.4794 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (net)     3   6.9296     0.0000     0.4794 f
  core/be/be_calculator/comp_stage_mux/data_o[191] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4794 f
  core/be/be_calculator/comp_stage_n[127] (net)         6.9296              0.0000     0.4794 f
  core/be/be_calculator/comp_stage_reg/data_i[191] (bsg_dff_width_p320_0)   0.0000     0.4794 f
  core/be/be_calculator/comp_stage_reg/data_i[191] (net)   6.9296           0.0000     0.4794 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/D (DFFX1)   0.0263   0.0001 &   0.4795 f
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2684     0.2684
  clock reconvergence pessimism                                            -0.0024     0.2660
  core/be/be_calculator/comp_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2660 r
  library hold time                                                         0.0155     0.2815
  data required time                                                                   0.2815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2815
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1980


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2892     0.2892
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)   0.1751   0.0000   0.2892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/Q (DFFX1)   0.0472   0.2142     0.5034 f
  core/be/be_calculator/calc_stage_reg/data_o[146] (net)     3   9.9989     0.0000     0.5034 f
  core/be/be_calculator/calc_stage_reg/data_o[146] (bsg_dff_width_p415_0)   0.0000     0.5034 f
  core/be/be_calculator/commit_pkt_o[51] (net)          9.9989              0.0000     0.5034 f
  core/be/be_calculator/calc_stage_reg/data_i[229] (bsg_dff_width_p415_0)   0.0000     0.5034 f
  core/be/be_calculator/calc_stage_reg/data_i[229] (net)   9.9989           0.0000     0.5034 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/D (DFFX1)   0.0472  -0.0013 &   0.5021 f
  data arrival time                                                                    0.5021

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  clock reconvergence pessimism                                            -0.0024     0.2901
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)          0.0000     0.2901 r
  library hold time                                                         0.0137     0.3039
  data required time                                                                   0.3039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3039
  data arrival time                                                                   -0.5021
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1827   0.0000   0.2919 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0492   0.2162     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  10.8971     0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.5081 f
  core/be/be_calculator/commit_pkt_o[94] (net)         10.8971              0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  10.8971           0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0492  -0.0009 &   0.5072 f
  data arrival time                                                                    0.5072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2975     0.2975
  clock reconvergence pessimism                                            -0.0024     0.2951
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.2951 r
  library hold time                                                         0.0138     0.3089
  data required time                                                                   0.3089
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3089
  data arrival time                                                                   -0.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_302_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2883     0.2883
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)   0.1671   0.0000   0.2883 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/Q (DFFX1)   0.0470   0.2134     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (net)     4   9.9194     0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_o[219] (bsg_dff_width_p415_0)   0.0000     0.5018 f
  core/be/be_calculator/commit_pkt_o[80] (net)          9.9194              0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (bsg_dff_width_p415_0)   0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_i[302] (net)   9.9194           0.0000     0.5018 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/D (DFFX1)   0.0470   0.0001 &   0.5018 f
  data arrival time                                                                    0.5018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0038     0.2904
  core/be/be_calculator/calc_stage_reg/data_r_reg_302_/CLK (DFFX1)          0.0000     0.2904 r
  library hold time                                                         0.0132     0.3035
  data required time                                                                   0.3035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3035
  data arrival time                                                                   -0.5018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_325_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.1827   0.0000   0.2929 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0485   0.2157     0.5087 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (net)     4  10.5884     0.0000     0.5087 f
  core/be/be_calculator/calc_stage_reg/data_o[242] (bsg_dff_width_p415_0)   0.0000     0.5087 f
  core/be/be_calculator/commit_pkt_o[103] (net)        10.5884              0.0000     0.5087 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (bsg_dff_width_p415_0)   0.0000     0.5087 f
  core/be/be_calculator/calc_stage_reg/data_i[325] (net)  10.5884           0.0000     0.5087 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/D (DFFX1)   0.0485   0.0001 &   0.5088 f
  data arrival time                                                                    0.5088

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_325_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0140     0.3104
  data required time                                                                   0.3104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3104
  data arrival time                                                                   -0.5088
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0665   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0383   0.1749     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   4.5178     0.0000     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[51] (net)              4.5178              0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4091 r
  core/be/wb_pkt[51] (net)                              4.5178              0.0000     0.4091 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0383    0.0000 &   0.4091 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0454    0.0768 @   0.4859 r
  core/be/n62 (net)                             5      29.1859              0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[51] (net)                29.1859              0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      29.1859              0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  29.1859     0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  29.1859   0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0329   0.0013 @   0.4873 r d 
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0665   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0383   0.1749     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     1   4.5178     0.0000     0.4091 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[51] (net)              4.5178              0.0000     0.4091 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_02_0)            0.0000     0.4091 r
  core/be/wb_pkt[51] (net)                              4.5178              0.0000     0.4091 r
  core/be/icc_place56/INP (NBUFFX8)                               0.0383    0.0000 &   0.4091 r
  core/be/icc_place56/Z (NBUFFX8)                                 0.0454    0.0768 @   0.4859 r
  core/be/n62 (net)                             5      29.1859              0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_02_0)                  0.0000     0.4859 r
  core/be/be_checker/wb_pkt_i[51] (net)                29.1859              0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_02_0)          0.0000     0.4859 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      29.1859              0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_02_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  29.1859     0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  29.1859   0.0000     0.4859 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0330   0.0007 @   0.4867 r d 
  data arrival time                                                                    0.4867

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4867
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1984


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2624     0.2624
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/CLK (DFFX1)   0.1320   0.0000   0.2624 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__62_/Q (DFFX1)   0.0438   0.2082   0.4706 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__62_ (net)     1   8.4131   0.0000   0.4706 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/IN1 (AND2X1)   0.0438   -0.0033 &   0.4673 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U45/Q (AND2X1)     0.0300    0.0549     0.5222 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n250 (net)     1   3.6101    0.0000     0.5222 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/D (DFFX1)   0.0300   0.0000 &   0.5223 f
  data arrival time                                                                    0.5223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  clock reconvergence pessimism                                            -0.0024     0.3026
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__62_/CLK (DFFX1)   0.0000   0.3026 r
  library hold time                                                         0.0211     0.3237
  data required time                                                                   0.3237
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3237
  data arrival time                                                                   -0.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2622     0.2622
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_/CLK (DFFX1)   0.1320   0.0000   0.2622 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__60_/Q (DFFX1)   0.0405   0.2058   0.4680 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__60_ (net)     1   6.9712   0.0000   0.4680 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U50/IN1 (AND2X1)   0.0405   -0.0032 &   0.4648 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U50/Q (AND2X1)     0.0338    0.0570     0.5218 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n242 (net)     1   4.9879    0.0000     0.5218 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_/D (DFFX1)   0.0338  -0.0004 &   0.5214 f
  data arrival time                                                                    0.5214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  clock reconvergence pessimism                                            -0.0024     0.3026
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__60_/CLK (DFFX1)   0.0000   0.3026 r
  library hold time                                                         0.0203     0.3228
  data required time                                                                   0.3228
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3228
  data arrival time                                                                   -0.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1360   0.0000   0.2941 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0320   0.1804     0.4745 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.2660     0.0000     0.4745 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4745 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.2660          0.0000     0.4745 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4745 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.2660           0.0000     0.4745 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0320   0.0000 &   0.4745 r
  data arrival time                                                                    0.4745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3026     0.3026
  clock reconvergence pessimism                                            -0.0024     0.3002
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.3002 r
  library hold time                                                        -0.0243     0.2759
  data required time                                                                   0.2759
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2759
  data arrival time                                                                   -0.4745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2865     0.2865
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.1751   0.0000   0.2865 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0509   0.2167     0.5032 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)     4  11.6561     0.0000     0.5032 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (bsg_dff_width_p415_0)   0.0000     0.5032 f
  core/be/be_calculator/commit_pkt_o[87] (net)         11.6561              0.0000     0.5032 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (bsg_dff_width_p415_0)   0.0000     0.5032 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (net)  11.6561           0.0000     0.5032 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/D (DFFX1)   0.0509   0.0001 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  clock reconvergence pessimism                                            -0.0024     0.2918
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)          0.0000     0.2918 r
  library hold time                                                         0.0128     0.3047
  data required time                                                                   0.3047
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3047
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2611     0.2611
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__19_/CLK (DFFX1)   0.1367   0.0000   0.2611 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__19_/Q (DFFX1)   0.0364   0.2029   0.4640 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__19_ (net)     1   5.2202   0.0000   0.4640 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U137/IN1 (AND2X1)   0.0364  -0.0017 &   0.4622 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U137/Q (AND2X1)    0.0419    0.0618     0.5240 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n78 (net)     1   7.8153     0.0000     0.5240 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__19_/D (DFFX1)   0.0419  -0.0034 &   0.5206 f
  data arrival time                                                                    0.5206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__19_/CLK (DFFX1)   0.0000   0.3034 r
  library hold time                                                         0.0185     0.3219
  data required time                                                                   0.3219
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3219
  data arrival time                                                                   -0.5206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.1360   0.0000   0.2938 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0496   0.2125   0.5062 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     3  11.0121   0.0000   0.5062 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5062 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  11.0121           0.0000     0.5062 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_02_0)   0.0000     0.5062 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         11.0121              0.0000     0.5062 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_02_0)           0.0000     0.5062 f
  core/be/dispatch_pkt[227] (net)                      11.0121              0.0000     0.5062 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_02_0)     0.0000     0.5062 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      11.0121              0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  11.0121            0.0000     0.5062 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0496    0.0003 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.2976 r
  library hold time                                                         0.0102     0.3078
  data required time                                                                   0.3078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3078
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1987


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1380   0.0000    0.3001 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0471    0.2110     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   9.9015      0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.5111 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   9.9015    0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   9.9015            0.0000     0.5111 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0471   -0.0004 &   0.5107 f
  data arrival time                                                                    0.5107

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2975 r
  library hold time                                                         0.0143     0.3118
  data required time                                                                   0.3118
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3118
  data arrival time                                                                   -0.5107
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.1360   0.0000   0.2946 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0490   0.2121   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  10.7425   0.0000   0.5067 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  10.7425           0.0000     0.5067 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_02_0)   0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         10.7425              0.0000     0.5067 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_02_0)           0.0000     0.5067 f
  core/be/dispatch_pkt[229] (net)                      10.7425              0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_02_0)     0.0000     0.5067 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      10.7425              0.0000     0.5067 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5067 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  10.7425            0.0000     0.5067 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0490    0.0002 &   0.5069 f
  data arrival time                                                                    0.5069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.2976 r
  library hold time                                                         0.0104     0.3080
  data required time                                                                   0.3080
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3080
  data arrival time                                                                   -0.5069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1828   0.0000    0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0501    0.2169     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1  11.3126      0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.5109 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)  11.3126    0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)  11.3126           0.0000     0.5109 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0501  -0.0060 &   0.5049 f
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  clock reconvergence pessimism                                            -0.0024     0.2930
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2930 r
  library hold time                                                         0.0130     0.3060
  data required time                                                                   0.3060
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3060
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2335     0.2335
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0665   0.0000   0.2335 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0322   0.1892     0.4227 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.3749     0.0000     0.4227 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4227 f
  core/be/be_calculator/wb_pkt_o[42] (net)              3.3749              0.0000     0.4227 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4227 f
  core/be/wb_pkt[42] (net)                              3.3749              0.0000     0.4227 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0322    0.0000 &   0.4227 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0401    0.0716 @   0.4943 f
  core/be/n51 (net)                             5      30.6578              0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[42] (net)                30.6578              0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      30.6578              0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  30.6578     0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  30.6578   0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0290  -0.0068 @   0.4875 f d 
  data arrival time                                                                    0.4875

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4875
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1360   0.0000    0.2989 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0507    0.2133     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1  11.5250      0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.5122 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)  11.5250          0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)  11.5250           0.0000     0.5122 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0507  -0.0009 &   0.5113 f
  data arrival time                                                                    0.5113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  clock reconvergence pessimism                                            -0.0024     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                         0.0100     0.3120
  data required time                                                                   0.3120
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3120
  data arrival time                                                                   -0.5113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1993


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.1360   0.0000    0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0318    0.1803     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.2092      0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.4786 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.2092   0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.2092           0.0000     0.4786 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0318   0.0000 &   0.4786 r
  data arrival time                                                                    0.4786

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                        -0.0243     0.2791
  data required time                                                                   0.2791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2791
  data arrival time                                                                   -0.4786
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1995


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2622     0.2622
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/CLK (DFFX1)   0.1320   0.0000   0.2622 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__61_/Q (DFFX1)   0.0419   0.2069   0.4692 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__61_ (net)     1   7.6047   0.0000   0.4692 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U47/IN1 (AND2X1)   0.0419    0.0002 &   0.4694 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U47/Q (AND2X1)     0.0306    0.0550     0.5244 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n246 (net)     1   3.8365    0.0000     0.5244 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/D (DFFX1)   0.0306   0.0000 &   0.5244 f
  data arrival time                                                                    0.5244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3063     0.3063
  clock reconvergence pessimism                                            -0.0024     0.3038
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__61_/CLK (DFFX1)   0.0000   0.3038 r
  library hold time                                                         0.0210     0.3248
  data required time                                                                   0.3248
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3248
  data arrival time                                                                   -0.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1751   0.0000   0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0499   0.2160     0.5035 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4  11.1741     0.0000     0.5035 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.5035 f
  core/be/be_calculator/commit_pkt_o[92] (net)         11.1741              0.0000     0.5035 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.5035 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)  11.1741           0.0000     0.5035 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0499   0.0001 &   0.5036 f
  data arrival time                                                                    0.5036

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0131     0.3039
  data required time                                                                   0.3039
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3039
  data arrival time                                                                   -0.5036
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1751   0.0000   0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0490   0.2154     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4  10.7897     0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.5023 f
  core/be/be_calculator/commit_pkt_o[106] (net)        10.7897              0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)  10.7897           0.0000     0.5023 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0490   0.0001 &   0.5024 f
  data arrival time                                                                    0.5024

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0024     0.2894
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.2894 r
  library hold time                                                         0.0133     0.3027
  data required time                                                                   0.3027
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3027
  data arrival time                                                                   -0.5024
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2916     0.2916
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1827   0.0000   0.2916 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0502   0.2169     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  11.3508     0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.5085 f
  core/be/be_calculator/commit_pkt_o[97] (net)         11.3508              0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  11.3508           0.0000     0.5085 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0502   0.0000 &   0.5085 f
  data arrival time                                                                    0.5085

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  clock reconvergence pessimism                                            -0.0024     0.2951
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.2951 r
  library hold time                                                         0.0136     0.3087
  data required time                                                                   0.3087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3087
  data arrival time                                                                   -0.5085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_329_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2764     0.2764
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.1462   0.0000   0.2764 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0503   0.2138     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (net)     4  11.3235     0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_o[246] (bsg_dff_width_p415_0)   0.0000     0.4902 f
  core/be/be_calculator/commit_pkt_o[107] (net)        11.3235              0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (bsg_dff_width_p415_0)   0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_i[329] (net)  11.3235           0.0000     0.4902 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/D (DFFX1)   0.0503   0.0001 &   0.4903 f
  data arrival time                                                                    0.4903

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2820     0.2820
  clock reconvergence pessimism                                            -0.0024     0.2796
  core/be/be_calculator/calc_stage_reg/data_r_reg_329_/CLK (DFFX1)          0.0000     0.2796 r
  library hold time                                                         0.0108     0.2905
  data required time                                                                   0.2905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2905
  data arrival time                                                                   -0.4903
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_318_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.1827   0.0000   0.2925 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0501   0.2168     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (net)     4  11.2907     0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_o[235] (bsg_dff_width_p415_0)   0.0000     0.5093 f
  core/be/be_calculator/commit_pkt_o[96] (net)         11.2907              0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (bsg_dff_width_p415_0)   0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_i[318] (net)  11.2907           0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/D (DFFX1)   0.0501   0.0001 &   0.5094 f
  data arrival time                                                                    0.5094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  clock reconvergence pessimism                                            -0.0024     0.2959
  core/be/be_calculator/calc_stage_reg/data_r_reg_318_/CLK (DFFX1)          0.0000     0.2959 r
  library hold time                                                         0.0137     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1999


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2877     0.2877
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1751   0.0000   0.2877 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0502   0.2162     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4  11.3149     0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.5039 f
  core/be/be_calculator/commit_pkt_o[93] (net)         11.3149              0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)  11.3149           0.0000     0.5039 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0502   0.0000 &   0.5040 f
  data arrival time                                                                    0.5040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  clock reconvergence pessimism                                            -0.0024     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.2910 r
  library hold time                                                         0.0130     0.3040
  data required time                                                                   0.3040
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3040
  data arrival time                                                                   -0.5040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2924     0.2924
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1835   0.0000   0.2924 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0501   0.2169     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  11.3128     0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.5093 f
  core/be/be_calculator/commit_pkt_o[100] (net)        11.3128              0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  11.3128           0.0000     0.5093 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0501   0.0002 &   0.5095 f
  data arrival time                                                                    0.5095

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  clock reconvergence pessimism                                            -0.0024     0.2959
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.2959 r
  library hold time                                                         0.0136     0.3095
  data required time                                                                   0.3095
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3095
  data arrival time                                                                   -0.5095
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2955     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.1360   0.0000    0.2955 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0608    0.2200     0.5155 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2  16.0158      0.0000     0.5155 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5155 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)  16.0158             0.0000     0.5155 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5155 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)  16.0158           0.0000     0.5155 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0608  -0.0090 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3014     0.3014
  clock reconvergence pessimism                                            -0.0024     0.2990
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.2990 r
  library hold time                                                         0.0075     0.3065
  data required time                                                                   0.3065
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3065
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2000


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_317_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.1827   0.0000   0.2920 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0498   0.2166     0.5086 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (net)     4  11.1404     0.0000     0.5086 f
  core/be/be_calculator/calc_stage_reg/data_o[234] (bsg_dff_width_p415_0)   0.0000     0.5086 f
  core/be/be_calculator/commit_pkt_o[95] (net)         11.1404              0.0000     0.5086 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (bsg_dff_width_p415_0)   0.0000     0.5086 f
  core/be/be_calculator/calc_stage_reg/data_i[317] (net)  11.1404           0.0000     0.5086 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/D (DFFX1)   0.0498   0.0001 &   0.5087 f
  data arrival time                                                                    0.5087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2973     0.2973
  clock reconvergence pessimism                                            -0.0024     0.2949
  core/be/be_calculator/calc_stage_reg/data_r_reg_317_/CLK (DFFX1)          0.0000     0.2949 r
  library hold time                                                         0.0137     0.3086
  data required time                                                                   0.3086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3086
  data arrival time                                                                   -0.5087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1751   0.0000   0.2879 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0508   0.2167     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4  11.6096     0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.5046 f
  core/be/be_calculator/commit_pkt_o[86] (net)         11.6096              0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)  11.6096           0.0000     0.5046 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0508   0.0001 &   0.5047 f
  data arrival time                                                                    0.5047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0024     0.2916
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.2916 r
  library hold time                                                         0.0129     0.3045
  data required time                                                                   0.3045
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3045
  data arrival time                                                                   -0.5047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2335     0.2335
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0665   0.0000   0.2335 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0322   0.1892     0.4227 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.3749     0.0000     0.4227 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4227 f
  core/be/be_calculator/wb_pkt_o[42] (net)              3.3749              0.0000     0.4227 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_02_0)            0.0000     0.4227 f
  core/be/wb_pkt[42] (net)                              3.3749              0.0000     0.4227 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0322    0.0000 &   0.4227 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0401    0.0716 @   0.4943 f
  core/be/n51 (net)                             5      30.6578              0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_02_0)                  0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[42] (net)                30.6578              0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_02_0)          0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      30.6578              0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_02_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  30.6578     0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  30.6578   0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0290  -0.0052 @   0.4891 f d 
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2873     0.2873
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1751   0.0000   0.2873 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0506   0.2165     0.5038 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  11.5107     0.0000     0.5038 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.5038 f
  core/be/be_calculator/commit_pkt_o[81] (net)         11.5107              0.0000     0.5038 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.5038 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  11.5107           0.0000     0.5038 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0506   0.0000 &   0.5038 f
  data arrival time                                                                    0.5038

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  clock reconvergence pessimism                                            -0.0024     0.2906
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.2906 r
  library hold time                                                         0.0129     0.3035
  data required time                                                                   0.3035
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3035
  data arrival time                                                                   -0.5038
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0392   0.1755     0.4099 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   4.8343     0.0000     0.4099 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4099 r
  core/be/be_calculator/wb_pkt_o[57] (net)              4.8343              0.0000     0.4099 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4099 r
  core/be/wb_pkt[57] (net)                              4.8343              0.0000     0.4099 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0392    0.0001 &   0.4099 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0471    0.0776 @   0.4876 r
  core/be/n73 (net)                             5      32.1331              0.0000     0.4876 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4876 r
  core/be/be_checker/wb_pkt_i[57] (net)                32.1331              0.0000     0.4876 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4876 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      32.1331              0.0000     0.4876 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4876 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  32.1331     0.0000     0.4876 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4876 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  32.1331   0.0000     0.4876 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0342   0.0016 @   0.4892 r d 
  data arrival time                                                                    0.4892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2003


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2365     0.2365
  core/be/be_calculator/comp_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.0665   0.0000   0.2365 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0353   0.1917     0.4282 f
  core/be/be_calculator/comp_stage_reg/data_o[126] (net)     1   4.7198     0.0000     0.4282 f
  core/be/be_calculator/comp_stage_reg/data_o[126] (bsg_dff_width_p320_0)   0.0000     0.4282 f
  core/be/be_calculator/comp_stage_r_1__62_ (net)       4.7198              0.0000     0.4282 f
  core/be/be_calculator/comp_stage_mux/data0_i[190] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4282 f
  core/be/be_calculator/comp_stage_mux/data0_i[190] (net)   4.7198          0.0000     0.4282 f
  core/be/be_calculator/comp_stage_mux/U63/INP (NBUFFX2)          0.0353    0.0001 &   0.4283 f
  core/be/be_calculator/comp_stage_mux/U63/Z (NBUFFX2)            0.0279    0.0515     0.4798 f
  core/be/be_calculator/comp_stage_mux/data_o[190] (net)     3   8.2001     0.0000     0.4798 f
  core/be/be_calculator/comp_stage_mux/data_o[190] (bsg_mux_segmented_segments_p5_segment_width_p64_0)   0.0000   0.4798 f
  core/be/be_calculator/comp_stage_n[126] (net)         8.2001              0.0000     0.4798 f
  core/be/be_calculator/comp_stage_reg/data_i[190] (bsg_dff_width_p320_0)   0.0000     0.4798 f
  core/be/be_calculator/comp_stage_reg/data_i[190] (net)   8.2001           0.0000     0.4798 f
  core/be/be_calculator/comp_stage_reg/data_r_reg_190_/D (DFFX1)   0.0279   0.0001 &   0.4799 f
  data arrival time                                                                    0.4799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2668     0.2668
  clock reconvergence pessimism                                            -0.0024     0.2644
  core/be/be_calculator/comp_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.2644 r
  library hold time                                                         0.0152     0.2796
  data required time                                                                   0.2796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2796
  data arrival time                                                                   -0.4799
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_327_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2874     0.2874
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.1751   0.0000   0.2874 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0492   0.2155     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (net)     4  10.8776     0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_o[244] (bsg_dff_width_p415_0)   0.0000     0.5030 f
  core/be/be_calculator/commit_pkt_o[105] (net)        10.8776              0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (bsg_dff_width_p415_0)   0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_i[327] (net)  10.8776           0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/D (DFFX1)   0.0492   0.0001 &   0.5031 f
  data arrival time                                                                    0.5031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_calculator/calc_stage_reg/data_r_reg_327_/CLK (DFFX1)          0.0000     0.2895 r
  library hold time                                                         0.0132     0.3027
  data required time                                                                   0.3027
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3027
  data arrival time                                                                   -0.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0365    0.1834     0.4763 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.8778        0.0000     0.4763 r
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.4763 r
  core/be/be_calculator/exc_stage_r[9] (net)            3.8778              0.0000     0.4763 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.4763 r
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.8778             0.0000     0.4763 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0365   -0.0040 &   0.4723 r
  data arrival time                                                                    0.4723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.2977 r
  library hold time                                                        -0.0258     0.2719
  data required time                                                                   0.2719
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2719
  data arrival time                                                                   -0.4723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0392   0.1755     0.4099 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   4.8343     0.0000     0.4099 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4099 r
  core/be/be_calculator/wb_pkt_o[57] (net)              4.8343              0.0000     0.4099 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_02_0)            0.0000     0.4099 r
  core/be/wb_pkt[57] (net)                              4.8343              0.0000     0.4099 r
  core/be/icc_place67/INP (NBUFFX8)                               0.0392    0.0001 &   0.4099 r
  core/be/icc_place67/Z (NBUFFX8)                                 0.0471    0.0776 @   0.4876 r
  core/be/n73 (net)                             5      32.1331              0.0000     0.4876 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_02_0)                  0.0000     0.4876 r
  core/be/be_checker/wb_pkt_i[57] (net)                32.1331              0.0000     0.4876 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_02_0)          0.0000     0.4876 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      32.1331              0.0000     0.4876 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_02_0)   0.0000   0.4876 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  32.1331     0.0000     0.4876 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4876 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  32.1331   0.0000     0.4876 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0342   0.0011 @   0.4887 r d 
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2005


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_330_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.1827   0.0000   0.2929 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0509   0.2174     0.5103 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (net)     4  11.6639     0.0000     0.5103 f
  core/be/be_calculator/calc_stage_reg/data_o[247] (bsg_dff_width_p415_0)   0.0000     0.5103 f
  core/be/be_calculator/commit_pkt_o[108] (net)        11.6639              0.0000     0.5103 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (bsg_dff_width_p415_0)   0.0000     0.5103 f
  core/be/be_calculator/calc_stage_reg/data_i[330] (net)  11.6639           0.0000     0.5103 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/D (DFFX1)   0.0509   0.0002 &   0.5105 f
  data arrival time                                                                    0.5105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2989     0.2989
  clock reconvergence pessimism                                            -0.0024     0.2965
  core/be/be_calculator/calc_stage_reg/data_r_reg_330_/CLK (DFFX1)          0.0000     0.2965 r
  library hold time                                                         0.0134     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.5105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2880     0.2880
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1751   0.0000   0.2880 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0509   0.2167     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  11.6441     0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/commit_pkt_o[88] (net)         11.6441              0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  11.6441           0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0509   0.0000 &   0.5048 f
  data arrival time                                                                    0.5048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0024     0.2914
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.2914 r
  library hold time                                                         0.0128     0.3042
  data required time                                                                   0.3042
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3042
  data arrival time                                                                   -0.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2893     0.2893
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)   0.1751   0.0000   0.2893 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/Q (DFFX1)   0.0538   0.2187     0.5080 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (net)     3  12.9372     0.0000     0.5080 f
  core/be/be_calculator/calc_stage_reg/data_o[144] (bsg_dff_width_p415_0)   0.0000     0.5080 f
  core/be/be_calculator/commit_pkt_o[49] (net)         12.9372              0.0000     0.5080 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (bsg_dff_width_p415_0)   0.0000     0.5080 f
  core/be/be_calculator/calc_stage_reg/data_i[227] (net)  12.9372           0.0000     0.5080 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/D (DFFX1)   0.0538  -0.0038 &   0.5042 f
  data arrival time                                                                    0.5042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2938     0.2938
  clock reconvergence pessimism                                            -0.0024     0.2914
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)          0.0000     0.2914 r
  library hold time                                                         0.0122     0.3036
  data required time                                                                   0.3036
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3036
  data arrival time                                                                   -0.5042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2352     0.2352
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.0665   0.0000   0.2352 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0377   0.1745   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   4.3035   0.0000   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4097 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   4.3035            0.0000     0.4097 r
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_02_0)    0.0000     0.4097 r
  core/be/be_checker/dispatch_pkt_o[54] (net)           4.3035              0.0000     0.4097 r
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_02_0)            0.0000     0.4097 r
  core/be/dispatch_pkt[54] (net)                        4.3035              0.0000     0.4097 r
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_02_0)      0.0000     0.4097 r
  core/be/be_calculator/dispatch_pkt_i[54] (net)        4.3035              0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_i[54] (net)   4.3035           0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0377   0.0000 &   0.4097 r
  data arrival time                                                                    0.4097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  clock reconvergence pessimism                                            -0.0024     0.2377
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.2377 r
  library hold time                                                        -0.0287     0.2090
  data required time                                                                   0.2090
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2090
  data arrival time                                                                   -0.4097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2890     0.2890
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)   0.1751   0.0000   0.2890 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/Q (DFFX1)   0.0590   0.2222     0.5112 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (net)     3  15.2444     0.0000     0.5112 f
  core/be/be_calculator/calc_stage_reg/data_o[162] (bsg_dff_width_p415_0)   0.0000     0.5112 f
  core/be/be_calculator/commit_pkt_o[67] (net)         15.2444              0.0000     0.5112 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (bsg_dff_width_p415_0)   0.0000     0.5112 f
  core/be/be_calculator/calc_stage_reg/data_i[245] (net)  15.2444           0.0000     0.5112 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/D (DFFX1)   0.0590  -0.0092 &   0.5020 f
  data arrival time                                                                    0.5020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0024     0.2902
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)          0.0000     0.2902 r
  library hold time                                                         0.0109     0.3012
  data required time                                                                   0.3012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3012
  data arrival time                                                                   -0.5020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2997     0.2997
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.1360   0.0000    0.2997 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0317    0.1803     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   2.1777      0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.4800 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   2.1777    0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   2.1777           0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0317   0.0000 &   0.4800 r
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                        -0.0243     0.2791
  data required time                                                                   0.2791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2791
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0383   0.1749   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   4.5155   0.0000   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4097 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   4.5155            0.0000     0.4097 r
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_02_0)    0.0000     0.4097 r
  core/be/be_checker/dispatch_pkt_o[53] (net)           4.5155              0.0000     0.4097 r
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_02_0)            0.0000     0.4097 r
  core/be/dispatch_pkt[53] (net)                        4.5155              0.0000     0.4097 r
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_02_0)      0.0000     0.4097 r
  core/be/be_calculator/dispatch_pkt_i[53] (net)        4.5155              0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_i[53] (net)   4.5155           0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0383   0.0000 &   0.4097 r
  data arrival time                                                                    0.4097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  clock reconvergence pessimism                                            -0.0024     0.2377
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.2377 r
  library hold time                                                        -0.0289     0.2088
  data required time                                                                   0.2088
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2088
  data arrival time                                                                   -0.4097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.1360   0.0000    0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0319    0.1804     0.4788 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   2.2266      0.0000     0.4788 r
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.4788 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   2.2266   0.0000     0.4788 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.4788 r
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   2.2266           0.0000     0.4788 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0319   0.0000 &   0.4788 r
  data arrival time                                                                    0.4788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3046     0.3046
  clock reconvergence pessimism                                            -0.0024     0.3022
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3022 r
  library hold time                                                        -0.0243     0.2779
  data required time                                                                   0.2779
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2779
  data arrival time                                                                   -0.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.1360   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0318   0.1803     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.2017     0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.4801 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.2017   0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.2017           0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0318   0.0000 &   0.4801 r
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                        -0.0243     0.2791
  data required time                                                                   0.2791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2791
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2350     0.2350
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.0665   0.0000   0.2350 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0380   0.1747   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   4.3924   0.0000   0.4097 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4097 r
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   4.3924            0.0000     0.4097 r
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_02_0)    0.0000     0.4097 r
  core/be/be_checker/dispatch_pkt_o[60] (net)           4.3924              0.0000     0.4097 r
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_02_0)            0.0000     0.4097 r
  core/be/dispatch_pkt[60] (net)                        4.3924              0.0000     0.4097 r
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_02_0)      0.0000     0.4097 r
  core/be/be_calculator/dispatch_pkt_i[60] (net)        4.3924              0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_i[60] (net)   4.3924           0.0000     0.4097 r
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0380   0.0000 &   0.4097 r
  data arrival time                                                                    0.4097

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2399     0.2399
  clock reconvergence pessimism                                            -0.0024     0.2375
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.2375 r
  library hold time                                                        -0.0288     0.2087
  data required time                                                                   0.2087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2087
  data arrival time                                                                   -0.4097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.1751   0.0000   0.2847 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0552   0.2197     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (net)     4  13.5705     0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (bsg_dff_width_p415_0)   0.0000     0.5043 f
  core/be/be_calculator/commit_pkt_o[82] (net)         13.5705              0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (bsg_dff_width_p415_0)   0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (net)  13.5705           0.0000     0.5043 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/D (DFFX1)   0.0552  -0.0011 &   0.5033 f
  data arrival time                                                                    0.5033

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2903
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)          0.0000     0.2903 r
  library hold time                                                         0.0118     0.3022
  data required time                                                                   0.3022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3022
  data arrival time                                                                   -0.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.1380   0.0000   0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0318   0.1805     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   2.2104     0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.4812 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   2.2104   0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   2.2104           0.0000     0.4812 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0318   0.0000 &   0.4812 r
  data arrival time                                                                    0.4812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                        -0.0243     0.2801
  data required time                                                                   0.2801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2801
  data arrival time                                                                   -0.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2011


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1751   0.0000   0.2886 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0490   0.2154     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  10.7784     0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/commit_pkt_o[91] (net)         10.7784              0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  10.7784           0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0490   0.0001 &   0.5041 f
  data arrival time                                                                    0.5041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.2895 r
  library hold time                                                         0.0133     0.3028
  data required time                                                                   0.3028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3028
  data arrival time                                                                   -0.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2013


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2887     0.2887
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)   0.1751   0.0000   0.2887 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/Q (DFFX1)   0.0530   0.2181     0.5068 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (net)     3  12.5707     0.0000     0.5068 f
  core/be/be_calculator/calc_stage_reg/data_o[165] (bsg_dff_width_p415_0)   0.0000     0.5068 f
  core/be/be_calculator/commit_pkt_o[70] (net)         12.5707              0.0000     0.5068 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (bsg_dff_width_p415_0)   0.0000     0.5068 f
  core/be/be_calculator/calc_stage_reg/data_i[248] (net)  12.5707           0.0000     0.5068 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/D (DFFX1)   0.0530  -0.0011 &   0.5057 f
  data arrival time                                                                    0.5057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0024     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)          0.0000     0.2920 r
  library hold time                                                         0.0124     0.3044
  data required time                                                                   0.3044
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3044
  data arrival time                                                                   -0.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1360   0.0000   0.2983 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0338   0.1816     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   2.9150     0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4800 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   2.9150   0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   2.9150           0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0338   0.0000 &   0.4800 r
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3034
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.3034 r
  library hold time                                                        -0.0249     0.2785
  data required time                                                                   0.2785
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2785
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2362     0.2362
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.0665   0.0000   0.2362 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0383   0.1749   0.4111 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   4.5150   0.0000   0.4111 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4111 r
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   4.5150            0.0000     0.4111 r
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_02_0)    0.0000     0.4111 r
  core/be/be_checker/dispatch_pkt_o[62] (net)           4.5150              0.0000     0.4111 r
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_02_0)            0.0000     0.4111 r
  core/be/dispatch_pkt[62] (net)                        4.5150              0.0000     0.4111 r
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_02_0)      0.0000     0.4111 r
  core/be/be_calculator/dispatch_pkt_i[62] (net)        4.5150              0.0000     0.4111 r
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.4111 r
  core/be/be_calculator/reservation_reg/data_i[62] (net)   4.5150           0.0000     0.4111 r
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0383   0.0000 &   0.4112 r
  data arrival time                                                                    0.4112

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2410     0.2410
  clock reconvergence pessimism                                            -0.0024     0.2386
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.2386 r
  library hold time                                                        -0.0289     0.2097
  data required time                                                                   0.2097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2097
  data arrival time                                                                   -0.4112
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2337     0.2337
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0665   0.0000   0.2337 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0326   0.1895     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.5393     0.0000     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.5393              0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4232 f
  core/be/wb_pkt[45] (net)                              3.5393              0.0000     0.4232 f
  core/be/icc_place76/INP (NBUFFX8)                               0.0326    0.0000 &   0.4232 f
  core/be/icc_place76/Z (NBUFFX8)                                 0.0393    0.0713 @   0.4946 f
  core/be/n82 (net)                             5      29.0542              0.0000     0.4946 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4946 f
  core/be/be_checker/wb_pkt_i[45] (net)                29.0542              0.0000     0.4946 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4946 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.0542              0.0000     0.4946 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4946 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.0542     0.0000     0.4946 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4946 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.0542   0.0000     0.4946 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0284  -0.0048 @   0.4898 f d 
  data arrival time                                                                    0.4898

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2892     0.2892
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1751   0.0000   0.2892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0516   0.2172     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4  11.9631     0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.5064 f
  core/be/be_calculator/commit_pkt_o[89] (net)         11.9631              0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)  11.9631           0.0000     0.5064 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0516   0.0000 &   0.5065 f
  data arrival time                                                                    0.5065

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                         0.0127     0.3049
  data required time                                                                   0.3049
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3049
  data arrival time                                                                   -0.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2016


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)   0.1375   0.0000    0.3007 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/Q (DFFX1)   0.0325    0.1809     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (net)     1   2.4338      0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_o[26] (bsg_dff_width_p415_0)    0.0000     0.4815 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__7_ (net)   2.4338    0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (bsg_dff_width_p415_0)   0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_i[109] (net)   2.4338           0.0000     0.4815 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/D (DFFX1)   0.0325   0.0000 &   0.4815 r
  data arrival time                                                                    0.4815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3067     0.3067
  clock reconvergence pessimism                                            -0.0024     0.3043
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)          0.0000     0.3043 r
  library hold time                                                        -0.0245     0.2798
  data required time                                                                   0.2798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2798
  data arrival time                                                                   -0.4815
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2017


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0336    0.1815     0.4744 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.8526        0.0000     0.4744 r
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.4744 r
  core/be/be_calculator/exc_stage_r[3] (net)            2.8526              0.0000     0.4744 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.4744 r
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.8526              0.0000     0.4744 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0336    0.0000 &   0.4744 r
  data arrival time                                                                    0.4744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.2975 r
  library hold time                                                        -0.0249     0.2726
  data required time                                                                   0.2726
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2726
  data arrival time                                                                   -0.4744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2888     0.2888
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)   0.1751   0.0000   0.2888 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/Q (DFFX1)   0.0548   0.2193     0.5082 f
  core/be/be_calculator/calc_stage_reg/data_o[145] (net)     3  13.3530     0.0000     0.5082 f
  core/be/be_calculator/calc_stage_reg/data_o[145] (bsg_dff_width_p415_0)   0.0000     0.5082 f
  core/be/be_calculator/commit_pkt_o[50] (net)         13.3530              0.0000     0.5082 f
  core/be/be_calculator/calc_stage_reg/data_i[228] (bsg_dff_width_p415_0)   0.0000     0.5082 f
  core/be/be_calculator/calc_stage_reg/data_i[228] (net)  13.3530           0.0000     0.5082 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/D (DFFX1)   0.0548  -0.0017 &   0.5064 f
  data arrival time                                                                    0.5064

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2951     0.2951
  clock reconvergence pessimism                                            -0.0024     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)          0.0000     0.2926 r
  library hold time                                                         0.0119     0.3046
  data required time                                                                   0.3046
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3046
  data arrival time                                                                   -0.5064
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1379   0.0000   0.3007 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0550   0.2164   0.5170 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  13.4436   0.0000   0.5170 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5170 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  13.4436           0.0000     0.5170 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_02_0)   0.0000     0.5170 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         13.4436              0.0000     0.5170 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_02_0)           0.0000     0.5170 f
  core/be/dispatch_pkt[218] (net)                      13.4436              0.0000     0.5170 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_02_0)     0.0000     0.5170 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      13.4436              0.0000     0.5170 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.5170 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  13.4436            0.0000     0.5170 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0550   -0.0015 &   0.5155 f
  data arrival time                                                                    0.5155

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.3046 r
  library hold time                                                         0.0090     0.3136
  data required time                                                                   0.3136
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3136
  data arrival time                                                                   -0.5155
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1360   0.0000     0.2941 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0337    0.1815     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.8675       0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.4757 r
  core/be/be_calculator/exc_stage_r[13] (net)           2.8675              0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.8675             0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0337    0.0000 &   0.4757 r
  data arrival time                                                                    0.4757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  clock reconvergence pessimism                                            -0.0024     0.2986
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.2986 r
  library hold time                                                        -0.0249     0.2737
  data required time                                                                   0.2737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2737
  data arrival time                                                                   -0.4757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0394   0.1756   0.4104 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   4.9103   0.0000   0.4104 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4104 r
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   4.9103            0.0000     0.4104 r
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_02_0)    0.0000     0.4104 r
  core/be/be_checker/dispatch_pkt_o[59] (net)           4.9103              0.0000     0.4104 r
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_02_0)            0.0000     0.4104 r
  core/be/dispatch_pkt[59] (net)                        4.9103              0.0000     0.4104 r
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_02_0)      0.0000     0.4104 r
  core/be/be_calculator/dispatch_pkt_i[59] (net)        4.9103              0.0000     0.4104 r
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.4104 r
  core/be/be_calculator/reservation_reg/data_i[59] (net)   4.9103           0.0000     0.4104 r
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0394   0.0000 &   0.4105 r
  data arrival time                                                                    0.4105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2401     0.2401
  clock reconvergence pessimism                                            -0.0024     0.2377
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.2377 r
  library hold time                                                        -0.0291     0.2085
  data required time                                                                   0.2085
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2085
  data arrival time                                                                   -0.4105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2020


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2860     0.2860
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1684   0.0000   0.2860 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0563   0.2198     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  14.0471     0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.5058 f
  core/be/be_calculator/commit_pkt_o[41] (net)         14.0471              0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  14.0471           0.0000     0.5058 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0563   0.0004 &   0.5063 f
  data arrival time                                                                    0.5063

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  clock reconvergence pessimism                                            -0.0010     0.2932
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.2932 r
  library hold time                                                         0.0110     0.3041
  data required time                                                                   0.3041
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3041
  data arrival time                                                                   -0.5063
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)   0.1360   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/Q (DFFX1)   0.0333    0.1813     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (net)     1   2.7309      0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_o[28] (bsg_dff_width_p415_0)    0.0000     0.4794 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__9_ (net)   2.7309    0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (bsg_dff_width_p415_0)   0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_i[111] (net)   2.7309           0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/D (DFFX1)   0.0333   0.0000 &   0.4794 r
  data arrival time                                                                    0.4794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0024     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                        -0.0248     0.2772
  data required time                                                                   0.2772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2772
  data arrival time                                                                   -0.4794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2360     0.2360
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.0665   0.0000   0.2360 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0390   0.1754   0.4113 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   4.7616   0.0000   0.4113 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4113 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   4.7616            0.0000     0.4113 r
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_02_0)    0.0000     0.4113 r
  core/be/be_checker/dispatch_pkt_o[48] (net)           4.7616              0.0000     0.4113 r
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_02_0)            0.0000     0.4113 r
  core/be/dispatch_pkt[48] (net)                        4.7616              0.0000     0.4113 r
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_02_0)      0.0000     0.4113 r
  core/be/be_calculator/dispatch_pkt_i[48] (net)        4.7616              0.0000     0.4113 r
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.4113 r
  core/be/be_calculator/reservation_reg/data_i[48] (net)   4.7616           0.0000     0.4113 r
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0390   0.0000 &   0.4113 r
  data arrival time                                                                    0.4113

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2406     0.2406
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.2382 r
  library hold time                                                        -0.0290     0.2092
  data required time                                                                   0.2092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2092
  data arrival time                                                                   -0.4113
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.1360   0.0000   0.2998 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0345   0.1821     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.1620     0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.4818 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.1620    0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.1620           0.0000     0.4818 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0345  -0.0015 &   0.4803 r
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3057     0.3057
  clock reconvergence pessimism                                            -0.0024     0.3033
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3033 r
  library hold time                                                        -0.0251     0.2781
  data required time                                                                   0.2781
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2781
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2022


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2337     0.2337
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0665   0.0000   0.2337 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0326   0.1895     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   3.5393     0.0000     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[45] (net)              3.5393              0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_02_0)            0.0000     0.4232 f
  core/be/wb_pkt[45] (net)                              3.5393              0.0000     0.4232 f
  core/be/icc_place76/INP (NBUFFX8)                               0.0326    0.0000 &   0.4232 f
  core/be/icc_place76/Z (NBUFFX8)                                 0.0393    0.0713 @   0.4946 f
  core/be/n82 (net)                             5      29.0542              0.0000     0.4946 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_02_0)                  0.0000     0.4946 f
  core/be/be_checker/wb_pkt_i[45] (net)                29.0542              0.0000     0.4946 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_02_0)          0.0000     0.4946 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.0542              0.0000     0.4946 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_02_0)   0.0000   0.4946 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.0542     0.0000     0.4946 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4946 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.0542   0.0000     0.4946 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0284  -0.0035 @   0.4911 f d 
  data arrival time                                                                    0.4911

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4911
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1684   0.0000   0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0500   0.2155     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4  11.2181     0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.5030 f
  core/be/be_calculator/commit_pkt_o[84] (net)         11.2181              0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)  11.2181           0.0000     0.5030 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0500   0.0001 &   0.5031 f
  data arrival time                                                                    0.5031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2902     0.2902
  clock reconvergence pessimism                                            -0.0024     0.2878
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.2878 r
  library hold time                                                         0.0131     0.3008
  data required time                                                                   0.3008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3008
  data arrival time                                                                   -0.5031
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1360   0.0000   0.2940 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0329   0.1811     0.4751 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.6083     0.0000     0.4751 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4751 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.6083              0.0000     0.4751 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4751 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.6083           0.0000     0.4751 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0329   0.0000 &   0.4751 r
  data arrival time                                                                    0.4751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2999     0.2999
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                        -0.0246     0.2728
  data required time                                                                   0.2728
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2728
  data arrival time                                                                   -0.4751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1360   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0332   0.1812     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.6986     0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4797 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.6986          0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.6986           0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0332   0.0000 &   0.4798 r
  data arrival time                                                                    0.4798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  clock reconvergence pessimism                                            -0.0024     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                        -0.0247     0.2774
  data required time                                                                   0.2774
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2774
  data arrival time                                                                   -0.4798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_300_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2858     0.2858
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.1684   0.0000   0.2858 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0539   0.2182     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (net)     4  12.9725     0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/commit_pkt_o[78] (net)         12.9725              0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (bsg_dff_width_p415_0)   0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (net)  12.9725           0.0000     0.5040 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/D (DFFX1)   0.0539   0.0001 &   0.5041 f
  data arrival time                                                                    0.5041

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0024     0.2901
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/CLK (DFFX1)          0.0000     0.2901 r
  library hold time                                                         0.0116     0.3017
  data required time                                                                   0.3017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3017
  data arrival time                                                                   -0.5041
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1751   0.0000    0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0337    0.1847     0.4716 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.8853      0.0000     0.4716 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.4716 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.8853              0.0000     0.4716 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.4716 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.8853           0.0000     0.4716 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0337  -0.0019 &   0.4697 r
  data arrival time                                                                    0.4697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2951     0.2951
  clock reconvergence pessimism                                            -0.0024     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.2927 r
  library hold time                                                        -0.0255     0.2672
  data required time                                                                   0.2672
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2672
  data arrival time                                                                   -0.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2366     0.2366
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.0665   0.0000   0.2366 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0395   0.1757   0.4123 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   4.9344   0.0000   0.4123 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4123 r
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   4.9344            0.0000     0.4123 r
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_02_0)    0.0000     0.4123 r
  core/be/be_checker/dispatch_pkt_o[46] (net)           4.9344              0.0000     0.4123 r
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_02_0)            0.0000     0.4123 r
  core/be/dispatch_pkt[46] (net)                        4.9344              0.0000     0.4123 r
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_02_0)      0.0000     0.4123 r
  core/be/be_calculator/dispatch_pkt_i[46] (net)        4.9344              0.0000     0.4123 r
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.4123 r
  core/be/be_calculator/reservation_reg/data_i[46] (net)   4.9344           0.0000     0.4123 r
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0395   0.0000 &   0.4123 r
  data arrival time                                                                    0.4123

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2414     0.2414
  clock reconvergence pessimism                                            -0.0024     0.2390
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.2390 r
  library hold time                                                        -0.0291     0.2098
  data required time                                                                   0.2098
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2098
  data arrival time                                                                   -0.4123
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.1379   0.0000    0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0333    0.1815     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.7464      0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.4821 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.7464   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.7464           0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0333   0.0000 &   0.4821 r
  data arrival time                                                                    0.4821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3068     0.3068
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                        -0.0248     0.2796
  data required time                                                                   0.2796
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2796
  data arrival time                                                                   -0.4821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3007     0.3007
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1380   0.0000   0.3007 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0539   0.2156   0.5164 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  12.9511   0.0000   0.5164 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5164 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  12.9511           0.0000     0.5164 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_02_0)   0.0000     0.5164 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         12.9511              0.0000     0.5164 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_02_0)           0.0000     0.5164 f
  core/be/dispatch_pkt[219] (net)                      12.9511              0.0000     0.5164 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_02_0)     0.0000     0.5164 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      12.9511              0.0000     0.5164 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.5164 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  12.9511            0.0000     0.5164 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0539    0.0001 &   0.5164 f
  data arrival time                                                                    0.5164

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.3046 r
  library hold time                                                         0.0093     0.3139
  data required time                                                                   0.3139
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3139
  data arrival time                                                                   -0.5164
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1677   0.0000   0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0502   0.2156     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  11.3241     0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.5031 f
  core/be/be_calculator/commit_pkt_o[71] (net)         11.3241              0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  11.3241           0.0000     0.5031 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0502   0.0001 &   0.5032 f
  data arrival time                                                                    0.5032

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0038     0.2883
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.2883 r
  library hold time                                                         0.0124     0.3007
  data required time                                                                   0.3007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3007
  data arrival time                                                                   -0.5032
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2025


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.1360   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0334    0.1814     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.7834      0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.4795 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.7834   0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.7834           0.0000     0.4795 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0334   0.0000 &   0.4795 r
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3041     0.3041
  clock reconvergence pessimism                                            -0.0024     0.3017
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3017 r
  library hold time                                                        -0.0248     0.2769
  data required time                                                                   0.2769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2769
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2868     0.2868
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1751   0.0000   0.2868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0527   0.2179     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4  12.4180     0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/commit_pkt_o[90] (net)         12.4180              0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)  12.4180           0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0527   0.0001 &   0.5048 f
  data arrival time                                                                    0.5048

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0024     0.2897
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.2897 r
  library hold time                                                         0.0124     0.3022
  data required time                                                                   0.3022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3022
  data arrival time                                                                   -0.5048
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2026


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1360   0.0000   0.2984 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0335   0.1814     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   2.8099     0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4798 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   2.8099    0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   2.8099           0.0000     0.4798 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0335   0.0000 &   0.4798 r
  data arrival time                                                                    0.4798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0024     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                        -0.0248     0.2772
  data required time                                                                   0.2772
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2772
  data arrival time                                                                   -0.4798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_326_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2888     0.2888
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.1751   0.0000   0.2888 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0533   0.2183     0.5071 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (net)     4  12.6886     0.0000     0.5071 f
  core/be/be_calculator/calc_stage_reg/data_o[243] (bsg_dff_width_p415_0)   0.0000     0.5071 f
  core/be/be_calculator/commit_pkt_o[104] (net)        12.6886              0.0000     0.5071 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (bsg_dff_width_p415_0)   0.0000     0.5071 f
  core/be/be_calculator/calc_stage_reg/data_i[326] (net)  12.6886           0.0000     0.5071 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/D (DFFX1)   0.0533   0.0001 &   0.5072 f
  data arrival time                                                                    0.5072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_326_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                         0.0123     0.3045
  data required time                                                                   0.3045
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3045
  data arrival time                                                                   -0.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1360   0.0000   0.2985 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0336   0.1815     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.8319     0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4800 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.8319          0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.8319           0.0000     0.4800 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0336   0.0000 &   0.4800 r
  data arrival time                                                                    0.4800

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3045     0.3045
  clock reconvergence pessimism                                            -0.0024     0.3021
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.3021 r
  library hold time                                                        -0.0248     0.2773
  data required time                                                                   0.2773
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2773
  data arrival time                                                                   -0.4800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2356     0.2356
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.0665   0.0000   0.2356 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0397   0.1758   0.4114 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   4.9984   0.0000   0.4114 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4114 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   4.9984            0.0000     0.4114 r
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_02_0)    0.0000     0.4114 r
  core/be/be_checker/dispatch_pkt_o[52] (net)           4.9984              0.0000     0.4114 r
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_02_0)            0.0000     0.4114 r
  core/be/dispatch_pkt[52] (net)                        4.9984              0.0000     0.4114 r
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_02_0)      0.0000     0.4114 r
  core/be/be_calculator/dispatch_pkt_i[52] (net)        4.9984              0.0000     0.4114 r
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.4114 r
  core/be/be_calculator/reservation_reg/data_i[52] (net)   4.9984           0.0000     0.4114 r
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0397   0.0000 &   0.4114 r
  data arrival time                                                                    0.4114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  clock reconvergence pessimism                                            -0.0024     0.2379
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.2379 r
  library hold time                                                        -0.0292     0.2087
  data required time                                                                   0.2087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2087
  data arrival time                                                                   -0.4114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2027


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.1360   0.0000   0.2986 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0367   0.1836     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.9636     0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.9636   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.9636           0.0000     0.4821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0367  -0.0008 &   0.4813 r
  data arrival time                                                                    0.4813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3069     0.3069
  clock reconvergence pessimism                                            -0.0024     0.3044
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3044 r
  library hold time                                                        -0.0259     0.2786
  data required time                                                                   0.2786
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2786
  data arrival time                                                                   -0.4813
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2961     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.1360   0.0000    0.2961 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0335    0.1815     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   2.8232      0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.4775 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   2.8232   0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   2.8232           0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0335   0.0000 &   0.4776 r
  data arrival time                                                                    0.4776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3020     0.3020
  clock reconvergence pessimism                                            -0.0024     0.2996
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.2996 r
  library hold time                                                        -0.0248     0.2748
  data required time                                                                   0.2748
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2748
  data arrival time                                                                   -0.4776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3010     0.3010
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1375   0.0000    0.3010 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0335    0.1816     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.8119      0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.8119    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.8119            0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0335    0.0000 &   0.4825 r
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3070     0.3070
  clock reconvergence pessimism                                            -0.0024     0.3046
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.3046 r
  library hold time                                                        -0.0248     0.2797
  data required time                                                                   0.2797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2797
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0665   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0325   0.1895     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5221     0.0000     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5221              0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4234 f
  core/be/wb_pkt[52] (net)                              3.5221              0.0000     0.4234 f
  core/be/icc_place87/INP (NBUFFX8)                               0.0325    0.0000 &   0.4234 f
  core/be/icc_place87/Z (NBUFFX8)                                 0.0379    0.0705 @   0.4940 f
  core/be/n93 (net)                             5      25.9437              0.0000     0.4940 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4940 f
  core/be/be_checker/wb_pkt_i[52] (net)                25.9437              0.0000     0.4940 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4940 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      25.9437              0.0000     0.4940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  25.9437     0.0000     0.4940 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4940 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  25.9437   0.0000     0.4940 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0274  -0.0023 @   0.4916 f d 
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1360   0.0000    0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0339    0.1817     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.9518      0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4797 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.9518   0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.9518           0.0000     0.4797 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0339   0.0000 &   0.4798 r
  data arrival time                                                                    0.4798

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3043     0.3043
  clock reconvergence pessimism                                            -0.0024     0.3019
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.3019 r
  library hold time                                                        -0.0249     0.2770
  data required time                                                                   0.2770
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2770
  data arrival time                                                                   -0.4798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2954     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1360   0.0000     0.2954 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0342    0.1819     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.0773       0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4773 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.0773              0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.0773            0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0342    0.0000 &   0.4774 r
  data arrival time                                                                    0.4774

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3019     0.3019
  clock reconvergence pessimism                                            -0.0024     0.2995
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2995 r
  library hold time                                                        -0.0251     0.2745
  data required time                                                                   0.2745
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2745
  data arrival time                                                                   -0.4774
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0403   0.1762   0.4110 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   5.2383   0.0000   0.4110 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4110 r
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   5.2383            0.0000     0.4110 r
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_02_0)    0.0000     0.4110 r
  core/be/be_checker/dispatch_pkt_o[55] (net)           5.2383              0.0000     0.4110 r
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_02_0)            0.0000     0.4110 r
  core/be/dispatch_pkt[55] (net)                        5.2383              0.0000     0.4110 r
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_02_0)      0.0000     0.4110 r
  core/be/be_calculator/dispatch_pkt_i[55] (net)        5.2383              0.0000     0.4110 r
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.4110 r
  core/be/be_calculator/reservation_reg/data_i[55] (net)   5.2383           0.0000     0.4110 r
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0403   0.0000 &   0.4110 r
  data arrival time                                                                    0.4110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  clock reconvergence pessimism                                            -0.0024     0.2374
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.2374 r
  library hold time                                                        -0.0293     0.2080
  data required time                                                                   0.2080
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2080
  data arrival time                                                                   -0.4110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0323   0.1893     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.4322     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.4322              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[53] (net)                              3.4322              0.0000     0.4244 f
  core/be/icc_place84/INP (NBUFFX8)                               0.0323    0.0000 &   0.4244 f
  core/be/icc_place84/Z (NBUFFX8)                                 0.0391    0.0708 @   0.4952 f
  core/be/n90 (net)                             5      27.5721              0.0000     0.4952 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4952 f
  core/be/be_checker/wb_pkt_i[53] (net)                27.5721              0.0000     0.4952 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4952 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.5721              0.0000     0.4952 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4952 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.5721     0.0000     0.4952 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4952 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.5721   0.0000     0.4952 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0283  -0.0033 @   0.4918 f d 
  data arrival time                                                                    0.4918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2940     0.2940
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.1360    0.0000     0.2940 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0339    0.1817     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.9708        0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.4757 r
  core/be/be_calculator/exc_stage_r[8] (net)            2.9708              0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.9708             0.0000     0.4757 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0339    0.0000 &   0.4757 r
  data arrival time                                                                    0.4757

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2976
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.2976 r
  library hold time                                                        -0.0250     0.2727
  data required time                                                                   0.2727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2727
  data arrival time                                                                   -0.4757
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.1360    0.0000     0.2939 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0338    0.1816     0.4755 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.9257        0.0000     0.4755 r
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.4755 r
  core/be/be_calculator/exc_stage_r[7] (net)            2.9257              0.0000     0.4755 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.4755 r
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.9257             0.0000     0.4755 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0338    0.0000 &   0.4755 r
  data arrival time                                                                    0.4755

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2974
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.2974 r
  library hold time                                                        -0.0249     0.2725
  data required time                                                                   0.2725
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2725
  data arrival time                                                                   -0.4755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2339     0.2339
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0665   0.0000   0.2339 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0325   0.1895     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   3.5221     0.0000     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[52] (net)              3.5221              0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_02_0)            0.0000     0.4234 f
  core/be/wb_pkt[52] (net)                              3.5221              0.0000     0.4234 f
  core/be/icc_place87/INP (NBUFFX8)                               0.0325    0.0000 &   0.4234 f
  core/be/icc_place87/Z (NBUFFX8)                                 0.0379    0.0705 @   0.4940 f
  core/be/n93 (net)                             5      25.9437              0.0000     0.4940 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_02_0)                  0.0000     0.4940 f
  core/be/be_checker/wb_pkt_i[52] (net)                25.9437              0.0000     0.4940 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_02_0)          0.0000     0.4940 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      25.9437              0.0000     0.4940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_02_0)   0.0000   0.4940 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  25.9437     0.0000     0.4940 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4940 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  25.9437   0.0000     0.4940 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0274  -0.0027 @   0.4913 f d 
  data arrival time                                                                    0.4913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0323   0.1893     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     1   3.4322     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[53] (net)              3.4322              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[53] (net)                              3.4322              0.0000     0.4244 f
  core/be/icc_place84/INP (NBUFFX8)                               0.0323    0.0000 &   0.4244 f
  core/be/icc_place84/Z (NBUFFX8)                                 0.0391    0.0708 @   0.4952 f
  core/be/n90 (net)                             5      27.5721              0.0000     0.4952 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_02_0)                  0.0000     0.4952 f
  core/be/be_checker/wb_pkt_i[53] (net)                27.5721              0.0000     0.4952 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_02_0)          0.0000     0.4952 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      27.5721              0.0000     0.4952 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_02_0)   0.0000   0.4952 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  27.5721     0.0000     0.4952 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4952 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  27.5721   0.0000     0.4952 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0283  -0.0038 @   0.4913 f d 
  data arrival time                                                                    0.4913

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.1827   0.0000   0.2925 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0557   0.2206     0.5131 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  13.7560     0.0000     0.5131 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.5131 f
  core/be/be_calculator/commit_pkt_o[98] (net)         13.7560              0.0000     0.5131 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.5131 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  13.7560           0.0000     0.5131 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0557  -0.0017 &   0.5114 f
  data arrival time                                                                    0.5114

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  clock reconvergence pessimism                                            -0.0024     0.2959
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.2959 r
  library hold time                                                         0.0124     0.3083
  data required time                                                                   0.3083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3083
  data arrival time                                                                   -0.5114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0665   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0333   0.1901     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.8588     0.0000     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.8588              0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4243 f
  core/be/wb_pkt[48] (net)                              3.8588              0.0000     0.4243 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0333    0.0000 &   0.4243 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0398    0.0713 @   0.4956 f
  core/be/n54 (net)                             5      28.8814              0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[48] (net)                28.8814              0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      28.8814              0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  28.8814     0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  28.8814   0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0288  -0.0037 @   0.4920 f d 
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0339   0.1906     0.4249 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.1178     0.0000     0.4249 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4249 f
  core/be/be_calculator/wb_pkt_o[50] (net)              4.1178              0.0000     0.4249 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4249 f
  core/be/wb_pkt[50] (net)                              4.1178              0.0000     0.4249 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0339   -0.0031 &   0.4218 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0379    0.0710 @   0.4928 f
  core/be/n64 (net)                             5      26.3261              0.0000     0.4928 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4928 f
  core/be/be_checker/wb_pkt_i[50] (net)                26.3261              0.0000     0.4928 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4928 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      26.3261              0.0000     0.4928 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4928 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  26.3261     0.0000     0.4928 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4928 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  26.3261   0.0000     0.4928 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0274  -0.0009 @   0.4920 f d 
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2342     0.2342
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0665   0.0000   0.2342 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0333   0.1901     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   3.8588     0.0000     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[48] (net)              3.8588              0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_02_0)            0.0000     0.4243 f
  core/be/wb_pkt[48] (net)                              3.8588              0.0000     0.4243 f
  core/be/icc_place48/INP (NBUFFX8)                               0.0333    0.0000 &   0.4243 f
  core/be/icc_place48/Z (NBUFFX8)                                 0.0398    0.0713 @   0.4956 f
  core/be/n54 (net)                             5      28.8814              0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_02_0)                  0.0000     0.4956 f
  core/be/be_checker/wb_pkt_i[48] (net)                28.8814              0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_02_0)          0.0000     0.4956 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      28.8814              0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_02_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  28.8814     0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  28.8814   0.0000     0.4956 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0289  -0.0043 @   0.4914 f d 
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0317   0.1888     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.1564     0.0000     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.1564              0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4232 f
  core/be/wb_pkt[59] (net)                              3.1564              0.0000     0.4232 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0317    0.0000 &   0.4233 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0407    0.0711 @   0.4943 f
  core/be/n72 (net)                             5      29.8228              0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[59] (net)                29.8228              0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      29.8228              0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  29.8228     0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  29.8228   0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0295  -0.0023 @   0.4920 f d 
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2981     0.2981
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.1360   0.0000   0.2981 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0343   0.1820     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.1141     0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.4801 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.1141   0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.1141           0.0000     0.4801 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0343   0.0000 &   0.4801 r
  data arrival time                                                                    0.4801

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3044     0.3044
  clock reconvergence pessimism                                            -0.0024     0.3020
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3020 r
  library hold time                                                        -0.0251     0.2769
  data required time                                                                   0.2769
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2769
  data arrival time                                                                   -0.4801
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2032


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2348     0.2348
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.0665   0.0000   0.2348 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0414   0.1769   0.4117 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   5.6148   0.0000   0.4117 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4117 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   5.6148            0.0000     0.4117 r
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_02_0)    0.0000     0.4117 r
  core/be/be_checker/dispatch_pkt_o[49] (net)           5.6148              0.0000     0.4117 r
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_02_0)            0.0000     0.4117 r
  core/be/dispatch_pkt[49] (net)                        5.6148              0.0000     0.4117 r
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_02_0)      0.0000     0.4117 r
  core/be/be_calculator/dispatch_pkt_i[49] (net)        5.6148              0.0000     0.4117 r
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.4117 r
  core/be/be_calculator/reservation_reg/data_i[49] (net)   5.6148           0.0000     0.4117 r
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0414  -0.0007 &   0.4111 r
  data arrival time                                                                    0.4111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  clock reconvergence pessimism                                            -0.0024     0.2374
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.2374 r
  library hold time                                                        -0.0296     0.2078
  data required time                                                                   0.2078
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2078
  data arrival time                                                                   -0.4111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0317   0.1888     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.1564     0.0000     0.4232 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.1564              0.0000     0.4232 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_02_0)            0.0000     0.4232 f
  core/be/wb_pkt[59] (net)                              3.1564              0.0000     0.4232 f
  core/be/icc_place66/INP (NBUFFX8)                               0.0317    0.0000 &   0.4233 f
  core/be/icc_place66/Z (NBUFFX8)                                 0.0407    0.0711 @   0.4943 f
  core/be/n72 (net)                             5      29.8228              0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_02_0)                  0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[59] (net)                29.8228              0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_02_0)          0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      29.8228              0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_02_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  29.8228     0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  29.8228   0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0295  -0.0028 @   0.4916 f d 
  data arrival time                                                                    0.4916

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2345     0.2345
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0665   0.0000   0.2345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0328   0.1897     0.4242 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.6195     0.0000     0.4242 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4242 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.6195              0.0000     0.4242 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4242 f
  core/be/wb_pkt[49] (net)                              3.6195              0.0000     0.4242 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0328    0.0000 &   0.4242 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0393    0.0709 @   0.4951 f
  core/be/n42 (net)                             5      27.7459              0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[49] (net)                27.7459              0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.7459              0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.7459     0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.7459   0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0284  -0.0029 @   0.4922 f d 
  data arrival time                                                                    0.4922

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4922
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0340    0.1818     0.4747 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   3.0073        0.0000     0.4747 r
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.4747 r
  core/be/be_calculator/exc_stage_r[4] (net)            3.0073              0.0000     0.4747 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.4747 r
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   3.0073              0.0000     0.4747 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0340    0.0000 &   0.4747 r
  data arrival time                                                                    0.4747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2988     0.2988
  clock reconvergence pessimism                                            -0.0024     0.2964
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.2964 r
  library hold time                                                        -0.0250     0.2714
  data required time                                                                   0.2714
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2714
  data arrival time                                                                   -0.4747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2033


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1360   0.0000     0.2941 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0353    0.1826     0.4768 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   3.4664       0.0000     0.4768 r
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.4768 r
  core/be/be_calculator/exc_stage_r[14] (net)           3.4664              0.0000     0.4768 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.4768 r
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   3.4664             0.0000     0.4768 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0353    0.0000 &   0.4768 r
  data arrival time                                                                    0.4768

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3013     0.3013
  clock reconvergence pessimism                                            -0.0024     0.2989
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.2989 r
  library hold time                                                        -0.0254     0.2735
  data required time                                                                   0.2735
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2735
  data arrival time                                                                   -0.4768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1751   0.0000    0.2863 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0326    0.1840     0.4703 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.4837      0.0000     0.4703 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.4703 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.4837              0.0000     0.4703 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.4703 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.4837           0.0000     0.4703 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0326   0.0000 &   0.4703 r
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0024     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.2921 r
  library hold time                                                        -0.0252     0.2669
  data required time                                                                   0.2669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2669
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2034


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0339   0.1906     0.4249 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   4.1178     0.0000     0.4249 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4249 f
  core/be/be_calculator/wb_pkt_o[50] (net)              4.1178              0.0000     0.4249 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_02_0)            0.0000     0.4249 f
  core/be/wb_pkt[50] (net)                              4.1178              0.0000     0.4249 f
  core/be/icc_place58/INP (NBUFFX8)                               0.0339   -0.0031 &   0.4218 f
  core/be/icc_place58/Z (NBUFFX8)                                 0.0379    0.0710 @   0.4928 f
  core/be/n64 (net)                             5      26.3261              0.0000     0.4928 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_02_0)                  0.0000     0.4928 f
  core/be/be_checker/wb_pkt_i[50] (net)                26.3261              0.0000     0.4928 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_02_0)          0.0000     0.4928 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      26.3261              0.0000     0.4928 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_02_0)   0.0000   0.4928 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  26.3261     0.0000     0.4928 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4928 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  26.3261   0.0000     0.4928 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0274  -0.0011 @   0.4917 f d 
  data arrival time                                                                    0.4917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_243_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2887     0.2887
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)   0.1751   0.0000   0.2887 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/Q (DFFX1)   0.0543   0.2190     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (net)     3  13.1308     0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_o[160] (bsg_dff_width_p415_0)   0.0000     0.5077 f
  core/be/be_calculator/commit_pkt_o[65] (net)         13.1308              0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (bsg_dff_width_p415_0)   0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_i[243] (net)  13.1308           0.0000     0.5077 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/D (DFFX1)   0.0543   0.0001 &   0.5078 f
  data arrival time                                                                    0.5078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2946     0.2946
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_243_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                         0.0121     0.3043
  data required time                                                                   0.3043
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3043
  data arrival time                                                                   -0.5078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2349     0.2349
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.0665   0.0000   0.2349 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0413   0.1769   0.4118 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   5.5917   0.0000   0.4118 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4118 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   5.5917            0.0000     0.4118 r
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_02_0)    0.0000     0.4118 r
  core/be/be_checker/dispatch_pkt_o[57] (net)           5.5917              0.0000     0.4118 r
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_02_0)            0.0000     0.4118 r
  core/be/dispatch_pkt[57] (net)                        5.5917              0.0000     0.4118 r
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_02_0)      0.0000     0.4118 r
  core/be/be_calculator/dispatch_pkt_i[57] (net)        5.5917              0.0000     0.4118 r
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.4118 r
  core/be/be_calculator/reservation_reg/data_i[57] (net)   5.5917           0.0000     0.4118 r
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0413   0.0000 &   0.4119 r
  data arrival time                                                                    0.4119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2403     0.2403
  clock reconvergence pessimism                                            -0.0024     0.2379
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.2379 r
  library hold time                                                        -0.0296     0.2083
  data required time                                                                   0.2083
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2083
  data arrival time                                                                   -0.4119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0319   0.1889     0.4225 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.2304     0.0000     0.4225 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4225 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.2304              0.0000     0.4225 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4225 f
  core/be/wb_pkt[40] (net)                              3.2304              0.0000     0.4225 f
  core/be/icc_place41/INP (NBUFFX8)                               0.0319    0.0000 &   0.4225 f
  core/be/icc_place41/Z (NBUFFX8)                                 0.0394    0.0716 @   0.4941 f
  core/be/n47 (net)                             5      30.2967              0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[40] (net)                30.2967              0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.2967              0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.2967     0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.2967   0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0285  -0.0017 @   0.4924 f d 
  data arrival time                                                                    0.4924

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2035


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1670   0.0000   0.2863 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0530   0.2174     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  12.5475     0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.5037 f
  core/be/be_calculator/commit_pkt_o[73] (net)         12.5475              0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  12.5475           0.0000     0.5037 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0530   0.0003 &   0.5040 f
  data arrival time                                                                    0.5040

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0038     0.2887
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.2887 r
  library hold time                                                         0.0118     0.3005
  data required time                                                                   0.3005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3005
  data arrival time                                                                   -0.5040
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2345     0.2345
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0665   0.0000   0.2345 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0328   0.1897     0.4242 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.6195     0.0000     0.4242 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4242 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.6195              0.0000     0.4242 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_02_0)            0.0000     0.4242 f
  core/be/wb_pkt[49] (net)                              3.6195              0.0000     0.4242 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0328    0.0000 &   0.4242 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0393    0.0709 @   0.4951 f
  core/be/n42 (net)                             5      27.7459              0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_02_0)                  0.0000     0.4951 f
  core/be/be_checker/wb_pkt_i[49] (net)                27.7459              0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_02_0)          0.0000     0.4951 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      27.7459              0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_02_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  27.7459     0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  27.7459   0.0000     0.4951 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0284  -0.0033 @   0.4918 f d 
  data arrival time                                                                    0.4918

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4918
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2362     0.2362
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.0665   0.0000   0.2362 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0409   0.1766   0.4128 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   5.4279   0.0000   0.4128 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4128 r
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   5.4279            0.0000     0.4128 r
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_02_0)    0.0000     0.4128 r
  core/be/be_checker/dispatch_pkt_o[61] (net)           5.4279              0.0000     0.4128 r
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_02_0)            0.0000     0.4128 r
  core/be/dispatch_pkt[61] (net)                        5.4279              0.0000     0.4128 r
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_02_0)      0.0000     0.4128 r
  core/be/be_calculator/dispatch_pkt_i[61] (net)        5.4279              0.0000     0.4128 r
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.4128 r
  core/be/be_calculator/reservation_reg/data_i[61] (net)   5.4279           0.0000     0.4128 r
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0409   0.0000 &   0.4129 r
  data arrival time                                                                    0.4129

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2411     0.2411
  clock reconvergence pessimism                                            -0.0024     0.2387
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.2387 r
  library hold time                                                        -0.0295     0.2092
  data required time                                                                   0.2092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2092
  data arrival time                                                                   -0.4129
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2877     0.2877
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1677   0.0000   0.2877 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0514   0.2164     0.5041 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4  11.8681     0.0000     0.5041 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.5041 f
  core/be/be_calculator/commit_pkt_o[72] (net)         11.8681              0.0000     0.5041 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.5041 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)  11.8681           0.0000     0.5041 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0514   0.0001 &   0.5042 f
  data arrival time                                                                    0.5042

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0038     0.2883
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.2883 r
  library hold time                                                         0.0121     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.5042
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2358     0.2358
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.0665   0.0000   0.2358 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0412   0.1768   0.4126 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   5.5353   0.0000   0.4126 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4126 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   5.5353            0.0000     0.4126 r
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_02_0)    0.0000     0.4126 r
  core/be/be_checker/dispatch_pkt_o[56] (net)           5.5353              0.0000     0.4126 r
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_02_0)            0.0000     0.4126 r
  core/be/dispatch_pkt[56] (net)                        5.5353              0.0000     0.4126 r
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_02_0)      0.0000     0.4126 r
  core/be/be_calculator/dispatch_pkt_i[56] (net)        5.5353              0.0000     0.4126 r
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.4126 r
  core/be/be_calculator/reservation_reg/data_i[56] (net)   5.5353           0.0000     0.4126 r
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0412   0.0000 &   0.4126 r
  data arrival time                                                                    0.4126

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2383
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.2383 r
  library hold time                                                        -0.0295     0.2088
  data required time                                                                   0.2088
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2088
  data arrival time                                                                   -0.4126
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0412   0.1768   0.4118 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   5.5280   0.0000   0.4118 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4118 r
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   5.5280            0.0000     0.4118 r
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_02_0)    0.0000     0.4118 r
  core/be/be_checker/dispatch_pkt_o[58] (net)           5.5280              0.0000     0.4118 r
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_02_0)            0.0000     0.4118 r
  core/be/dispatch_pkt[58] (net)                        5.5280              0.0000     0.4118 r
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_02_0)      0.0000     0.4118 r
  core/be/be_calculator/dispatch_pkt_i[58] (net)        5.5280              0.0000     0.4118 r
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.4118 r
  core/be/be_calculator/reservation_reg/data_i[58] (net)   5.5280           0.0000     0.4118 r
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0412   0.0000 &   0.4119 r
  data arrival time                                                                    0.4119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2398     0.2398
  clock reconvergence pessimism                                            -0.0024     0.2374
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.2374 r
  library hold time                                                        -0.0295     0.2079
  data required time                                                                   0.2079
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2079
  data arrival time                                                                   -0.4119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0319   0.1889     0.4225 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.2304     0.0000     0.4225 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4225 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.2304              0.0000     0.4225 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_02_0)            0.0000     0.4225 f
  core/be/wb_pkt[40] (net)                              3.2304              0.0000     0.4225 f
  core/be/icc_place41/INP (NBUFFX8)                               0.0319    0.0000 &   0.4225 f
  core/be/icc_place41/Z (NBUFFX8)                                 0.0394    0.0716 @   0.4941 f
  core/be/n47 (net)                             5      30.2967              0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_02_0)                  0.0000     0.4941 f
  core/be/be_checker/wb_pkt_i[40] (net)                30.2967              0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_02_0)          0.0000     0.4941 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      30.2967              0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_02_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  30.2967     0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  30.2967   0.0000     0.4941 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0285  -0.0018 @   0.4923 f d 
  data arrival time                                                                    0.4923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2040


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.1375   0.0000    0.3001 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0348    0.1824     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   3.2673      0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.4825 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   3.2673   0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   3.2673           0.0000     0.4825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0348   0.0000 &   0.4825 r
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3061     0.3061
  clock reconvergence pessimism                                            -0.0024     0.3037
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3037 r
  library hold time                                                        -0.0253     0.2784
  data required time                                                                   0.2784
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2784
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2878     0.2878
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1671   0.0000   0.2878 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0518   0.2166     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  12.0116     0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.5044 f
  core/be/be_calculator/commit_pkt_o[74] (net)         12.0116              0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  12.0116           0.0000     0.5044 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0518   0.0000 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0038     0.2883
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.2883 r
  library hold time                                                         0.0120     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2041


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.1668   0.0000   0.2844 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0316   0.1827   0.4671 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   2.1212   0.0000   0.4671 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.4671 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   2.1212       0.0000     0.4671 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.4671 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   2.1212   0.0000   0.4671 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0316   0.0000 &   0.4671 r
  data arrival time                                                                    0.4671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2912     0.2912
  clock reconvergence pessimism                                            -0.0038     0.2874
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.2874 r
  library hold time                                                        -0.0248     0.2626
  data required time                                                                   0.2626
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2626
  data arrival time                                                                   -0.4671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2362     0.2362
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.0665   0.0000   0.2362 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0416   0.1770   0.4132 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   5.6787   0.0000   0.4132 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4132 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   5.6787            0.0000     0.4132 r
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_02_0)    0.0000     0.4132 r
  core/be/be_checker/dispatch_pkt_o[50] (net)           5.6787              0.0000     0.4132 r
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_02_0)            0.0000     0.4132 r
  core/be/dispatch_pkt[50] (net)                        5.6787              0.0000     0.4132 r
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_02_0)      0.0000     0.4132 r
  core/be/be_calculator/dispatch_pkt_i[50] (net)        5.6787              0.0000     0.4132 r
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.4132 r
  core/be/be_calculator/reservation_reg/data_i[50] (net)   5.6787           0.0000     0.4132 r
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0416   0.0000 &   0.4133 r
  data arrival time                                                                    0.4133

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  clock reconvergence pessimism                                            -0.0024     0.2384
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.2384 r
  library hold time                                                        -0.0296     0.2087
  data required time                                                                   0.2087
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2087
  data arrival time                                                                   -0.4133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1684   0.0000    0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0320    0.1830     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.2601      0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.4705 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.2601              0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.2601           0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0320   0.0000 &   0.4705 r
  data arrival time                                                                    0.4705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                        -0.0249     0.2660
  data required time                                                                   0.2660
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2660
  data arrival time                                                                   -0.4705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1360   0.0000     0.2939 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0359    0.1831     0.4769 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   3.6898       0.0000     0.4769 r
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.4769 r
  core/be/be_calculator/exc_stage_r[12] (net)           3.6898              0.0000     0.4769 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.4769 r
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   3.6898             0.0000     0.4769 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0359    0.0000 &   0.4770 r
  data arrival time                                                                    0.4770

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3004     0.3004
  clock reconvergence pessimism                                            -0.0024     0.2980
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.2980 r
  library hold time                                                        -0.0256     0.2724
  data required time                                                                   0.2724
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2724
  data arrival time                                                                   -0.4770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1684   0.0000    0.2870 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0321    0.1831     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.2835      0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.4700 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.2835              0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.2835           0.0000     0.4700 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0321   0.0000 &   0.4701 r
  data arrival time                                                                    0.4701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.2904 r
  library hold time                                                        -0.0249     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2867     0.2867
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1751   0.0000    0.2867 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0338    0.1848     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.9188      0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.4714 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.9188              0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.9188           0.0000     0.4714 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0338   0.0000 &   0.4715 r
  data arrival time                                                                    0.4715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2948     0.2948
  clock reconvergence pessimism                                            -0.0024     0.2924
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.2924 r
  library hold time                                                        -0.0255     0.2669
  data required time                                                                   0.2669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2669
  data arrival time                                                                   -0.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2868     0.2868
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1751   0.0000    0.2868 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0340    0.1849     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.9934      0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.4718 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.9934              0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.9934           0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0340   0.0000 &   0.4718 r
  data arrival time                                                                    0.4718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2950     0.2950
  clock reconvergence pessimism                                            -0.0024     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.2926 r
  library hold time                                                        -0.0256     0.2670
  data required time                                                                   0.2670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2670
  data arrival time                                                                   -0.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2611     0.2611
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_/CLK (DFFX1)   0.1367   0.0000   0.2611 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__12_/Q (DFFX1)   0.0373   0.2036   0.4647 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__12_ (net)     1   5.6077   0.0000   0.4647 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U152/IN1 (AND2X1)   0.0373  -0.0006 &   0.4641 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U152/Q (AND2X1)    0.0440    0.0633     0.5274 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n50 (net)     1   8.5693     0.0000     0.5274 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_/D (DFFX1)   0.0440  -0.0020 &   0.5254 f
  data arrival time                                                                    0.5254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3050     0.3050
  clock reconvergence pessimism                                            -0.0024     0.3026
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__12_/CLK (DFFX1)   0.0000   0.3026 r
  library hold time                                                         0.0180     0.3206
  data required time                                                                   0.3206
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3206
  data arrival time                                                                   -0.5254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2960     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1360   0.0000    0.2960 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0336    0.1815     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.8591      0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4775 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.8591              0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.8591           0.0000     0.4775 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0336   0.0000 &   0.4775 r
  data arrival time                                                                    0.4775

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3000     0.3000
  clock reconvergence pessimism                                            -0.0024     0.2975
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2975 r
  library hold time                                                        -0.0249     0.2727
  data required time                                                                   0.2727
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2727
  data arrival time                                                                   -0.4775
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2049


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.1554   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0337    0.1831     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.8612      0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.4659 r
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.8612              0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.8612            0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0337    0.0000 &   0.4659 r
  data arrival time                                                                    0.4659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  clock reconvergence pessimism                                            -0.0024     0.2861
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.2861 r
  library hold time                                                        -0.0252     0.2609
  data required time                                                                   0.2609
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2609
  data arrival time                                                                   -0.4659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2050


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2852     0.2852
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1683   0.0000   0.2852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0331   0.1837   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.6500   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.6500      0.0000     0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.6500   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0331   0.0000 &   0.4690 r
  data arrival time                                                                    0.4690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2915     0.2915
  clock reconvergence pessimism                                            -0.0024     0.2891
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.2891 r
  library hold time                                                        -0.0252     0.2639
  data required time                                                                   0.2639
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2639
  data arrival time                                                                   -0.4690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2051


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0331   0.1899     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.7620     0.0000     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.7620              0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4243 f
  core/be/wb_pkt[58] (net)                              3.7620              0.0000     0.4243 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0331    0.0000 &   0.4244 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0421    0.0724 @   0.4968 f
  core/be/n66 (net)                             5      33.3023              0.0000     0.4968 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4968 f
  core/be/be_checker/wb_pkt_i[58] (net)                33.3023              0.0000     0.4968 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4968 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.3023              0.0000     0.4968 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4968 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.3023     0.0000     0.4968 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4968 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.3023   0.0000     0.4968 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0421  -0.0028 @   0.4941 f d 
  data arrival time                                                                    0.4941

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2867     0.2867
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1684   0.0000   0.2867 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0327   0.1835   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.5127   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.5127      0.0000     0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.5127   0.0000   0.4702 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0327   0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0024     0.2900
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.2900 r
  library hold time                                                        -0.0251     0.2650
  data required time                                                                   0.2650
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2650
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1560   0.0000     0.2837 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0340    0.1834     0.4670 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.9873       0.0000     0.4670 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4670 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.9873             0.0000     0.4670 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4670 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.9873            0.0000     0.4670 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0340    0.0000 &   0.4670 r
  data arrival time                                                                    0.4670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2894     0.2894
  clock reconvergence pessimism                                            -0.0024     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2870 r
  library hold time                                                        -0.0253     0.2617
  data required time                                                                   0.2617
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2617
  data arrival time                                                                   -0.4670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.1827   0.0000   0.2927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0743   0.2323     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  22.0143     0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.5250 f
  core/be/be_calculator/commit_pkt_o[29] (net)         22.0143              0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  22.0143           0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0743  -0.0148 &   0.5102 f
  data arrival time                                                                    0.5102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  clock reconvergence pessimism                                            -0.0024     0.2962
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.2962 r
  library hold time                                                         0.0086     0.3048
  data required time                                                                   0.3048
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3048
  data arrival time                                                                   -0.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_234_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2876     0.2876
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)   0.1751   0.0000   0.2876 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/Q (DFFX1)   0.0771   0.2334     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_o[151] (net)     3  23.2598     0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_o[151] (bsg_dff_width_p415_0)   0.0000     0.5210 f
  core/be/be_calculator/commit_pkt_o[56] (net)         23.2598              0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_i[234] (bsg_dff_width_p415_0)   0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_i[234] (net)  23.2598           0.0000     0.5210 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/D (DFFX1)   0.0771  -0.0119 &   0.5091 f
  data arrival time                                                                    0.5091

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  clock reconvergence pessimism                                            -0.0024     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_234_/CLK (DFFX1)          0.0000     0.2955 r
  library hold time                                                         0.0082     0.3037
  data required time                                                                   0.3037
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3037
  data arrival time                                                                   -0.5091
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0331   0.1899     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     1   3.7620     0.0000     0.4243 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[58] (net)              3.7620              0.0000     0.4243 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_02_0)            0.0000     0.4243 f
  core/be/wb_pkt[58] (net)                              3.7620              0.0000     0.4243 f
  core/be/icc_place60/INP (NBUFFX8)                               0.0331    0.0000 &   0.4244 f
  core/be/icc_place60/Z (NBUFFX8)                                 0.0421    0.0724 @   0.4968 f
  core/be/n66 (net)                             5      33.3023              0.0000     0.4968 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_02_0)                  0.0000     0.4968 f
  core/be/be_checker/wb_pkt_i[58] (net)                33.3023              0.0000     0.4968 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_02_0)          0.0000     0.4968 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      33.3023              0.0000     0.4968 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_02_0)   0.0000   0.4968 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  33.3023     0.0000     0.4968 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4968 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  33.3023   0.0000     0.4968 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0421  -0.0031 @   0.4938 f d 
  data arrival time                                                                    0.4938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4938
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2365     0.2365
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.0665   0.0000   0.2365 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0423   0.1776   0.4141 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   5.9563   0.0000   0.4141 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4141 r
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   5.9563            0.0000     0.4141 r
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_02_0)    0.0000     0.4141 r
  core/be/be_checker/dispatch_pkt_o[43] (net)           5.9563              0.0000     0.4141 r
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_02_0)            0.0000     0.4141 r
  core/be/dispatch_pkt[43] (net)                        5.9563              0.0000     0.4141 r
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_02_0)      0.0000     0.4141 r
  core/be/be_calculator/dispatch_pkt_i[43] (net)        5.9563              0.0000     0.4141 r
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.4141 r
  core/be/be_calculator/reservation_reg/data_i[43] (net)   5.9563           0.0000     0.4141 r
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0423   0.0001 &   0.4141 r
  data arrival time                                                                    0.4141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2408     0.2408
  clock reconvergence pessimism                                            -0.0024     0.2384
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.2384 r
  library hold time                                                        -0.0298     0.2086
  data required time                                                                   0.2086
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2086
  data arrival time                                                                   -0.4141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0323   0.1893     0.4237 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.4417     0.0000     0.4237 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4237 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.4417              0.0000     0.4237 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4237 f
  core/be/wb_pkt[56] (net)                              3.4417              0.0000     0.4237 f
  core/be/icc_place69/INP (NBUFFX8)                               0.0323    0.0000 &   0.4237 f
  core/be/icc_place69/Z (NBUFFX8)                                 0.0381    0.0706 @   0.4943 f
  core/be/n75 (net)                             5      26.2995              0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[56] (net)                26.2995              0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      26.2995              0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  26.2995     0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  26.2995   0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0275   0.0001 @   0.4944 f d 
  data arrival time                                                                    0.4944

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4944
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2055


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1751   0.0000    0.2846 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0322    0.1837     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.3091      0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.4683 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.3091              0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.3091           0.0000     0.4683 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0322   0.0000 &   0.4683 r
  data arrival time                                                                    0.4683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2902     0.2902
  clock reconvergence pessimism                                            -0.0024     0.2878
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.2878 r
  library hold time                                                        -0.0250     0.2627
  data required time                                                                   0.2627
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2627
  data arrival time                                                                   -0.4683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.1684   0.0000   0.2863 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0332   0.1838   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.6781   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.6781      0.0000     0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.6781   0.0000   0.4701 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0332   0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0024     0.2898
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.2898 r
  library hold time                                                        -0.0252     0.2646
  data required time                                                                   0.2646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2646
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2930     0.2930
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.1828   0.0000    0.2930 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0326    0.1846     0.4776 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.4775      0.0000     0.4776 r
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.4776 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.4775   0.0000     0.4776 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.4776 r
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.4775           0.0000     0.4776 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0326   0.0000 &   0.4777 r
  data arrival time                                                                    0.4777

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2973
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.2973 r
  library hold time                                                        -0.0253     0.2720
  data required time                                                                   0.2720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2720
  data arrival time                                                                   -0.4777
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3006     0.3006
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1378   0.0000    0.3006 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0357    0.1830     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.5961      0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.4836 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.5961   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.5961           0.0000     0.4836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0357   0.0000 &   0.4836 r
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clock reconvergence pessimism                                            -0.0024     0.3036
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3036 r
  library hold time                                                        -0.0256     0.2780
  data required time                                                                   0.2780
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2780
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0324   0.1893     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.4489     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.4489              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[60] (net)                              3.4489              0.0000     0.4244 f
  core/be/icc_place79/INP (NBUFFX8)                               0.0324    0.0000 &   0.4244 f
  core/be/icc_place79/Z (NBUFFX8)                                 0.0403    0.0714 @   0.4958 f
  core/be/n85 (net)                             5      29.9953              0.0000     0.4958 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4958 f
  core/be/be_checker/wb_pkt_i[60] (net)                29.9953              0.0000     0.4958 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4958 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      29.9953              0.0000     0.4958 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4958 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  29.9953     0.0000     0.4958 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4958 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  29.9953   0.0000     0.4958 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0292  -0.0013 @   0.4945 f d 
  data arrival time                                                                    0.4945

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4945
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0324   0.1893     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.4489     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.4489              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[60] (net)                              3.4489              0.0000     0.4244 f
  core/be/icc_place79/INP (NBUFFX8)                               0.0324    0.0000 &   0.4244 f
  core/be/icc_place79/Z (NBUFFX8)                                 0.0403    0.0714 @   0.4958 f
  core/be/n85 (net)                             5      29.9953              0.0000     0.4958 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_02_0)                  0.0000     0.4958 f
  core/be/be_checker/wb_pkt_i[60] (net)                29.9953              0.0000     0.4958 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_02_0)          0.0000     0.4958 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      29.9953              0.0000     0.4958 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_02_0)   0.0000   0.4958 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  29.9953     0.0000     0.4958 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4958 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  29.9953   0.0000     0.4958 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0292  -0.0019 @   0.4939 f d 
  data arrival time                                                                    0.4939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4939
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2894     0.2894
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)   0.1751   0.0000   0.2894 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/Q (DFFX1)   0.0627   0.2245     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (net)     3  16.8963     0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_o[149] (bsg_dff_width_p415_0)   0.0000     0.5139 f
  core/be/be_calculator/commit_pkt_o[54] (net)         16.8963              0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (bsg_dff_width_p415_0)   0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_i[232] (net)  16.8963           0.0000     0.5139 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/D (DFFX1)   0.0627  -0.0070 &   0.5069 f
  data arrival time                                                                    0.5069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0024     0.2911
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)          0.0000     0.2911 r
  library hold time                                                         0.0101     0.3012
  data required time                                                                   0.3012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3012
  data arrival time                                                                   -0.5069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2864     0.2864
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.1684   0.0000   0.2864 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0333   0.1839   0.4703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.7218   0.0000   0.4703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.4703 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.7218      0.0000     0.4703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.4703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.7218   0.0000   0.4703 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0333   0.0000 &   0.4703 r
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2923     0.2923
  clock reconvergence pessimism                                            -0.0024     0.2899
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.2899 r
  library hold time                                                        -0.0253     0.2646
  data required time                                                                   0.2646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2646
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0665   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0336   0.1904     0.4241 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.9935     0.0000     0.4241 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4241 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.9935              0.0000     0.4241 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4241 f
  core/be/wb_pkt[41] (net)                              3.9935              0.0000     0.4241 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0336    0.0000 &   0.4241 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0416    0.0732 @   0.4974 f
  core/be/n77 (net)                             5      35.1389              0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[41] (net)                35.1389              0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      35.1389              0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  35.1389     0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  35.1389   0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0300  -0.0034 @   0.4940 f d 
  data arrival time                                                                    0.4940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4940
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2858     0.2858
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1684   0.0000   0.2858 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0336   0.1841   0.4699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.8504   0.0000   0.4699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4699 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.8504      0.0000     0.4699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.8504   0.0000   0.4699 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0336   0.0000 &   0.4700 r
  data arrival time                                                                    0.4700

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.2895 r
  library hold time                                                        -0.0254     0.2641
  data required time                                                                   0.2641
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2641
  data arrival time                                                                   -0.4700
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1751   0.0000    0.2886 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0329    0.1842     0.4728 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.5864      0.0000     0.4728 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.4728 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.5864              0.0000     0.4728 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.4728 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.5864           0.0000     0.4728 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0329   0.0000 &   0.4728 r
  data arrival time                                                                    0.4728

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                        -0.0252     0.2670
  data required time                                                                   0.2670
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2670
  data arrival time                                                                   -0.4728
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1360    0.0000     0.2929 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0376    0.1841     0.4770 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   4.2697        0.0000     0.4770 r
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.4770 r
  core/be/be_calculator/exc_stage_r[2] (net)            4.2697              0.0000     0.4770 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.4770 r
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   4.2697              0.0000     0.4770 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0376    0.0001 &   0.4771 r
  data arrival time                                                                    0.4771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2974
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.2974 r
  library hold time                                                        -0.0261     0.2712
  data required time                                                                   0.2712
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2712
  data arrival time                                                                   -0.4771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2058


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2338     0.2338
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0665   0.0000   0.2338 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0336   0.1904     0.4241 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.9935     0.0000     0.4241 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4241 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.9935              0.0000     0.4241 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_02_0)            0.0000     0.4241 f
  core/be/wb_pkt[41] (net)                              3.9935              0.0000     0.4241 f
  core/be/icc_place71/INP (NBUFFX8)                               0.0336    0.0000 &   0.4241 f
  core/be/icc_place71/Z (NBUFFX8)                                 0.0416    0.0732 @   0.4974 f
  core/be/n77 (net)                             5      35.1389              0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_02_0)                  0.0000     0.4974 f
  core/be/be_checker/wb_pkt_i[41] (net)                35.1389              0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_02_0)          0.0000     0.4974 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      35.1389              0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_02_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  35.1389     0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  35.1389   0.0000     0.4974 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0300  -0.0026 @   0.4948 f d 
  data arrival time                                                                    0.4948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2343     0.2343
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0665   0.0000   0.2343 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0323   0.1893     0.4237 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   3.4417     0.0000     0.4237 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4237 f
  core/be/be_calculator/wb_pkt_o[56] (net)              3.4417              0.0000     0.4237 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_02_0)            0.0000     0.4237 f
  core/be/wb_pkt[56] (net)                              3.4417              0.0000     0.4237 f
  core/be/icc_place69/INP (NBUFFX8)                               0.0323    0.0000 &   0.4237 f
  core/be/icc_place69/Z (NBUFFX8)                                 0.0381    0.0706 @   0.4943 f
  core/be/n75 (net)                             5      26.2995              0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_02_0)                  0.0000     0.4943 f
  core/be/be_checker/wb_pkt_i[56] (net)                26.2995              0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_02_0)          0.0000     0.4943 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      26.2995              0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_02_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  26.2995     0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  26.2995   0.0000     0.4943 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0275  -0.0001 @   0.4942 f d 
  data arrival time                                                                    0.4942

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1684   0.0000    0.2862 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0335    0.1840     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.8013      0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.4702 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.8013              0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.8013           0.0000     0.4702 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0335   0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.2896 r
  library hold time                                                        -0.0253     0.2642
  data required time                                                                   0.2642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2642
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_286_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)   0.1827   0.0000   0.2926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/Q (DFFX1)   0.0635   0.2256     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (net)     3  17.2316     0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_o[203] (bsg_dff_width_p415_0)   0.0000     0.5182 f
  core/be/be_calculator/commit_pkt_o[25] (net)         17.2316              0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (bsg_dff_width_p415_0)   0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_i[286] (net)  17.2316           0.0000     0.5182 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/D (DFFX1)   0.0635  -0.0058 &   0.5124 f
  data arrival time                                                                    0.5124

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2983     0.2983
  clock reconvergence pessimism                                            -0.0024     0.2959
  core/be/be_calculator/calc_stage_reg/data_r_reg_286_/CLK (DFFX1)          0.0000     0.2959 r
  library hold time                                                         0.0106     0.3064
  data required time                                                                   0.3064
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3064
  data arrival time                                                                   -0.5124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2877     0.2877
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1751   0.0000    0.2877 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0329    0.1842     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.5856      0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.4718 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.5856              0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.5856           0.0000     0.4718 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0329   0.0000 &   0.4718 r
  data arrival time                                                                    0.4718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2935     0.2935
  clock reconvergence pessimism                                            -0.0024     0.2911
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.2911 r
  library hold time                                                        -0.0252     0.2658
  data required time                                                                   0.2658
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2658
  data arrival time                                                                   -0.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.1554   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0347    0.1838     0.4666 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   3.2523      0.0000     0.4666 r
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.4666 r
  core/be/be_calculator/calc_stage_r_1__v_ (net)        3.2523              0.0000     0.4666 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.4666 r
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   3.2523           0.0000     0.4666 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0347   0.0000 &   0.4666 r
  data arrival time                                                                    0.4666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  clock reconvergence pessimism                                            -0.0024     0.2861
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.2861 r
  library hold time                                                        -0.0255     0.2606
  data required time                                                                   0.2606
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2606
  data arrival time                                                                   -0.4666
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2937     0.2937
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1828   0.0000    0.2937 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0326    0.1846     0.4783 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.4538      0.0000     0.4783 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.4783 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.4538   0.0000     0.4783 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.4783 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.4538           0.0000     0.4783 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0326   0.0000 &   0.4783 r
  data arrival time                                                                    0.4783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2998     0.2998
  clock reconvergence pessimism                                            -0.0024     0.2974
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.2974 r
  library hold time                                                        -0.0253     0.2721
  data required time                                                                   0.2721
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2721
  data arrival time                                                                   -0.4783
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2873     0.2873
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1684   0.0000    0.2873 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0325    0.1834     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.4419      0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.4707 r
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.4419              0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.4419           0.0000     0.4707 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0325   0.0000 &   0.4707 r
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.2896 r
  library hold time                                                        -0.0250     0.2645
  data required time                                                                   0.2645
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2645
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2852     0.2852
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.1669   0.0000   0.2852 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0333   0.1838   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.7374   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.7374       0.0000     0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.7374   0.0000   0.4690 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0333   0.0000 &   0.4690 r
  data arrival time                                                                    0.4690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0038     0.2880
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.2880 r
  library hold time                                                        -0.0252     0.2628
  data required time                                                                   0.2628
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2628
  data arrival time                                                                   -0.4690
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2876     0.2876
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.1670   0.0000   0.2876 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0326   0.1833   0.4709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   2.4756   0.0000   0.4709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.4709 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   2.4756       0.0000     0.4709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.4709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   2.4756   0.0000   0.4709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0326   0.0000 &   0.4709 r
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  clock reconvergence pessimism                                            -0.0038     0.2897
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.2897 r
  library hold time                                                        -0.0250     0.2646
  data required time                                                                   0.2646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2646
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1827   0.0000    0.2927 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0326    0.1846     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.4774      0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.4773 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.4774   0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.4774           0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0326   0.0000 &   0.4773 r
  data arrival time                                                                    0.4773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2987     0.2987
  clock reconvergence pessimism                                            -0.0024     0.2963
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.2963 r
  library hold time                                                        -0.0253     0.2710
  data required time                                                                   0.2710
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2710
  data arrival time                                                                   -0.4773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0334   0.1902     0.4239 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.9126     0.0000     0.4239 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4239 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.9126              0.0000     0.4239 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4239 f
  core/be/wb_pkt[47] (net)                              3.9126              0.0000     0.4239 f
  core/be/icc_place118/INP (NBUFFX8)                              0.0334    0.0000 &   0.4239 f
  core/be/icc_place118/Z (NBUFFX8)                                0.0380    0.0708 @   0.4947 f
  core/be/n157 (net)                            5      26.0866              0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[47] (net)                26.0866              0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.0866              0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.0866     0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.0866   0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0275   0.0005 @   0.4952 f d 
  data arrival time                                                                    0.4952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.1671   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0326   0.1833   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.4751   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.4751      0.0000     0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.4751   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0326   0.0000 &   0.4719 r
  data arrival time                                                                    0.4719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0038     0.2906
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.2906 r
  library hold time                                                        -0.0250     0.2656
  data required time                                                                   0.2656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2656
  data arrival time                                                                   -0.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0323   0.1893     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.4330     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.4330              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[46] (net)                              3.4330              0.0000     0.4244 f
  core/be/icc_place37/INP (NBUFFX8)                               0.0323    0.0000 &   0.4244 f
  core/be/icc_place37/Z (NBUFFX8)                                 0.0390    0.0710 @   0.4954 f
  core/be/n43 (net)                             5      28.1225              0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[46] (net)                28.1225              0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.1225              0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.1225     0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.1225   0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0281  -0.0002 @   0.4952 f d 
  data arrival time                                                                    0.4952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1684   0.0000    0.2859 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0345    0.1847     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   3.1545      0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.4705 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    3.1545              0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   3.1545           0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0345   0.0000 &   0.4706 r
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0024     0.2898
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.2898 r
  library hold time                                                        -0.0256     0.2642
  data required time                                                                   0.2642
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2642
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2868     0.2868
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1684   0.0000   0.2868 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0340   0.1843   0.4711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.9677   0.0000   0.4711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4711 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.9677      0.0000     0.4711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.9677   0.0000   0.4711 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0340   0.0000 &   0.4711 r
  data arrival time                                                                    0.4711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  clock reconvergence pessimism                                            -0.0024     0.2902
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2902 r
  library hold time                                                        -0.0255     0.2647
  data required time                                                                   0.2647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2647
  data arrival time                                                                   -0.4711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1670   0.0000   0.2885 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0326   0.1833   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   2.4759   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   2.4759      0.0000     0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   2.4759   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0326   0.0000 &   0.4719 r
  data arrival time                                                                    0.4719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2943     0.2943
  clock reconvergence pessimism                                            -0.0038     0.2905
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.2905 r
  library hold time                                                        -0.0250     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2351     0.2351
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0665   0.0000   0.2351 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0323   0.1893     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   3.4330     0.0000     0.4244 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[46] (net)              3.4330              0.0000     0.4244 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_02_0)            0.0000     0.4244 f
  core/be/wb_pkt[46] (net)                              3.4330              0.0000     0.4244 f
  core/be/icc_place37/INP (NBUFFX8)                               0.0323    0.0000 &   0.4244 f
  core/be/icc_place37/Z (NBUFFX8)                                 0.0390    0.0710 @   0.4954 f
  core/be/n43 (net)                             5      28.1225              0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_02_0)                  0.0000     0.4954 f
  core/be/be_checker/wb_pkt_i[46] (net)                28.1225              0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_02_0)          0.0000     0.4954 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      28.1225              0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_02_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  28.1225     0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  28.1225   0.0000     0.4954 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0282  -0.0007 @   0.4947 f d 
  data arrival time                                                                    0.4947

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1751   0.0000    0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0335    0.1846     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.8072      0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.4721 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.8072              0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.8072           0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0335   0.0000 &   0.4721 r
  data arrival time                                                                    0.4721

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2934     0.2934
  clock reconvergence pessimism                                            -0.0024     0.2910
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.2910 r
  library hold time                                                        -0.0254     0.2656
  data required time                                                                   0.2656
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2656
  data arrival time                                                                   -0.4721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1684   0.0000   0.2870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0340   0.1844   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.9967   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.9967      0.0000     0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.9967   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0340   0.0000 &   0.4715 r
  data arrival time                                                                    0.4715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.2904 r
  library hold time                                                        -0.0255     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0319   0.1890     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.2564     0.0000     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.2564              0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4234 f
  core/be/wb_pkt[55] (net)                              3.2564              0.0000     0.4234 f
  core/be/icc_place70/INP (NBUFFX8)                               0.0319    0.0000 &   0.4234 f
  core/be/icc_place70/Z (NBUFFX8)                                 0.0395    0.0705 @   0.4939 f
  core/be/n76 (net)                             5      27.2841              0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[55] (net)                27.2841              0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.2841              0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.2841     0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.2841   0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[55] (saed90_64x32_2P)   0.0286   0.0015 @   0.4954 f d 
  data arrival time                                                                    0.4954

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2413     0.2413
  clock reconvergence pessimism                                            -0.0024     0.2388
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2388 r
  library hold time                                                         0.0500     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4954
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2863     0.2863
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.1684   0.0000   0.2863 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0338   0.1842   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   2.9086   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   2.9086      0.0000     0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   2.9086   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0338   0.0000 &   0.4706 r
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0024     0.2895
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.2895 r
  library hold time                                                        -0.0254     0.2640
  data required time                                                                   0.2640
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2640
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2885     0.2885
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.1671   0.0000   0.2885 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0326   0.1833   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   2.4626   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   2.4626      0.0000     0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   2.4626   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0326   0.0000 &   0.4719 r
  data arrival time                                                                    0.4719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0038     0.2903
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.2903 r
  library hold time                                                        -0.0250     0.2653
  data required time                                                                   0.2653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2653
  data arrival time                                                                   -0.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2896     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1751   0.0000    0.2896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0327    0.1840     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.5023      0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.4736 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.5023              0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.5023           0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0327   0.0000 &   0.4736 r
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2947     0.2947
  clock reconvergence pessimism                                            -0.0024     0.2922
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.2922 r
  library hold time                                                        -0.0252     0.2671
  data required time                                                                   0.2671
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2671
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2618     0.2618
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__16_/CLK (DFFX1)   0.1367   0.0000   0.2618 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__16_/Q (DFFX1)   0.0371   0.2034   0.4652 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__16_ (net)     1   5.5145   0.0000   0.4652 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U143/IN1 (AND2X1)   0.0371  -0.0004 &   0.4649 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U143/Q (AND2X1)    0.0453    0.0640     0.5289 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n66 (net)     1   8.9903     0.0000     0.5289 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_/D (DFFX1)   0.0453  -0.0012 &   0.5277 f
  data arrival time                                                                    0.5277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3058     0.3058
  clock reconvergence pessimism                                            -0.0024     0.3033
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__16_/CLK (DFFX1)   0.0000   0.3033 r
  library hold time                                                         0.0178     0.3211
  data required time                                                                   0.3211
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3211
  data arrival time                                                                   -0.5277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_241_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)   0.1751   0.0000   0.2870 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/Q (DFFX1)   0.0598   0.2227     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (net)     3  15.5725     0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_o[158] (bsg_dff_width_p415_0)   0.0000     0.5097 f
  core/be/be_calculator/commit_pkt_o[63] (net)         15.5725              0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (bsg_dff_width_p415_0)   0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_i[241] (net)  15.5725           0.0000     0.5097 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/D (DFFX1)   0.0598  -0.0016 &   0.5081 f
  data arrival time                                                                    0.5081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_241_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                         0.0108     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.5081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1684   0.0000   0.2870 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0341   0.1844   0.4715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   3.0244   0.0000   0.4715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4715 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   3.0244      0.0000     0.4715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   3.0244   0.0000   0.4715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0341   0.0000 &   0.4715 r
  data arrival time                                                                    0.4715

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.2904 r
  library hold time                                                        -0.0255     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1671   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0329   0.1835   0.4721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.5935   0.0000   0.4721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.4721 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.5935      0.0000     0.4721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.4721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.5935   0.0000   0.4721 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0329   0.0000 &   0.4722 r
  data arrival time                                                                    0.4722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0038     0.2906
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2906 r
  library hold time                                                        -0.0251     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2066


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1684   0.0000   0.2859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0341   0.1844   0.4704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   3.0303   0.0000   0.4704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.4704 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   3.0303      0.0000     0.4704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.4704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   3.0303   0.0000   0.4704 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0341   0.0000 &   0.4704 r
  data arrival time                                                                    0.4704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0024     0.2893
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.2893 r
  library hold time                                                        -0.0255     0.2637
  data required time                                                                   0.2637
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2637
  data arrival time                                                                   -0.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2344     0.2344
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0665   0.0000   0.2344 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0319   0.1890     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     1   3.2564     0.0000     0.4234 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[55] (net)              3.2564              0.0000     0.4234 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_02_0)            0.0000     0.4234 f
  core/be/wb_pkt[55] (net)                              3.2564              0.0000     0.4234 f
  core/be/icc_place70/INP (NBUFFX8)                               0.0319    0.0000 &   0.4234 f
  core/be/icc_place70/Z (NBUFFX8)                                 0.0395    0.0705 @   0.4939 f
  core/be/n76 (net)                             5      27.2841              0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_02_0)                  0.0000     0.4939 f
  core/be/be_checker/wb_pkt_i[55] (net)                27.2841              0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_02_0)          0.0000     0.4939 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      27.2841              0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_02_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  27.2841     0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[55] (net)  27.2841   0.0000     0.4939 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[55] (saed90_64x32_2P)   0.0286   0.0010 @   0.4949 f d 
  data arrival time                                                                    0.4949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2886     0.2886
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1670   0.0000   0.2886 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0330   0.1836   0.4722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.6242   0.0000   0.4722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.4722 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.6242      0.0000     0.4722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.4722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.6242   0.0000   0.4722 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0330   0.0000 &   0.4722 r
  data arrival time                                                                    0.4722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2944     0.2944
  clock reconvergence pessimism                                            -0.0038     0.2907
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.2907 r
  library hold time                                                        -0.0251     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2860     0.2860
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1684   0.0000    0.2860 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0342    0.1845     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   3.0680      0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.4705 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    3.0680              0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   3.0680           0.0000     0.4705 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0342   0.0000 &   0.4705 r
  data arrival time                                                                    0.4705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0024     0.2893
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.2893 r
  library hold time                                                        -0.0255     0.2638
  data required time                                                                   0.2638
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2638
  data arrival time                                                                   -0.4705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1751   0.0000    0.2869 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0344    0.1851     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   3.1119      0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.4721 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   3.1119              0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   3.1119           0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0344  -0.0007 &   0.4713 r
  data arrival time                                                                    0.4713

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0024     0.2903
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.2903 r
  library hold time                                                        -0.0257     0.2646
  data required time                                                                   0.2646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2646
  data arrival time                                                                   -0.4713
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2869     0.2869
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1684   0.0000   0.2869 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0343   0.1845   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   3.0737   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   3.0737      0.0000     0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   3.0737   0.0000   0.4714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0343   0.0000 &   0.4714 r
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0024     0.2903
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2903 r
  library hold time                                                        -0.0255     0.2647
  data required time                                                                   0.2647
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2647
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2877     0.2877
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)   0.1751   0.0000   0.2877 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/Q (DFFX1)   0.0711   0.2297     0.5174 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (net)     3  20.5884     0.0000     0.5174 f
  core/be/be_calculator/calc_stage_reg/data_o[154] (bsg_dff_width_p415_0)   0.0000     0.5174 f
  core/be/be_calculator/commit_pkt_o[59] (net)         20.5884              0.0000     0.5174 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (bsg_dff_width_p415_0)   0.0000     0.5174 f
  core/be/be_calculator/calc_stage_reg/data_i[237] (net)  20.5884           0.0000     0.5174 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/D (DFFX1)   0.0711  -0.0055 &   0.5119 f
  data arrival time                                                                    0.5119

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2984     0.2984
  clock reconvergence pessimism                                            -0.0024     0.2960
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)          0.0000     0.2960 r
  library hold time                                                         0.0092     0.3051
  data required time                                                                   0.3051
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3051
  data arrival time                                                                   -0.5119
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2875     0.2875
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1751   0.0000    0.2875 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0335    0.1846     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.8141      0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.4721 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.8141              0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.8141           0.0000     0.4721 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0335   0.0000 &   0.4722 r
  data arrival time                                                                    0.4722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0024     0.2908
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.2908 r
  library hold time                                                        -0.0254     0.2653
  data required time                                                                   0.2653
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2653
  data arrival time                                                                   -0.4722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.1671   0.0000   0.2879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0333   0.1838   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   2.7351   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   2.7351       0.0000     0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   2.7351   0.0000   0.4717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0333   0.0000 &   0.4717 r
  data arrival time                                                                    0.4717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2939     0.2939
  clock reconvergence pessimism                                            -0.0038     0.2901
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.2901 r
  library hold time                                                        -0.0252     0.2649
  data required time                                                                   0.2649
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2649
  data arrival time                                                                   -0.4717
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2976     0.2976
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1754   0.0000    0.2976 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0336    0.1846     0.4822 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   2.8168      0.0000     0.4822 r
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.4822 r
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    2.8168              0.0000     0.4822 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.4822 r
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   2.8168           0.0000     0.4822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0336   0.0000 &   0.4823 r
  data arrival time                                                                    0.4823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3046     0.3046
  clock reconvergence pessimism                                            -0.0038     0.3008
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3008 r
  library hold time                                                        -0.0254     0.2754
  data required time                                                                   0.2754
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2754
  data arrival time                                                                   -0.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2893     0.2893
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1751   0.0000    0.2893 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0339    0.1848     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.9378      0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.4741 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.9378              0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.9378           0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0339   0.0000 &   0.4742 r
  data arrival time                                                                    0.4742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2953     0.2953
  clock reconvergence pessimism                                            -0.0024     0.2928
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.2928 r
  library hold time                                                        -0.0255     0.2673
  data required time                                                                   0.2673
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2673
  data arrival time                                                                   -0.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2896     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1751   0.0000    0.2896 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0336    0.1846     0.4742 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.8212      0.0000     0.4742 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.4742 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.8212              0.0000     0.4742 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.4742 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.8212           0.0000     0.4742 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0336   0.0000 &   0.4743 r
  data arrival time                                                                    0.4743

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2952     0.2952
  clock reconvergence pessimism                                            -0.0024     0.2928
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.2928 r
  library hold time                                                        -0.0254     0.2674
  data required time                                                                   0.2674
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2674
  data arrival time                                                                   -0.4743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1827   0.0000    0.2925 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0377    0.1880     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   4.3240      0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.4805 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   4.3240              0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   4.3240           0.0000     0.4805 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0377  -0.0041 &   0.4764 r
  data arrival time                                                                    0.4764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2986     0.2986
  clock reconvergence pessimism                                            -0.0024     0.2962
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.2962 r
  library hold time                                                        -0.0268     0.2695
  data required time                                                                   0.2695
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2695
  data arrival time                                                                   -0.4764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2336     0.2336
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0665   0.0000   0.2336 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0334   0.1902     0.4239 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.9126     0.0000     0.4239 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4239 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.9126              0.0000     0.4239 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_02_0)            0.0000     0.4239 f
  core/be/wb_pkt[47] (net)                              3.9126              0.0000     0.4239 f
  core/be/icc_place118/INP (NBUFFX8)                              0.0334    0.0000 &   0.4239 f
  core/be/icc_place118/Z (NBUFFX8)                                0.0380    0.0708 @   0.4947 f
  core/be/n157 (net)                            5      26.0866              0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_02_0)                  0.0000     0.4947 f
  core/be/be_checker/wb_pkt_i[47] (net)                26.0866              0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_02_0)          0.0000     0.4947 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      26.0866              0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_02_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  26.0866     0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  26.0866   0.0000     0.4947 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0275   0.0005 @   0.4952 f d 
  data arrival time                                                                    0.4952

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2407     0.2407
  clock reconvergence pessimism                                            -0.0024     0.2382
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2382 r
  library hold time                                                         0.0500     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4952
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2857     0.2857
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1684   0.0000   0.2857 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0348   0.1849   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   3.2660   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   3.2660      0.0000     0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   3.2660   0.0000   0.4706 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0348   0.0000 &   0.4706 r
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0024     0.2893
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2893 r
  library hold time                                                        -0.0257     0.2636
  data required time                                                                   0.2636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2636
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2862     0.2862
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1689   0.0000   0.2862 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0345   0.1848   0.4710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   3.1738   0.0000   0.4710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4710 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   3.1738      0.0000     0.4710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   3.1738   0.0000   0.4710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0345   0.0000 &   0.4710 r
  data arrival time                                                                    0.4710

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2896 r
  library hold time                                                        -0.0256     0.2640
  data required time                                                                   0.2640
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2640
  data arrival time                                                                   -0.4710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2887     0.2887
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.1670   0.0000   0.2887 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0334   0.1839   0.4725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.7633   0.0000   0.4725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.4725 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.7633      0.0000     0.4725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.4725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.7633   0.0000   0.4725 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0334   0.0000 &   0.4725 r
  data arrival time                                                                    0.4725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0038     0.2907
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.2907 r
  library hold time                                                        -0.0253     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2859     0.2859
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1684   0.0000   0.2859 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0347   0.1848   0.4707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   3.2266   0.0000   0.4707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4707 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   3.2266      0.0000     0.4707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   3.2266   0.0000   0.4707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0347   0.0000 &   0.4707 r
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0024     0.2892
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2892 r
  library hold time                                                        -0.0257     0.2636
  data required time                                                                   0.2636
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2636
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1754   0.0000    0.2979 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0327    0.1841     0.4820 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.5248      0.0000     0.4820 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.4820 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.5248              0.0000     0.4820 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.4820 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.5248           0.0000     0.4820 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0327   0.0000 &   0.4820 r
  data arrival time                                                                    0.4820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3039     0.3039
  clock reconvergence pessimism                                            -0.0038     0.3001
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3001 r
  library hold time                                                        -0.0252     0.2749
  data required time                                                                   0.2749
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2749
  data arrival time                                                                   -0.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2926     0.2926
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1827   0.0000   0.2926 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0335   0.1852     0.4778 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.7837     0.0000     0.4778 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4778 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.7837   0.0000     0.4778 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4778 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.7837           0.0000     0.4778 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0335   0.0000 &   0.4778 r
  data arrival time                                                                    0.4778

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2985     0.2985
  clock reconvergence pessimism                                            -0.0024     0.2961
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.2961 r
  library hold time                                                        -0.0255     0.2706
  data required time                                                                   0.2706
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2706
  data arrival time                                                                   -0.4778
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1827   0.0000    0.2920 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0334    0.1851     0.4772 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.7750      0.0000     0.4772 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.4772 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.7750              0.0000     0.4772 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.4772 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.7750           0.0000     0.4772 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0334   0.0000 &   0.4772 r
  data arrival time                                                                    0.4772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2979     0.2979
  clock reconvergence pessimism                                            -0.0024     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.2955 r
  library hold time                                                        -0.0255     0.2700
  data required time                                                                   0.2700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2700
  data arrival time                                                                   -0.4772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2942     0.2942
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.1828   0.0000   0.2942 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0335   0.1852     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.7912     0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.4794 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.7912    0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.7912           0.0000     0.4794 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0335   0.0000 &   0.4794 r
  data arrival time                                                                    0.4794

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3001     0.3001
  clock reconvergence pessimism                                            -0.0024     0.2977
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.2977 r
  library hold time                                                        -0.0255     0.2722
  data required time                                                                   0.2722
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2722
  data arrival time                                                                   -0.4794
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2870     0.2870
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)   0.1684   0.0000   0.2870 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/Q (DFFX1)   0.0582   0.2211     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (net)     3  14.8582     0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (bsg_dff_width_p415_0)   0.0000     0.5081 f
  core/be/be_calculator/commit_pkt_o[37] (net)         14.8582              0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (bsg_dff_width_p415_0)   0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (net)  14.8582           0.0000     0.5081 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/D (DFFX1)   0.0582  -0.0006 &   0.5075 f
  data arrival time                                                                    0.5075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0024     0.2896
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)          0.0000     0.2896 r
  library hold time                                                         0.0107     0.3002
  data required time                                                                   0.3002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3002
  data arrival time                                                                   -0.5075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1827   0.0000    0.2919 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0335    0.1852     0.4771 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   2.8033      0.0000     0.4771 r
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.4771 r
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   2.8033              0.0000     0.4771 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.4771 r
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   2.8033           0.0000     0.4771 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0335   0.0000 &   0.4771 r
  data arrival time                                                                    0.4771

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2978     0.2978
  clock reconvergence pessimism                                            -0.0024     0.2954
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.2954 r
  library hold time                                                        -0.0255     0.2699
  data required time                                                                   0.2699
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2699
  data arrival time                                                                   -0.4771
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2892     0.2892
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1751   0.0000    0.2892 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0319    0.1835     0.4727 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   2.2235      0.0000     0.4727 r
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.4727 r
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   2.2235              0.0000     0.4727 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.4727 r
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   2.2235           0.0000     0.4727 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0319   0.0000 &   0.4727 r
  data arrival time                                                                    0.4727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0024     0.2904
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.2904 r
  library hold time                                                        -0.0250     0.2655
  data required time                                                                   0.2655
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2655
  data arrival time                                                                   -0.4727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2888     0.2888
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)   0.1751   0.0000   0.2888 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/Q (DFFX1)   0.0604   0.2231     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (net)     3  15.8763     0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_o[137] (bsg_dff_width_p415_0)   0.0000     0.5119 f
  core/be/be_calculator/commit_pkt_o[42] (net)         15.8763              0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (bsg_dff_width_p415_0)   0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_i[220] (net)  15.8763           0.0000     0.5119 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/D (DFFX1)   0.0604  -0.0034 &   0.5086 f
  data arrival time                                                                    0.5086

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2931     0.2931
  clock reconvergence pessimism                                            -0.0024     0.2907
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)          0.0000     0.2907 r
  library hold time                                                         0.0106     0.3013
  data required time                                                                   0.3013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3013
  data arrival time                                                                   -0.5086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2890     0.2890
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1751   0.0000    0.2890 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0343    0.1851     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   3.0863      0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.4741 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   3.0863              0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   3.0863           0.0000     0.4741 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0343   0.0000 &   0.4742 r
  data arrival time                                                                    0.4742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2949     0.2949
  clock reconvergence pessimism                                            -0.0024     0.2925
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.2925 r
  library hold time                                                        -0.0257     0.2669
  data required time                                                                   0.2669
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2669
  data arrival time                                                                   -0.4742
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2879     0.2879
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.1678   0.0000   0.2879 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0335   0.1840   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   2.7939   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   2.7939       0.0000     0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   2.7939   0.0000   0.4719 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0335   0.0000 &   0.4719 r
  data arrival time                                                                    0.4719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2936     0.2936
  clock reconvergence pessimism                                            -0.0038     0.2899
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.2899 r
  library hold time                                                        -0.0253     0.2646
  data required time                                                                   0.2646
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2646
  data arrival time                                                                   -0.4719
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2882     0.2882
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1751   0.0000    0.2882 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0347    0.1854     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   3.2289      0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.4736 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   3.2289              0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   3.2289           0.0000     0.4736 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0347   0.0000 &   0.4736 r
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2945     0.2945
  clock reconvergence pessimism                                            -0.0024     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.2921 r
  library hold time                                                        -0.0258     0.2663
  data required time                                                                   0.2663
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2663
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1827   0.0000    0.2921 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0335    0.1852     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   2.8127      0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.4773 r
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   2.8127              0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   2.8127           0.0000     0.4773 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0335   0.0000 &   0.4773 r
  data arrival time                                                                    0.4773

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2980     0.2980
  clock reconvergence pessimism                                            -0.0024     0.2955
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.2955 r
  library hold time                                                        -0.0256     0.2700
  data required time                                                                   0.2700
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2700
  data arrival time                                                                   -0.4773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2073


1
